
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af04  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  0800b0e4  0800b0e4  0000c0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b430  0800b430  0000d060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b430  0800b430  0000c430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b438  0800b438  0000d060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b438  0800b438  0000c438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b43c  0800b43c  0000c43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800b440  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000900  20000060  0800b4a0  0000d060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000960  0800b4a0  0000d960  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d470  00000000  00000000  0000d090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040af  00000000  00000000  0002a500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  0002e5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d2  00000000  00000000  0002fce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af57  00000000  00000000  00030eb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea5e  00000000  00000000  0005be09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113d0b  00000000  00000000  0007a867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018e572  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006790  00000000  00000000  0018e5b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00194d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b0cc 	.word	0x0800b0cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800b0cc 	.word	0x0800b0cc

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_dmul>:
 80002e0:	b570      	push	{r4, r5, r6, lr}
 80002e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ee:	bf1d      	ittte	ne
 80002f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f4:	ea94 0f0c 	teqne	r4, ip
 80002f8:	ea95 0f0c 	teqne	r5, ip
 80002fc:	f000 f8de 	bleq	80004bc <__aeabi_dmul+0x1dc>
 8000300:	442c      	add	r4, r5
 8000302:	ea81 0603 	eor.w	r6, r1, r3
 8000306:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800030a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000312:	bf18      	it	ne
 8000314:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000318:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800031c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000320:	d038      	beq.n	8000394 <__aeabi_dmul+0xb4>
 8000322:	fba0 ce02 	umull	ip, lr, r0, r2
 8000326:	f04f 0500 	mov.w	r5, #0
 800032a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000332:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000336:	f04f 0600 	mov.w	r6, #0
 800033a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033e:	f09c 0f00 	teq	ip, #0
 8000342:	bf18      	it	ne
 8000344:	f04e 0e01 	orrne.w	lr, lr, #1
 8000348:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800034c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000350:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000354:	d204      	bcs.n	8000360 <__aeabi_dmul+0x80>
 8000356:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800035a:	416d      	adcs	r5, r5
 800035c:	eb46 0606 	adc.w	r6, r6, r6
 8000360:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000364:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000368:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800036c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000370:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000374:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000378:	bf88      	it	hi
 800037a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037e:	d81e      	bhi.n	80003be <__aeabi_dmul+0xde>
 8000380:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000384:	bf08      	it	eq
 8000386:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800038a:	f150 0000 	adcs.w	r0, r0, #0
 800038e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000398:	ea46 0101 	orr.w	r1, r6, r1
 800039c:	ea40 0002 	orr.w	r0, r0, r2
 80003a0:	ea81 0103 	eor.w	r1, r1, r3
 80003a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a8:	bfc2      	ittt	gt
 80003aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003b2:	bd70      	popgt	{r4, r5, r6, pc}
 80003b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b8:	f04f 0e00 	mov.w	lr, #0
 80003bc:	3c01      	subs	r4, #1
 80003be:	f300 80ab 	bgt.w	8000518 <__aeabi_dmul+0x238>
 80003c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c6:	bfde      	ittt	le
 80003c8:	2000      	movle	r0, #0
 80003ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ce:	bd70      	pople	{r4, r5, r6, pc}
 80003d0:	f1c4 0400 	rsb	r4, r4, #0
 80003d4:	3c20      	subs	r4, #32
 80003d6:	da35      	bge.n	8000444 <__aeabi_dmul+0x164>
 80003d8:	340c      	adds	r4, #12
 80003da:	dc1b      	bgt.n	8000414 <__aeabi_dmul+0x134>
 80003dc:	f104 0414 	add.w	r4, r4, #20
 80003e0:	f1c4 0520 	rsb	r5, r4, #32
 80003e4:	fa00 f305 	lsl.w	r3, r0, r5
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f205 	lsl.w	r2, r1, r5
 80003f0:	ea40 0002 	orr.w	r0, r0, r2
 80003f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000400:	fa21 f604 	lsr.w	r6, r1, r4
 8000404:	eb42 0106 	adc.w	r1, r2, r6
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 040c 	rsb	r4, r4, #12
 8000418:	f1c4 0520 	rsb	r5, r4, #32
 800041c:	fa00 f304 	lsl.w	r3, r0, r4
 8000420:	fa20 f005 	lsr.w	r0, r0, r5
 8000424:	fa01 f204 	lsl.w	r2, r1, r4
 8000428:	ea40 0002 	orr.w	r0, r0, r2
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000434:	f141 0100 	adc.w	r1, r1, #0
 8000438:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800043c:	bf08      	it	eq
 800043e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f1c4 0520 	rsb	r5, r4, #32
 8000448:	fa00 f205 	lsl.w	r2, r0, r5
 800044c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000450:	fa20 f304 	lsr.w	r3, r0, r4
 8000454:	fa01 f205 	lsl.w	r2, r1, r5
 8000458:	ea43 0302 	orr.w	r3, r3, r2
 800045c:	fa21 f004 	lsr.w	r0, r1, r4
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	fa21 f204 	lsr.w	r2, r1, r4
 8000468:	ea20 0002 	bic.w	r0, r0, r2
 800046c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000470:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000474:	bf08      	it	eq
 8000476:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800047a:	bd70      	pop	{r4, r5, r6, pc}
 800047c:	f094 0f00 	teq	r4, #0
 8000480:	d10f      	bne.n	80004a2 <__aeabi_dmul+0x1c2>
 8000482:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000486:	0040      	lsls	r0, r0, #1
 8000488:	eb41 0101 	adc.w	r1, r1, r1
 800048c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3c01      	subeq	r4, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1a6>
 8000496:	ea41 0106 	orr.w	r1, r1, r6
 800049a:	f095 0f00 	teq	r5, #0
 800049e:	bf18      	it	ne
 80004a0:	4770      	bxne	lr
 80004a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	eb43 0303 	adc.w	r3, r3, r3
 80004ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004b0:	bf08      	it	eq
 80004b2:	3d01      	subeq	r5, #1
 80004b4:	d0f7      	beq.n	80004a6 <__aeabi_dmul+0x1c6>
 80004b6:	ea43 0306 	orr.w	r3, r3, r6
 80004ba:	4770      	bx	lr
 80004bc:	ea94 0f0c 	teq	r4, ip
 80004c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c4:	bf18      	it	ne
 80004c6:	ea95 0f0c 	teqne	r5, ip
 80004ca:	d00c      	beq.n	80004e6 <__aeabi_dmul+0x206>
 80004cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004d0:	bf18      	it	ne
 80004d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d6:	d1d1      	bne.n	800047c <__aeabi_dmul+0x19c>
 80004d8:	ea81 0103 	eor.w	r1, r1, r3
 80004dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	f04f 0000 	mov.w	r0, #0
 80004e4:	bd70      	pop	{r4, r5, r6, pc}
 80004e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ea:	bf06      	itte	eq
 80004ec:	4610      	moveq	r0, r2
 80004ee:	4619      	moveq	r1, r3
 80004f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f4:	d019      	beq.n	800052a <__aeabi_dmul+0x24a>
 80004f6:	ea94 0f0c 	teq	r4, ip
 80004fa:	d102      	bne.n	8000502 <__aeabi_dmul+0x222>
 80004fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000500:	d113      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000502:	ea95 0f0c 	teq	r5, ip
 8000506:	d105      	bne.n	8000514 <__aeabi_dmul+0x234>
 8000508:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800050c:	bf1c      	itt	ne
 800050e:	4610      	movne	r0, r2
 8000510:	4619      	movne	r1, r3
 8000512:	d10a      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000514:	ea81 0103 	eor.w	r1, r1, r3
 8000518:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800051c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd70      	pop	{r4, r5, r6, pc}
 800052a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000532:	bd70      	pop	{r4, r5, r6, pc}

08000534 <__aeabi_drsub>:
 8000534:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e002      	b.n	8000540 <__adddf3>
 800053a:	bf00      	nop

0800053c <__aeabi_dsub>:
 800053c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000540 <__adddf3>:
 8000540:	b530      	push	{r4, r5, lr}
 8000542:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000546:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800054a:	ea94 0f05 	teq	r4, r5
 800054e:	bf08      	it	eq
 8000550:	ea90 0f02 	teqeq	r0, r2
 8000554:	bf1f      	itttt	ne
 8000556:	ea54 0c00 	orrsne.w	ip, r4, r0
 800055a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800055e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000562:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000566:	f000 80e2 	beq.w	800072e <__adddf3+0x1ee>
 800056a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800056e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000572:	bfb8      	it	lt
 8000574:	426d      	neglt	r5, r5
 8000576:	dd0c      	ble.n	8000592 <__adddf3+0x52>
 8000578:	442c      	add	r4, r5
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	ea82 0000 	eor.w	r0, r2, r0
 8000586:	ea83 0101 	eor.w	r1, r3, r1
 800058a:	ea80 0202 	eor.w	r2, r0, r2
 800058e:	ea81 0303 	eor.w	r3, r1, r3
 8000592:	2d36      	cmp	r5, #54	@ 0x36
 8000594:	bf88      	it	hi
 8000596:	bd30      	pophi	{r4, r5, pc}
 8000598:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800059c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80005a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005a8:	d002      	beq.n	80005b0 <__adddf3+0x70>
 80005aa:	4240      	negs	r0, r0
 80005ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80005b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005bc:	d002      	beq.n	80005c4 <__adddf3+0x84>
 80005be:	4252      	negs	r2, r2
 80005c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005c4:	ea94 0f05 	teq	r4, r5
 80005c8:	f000 80a7 	beq.w	800071a <__adddf3+0x1da>
 80005cc:	f1a4 0401 	sub.w	r4, r4, #1
 80005d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005d4:	db0d      	blt.n	80005f2 <__adddf3+0xb2>
 80005d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005da:	fa22 f205 	lsr.w	r2, r2, r5
 80005de:	1880      	adds	r0, r0, r2
 80005e0:	f141 0100 	adc.w	r1, r1, #0
 80005e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005e8:	1880      	adds	r0, r0, r2
 80005ea:	fa43 f305 	asr.w	r3, r3, r5
 80005ee:	4159      	adcs	r1, r3
 80005f0:	e00e      	b.n	8000610 <__adddf3+0xd0>
 80005f2:	f1a5 0520 	sub.w	r5, r5, #32
 80005f6:	f10e 0e20 	add.w	lr, lr, #32
 80005fa:	2a01      	cmp	r2, #1
 80005fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000600:	bf28      	it	cs
 8000602:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000606:	fa43 f305 	asr.w	r3, r3, r5
 800060a:	18c0      	adds	r0, r0, r3
 800060c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	d507      	bpl.n	8000626 <__adddf3+0xe6>
 8000616:	f04f 0e00 	mov.w	lr, #0
 800061a:	f1dc 0c00 	rsbs	ip, ip, #0
 800061e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000622:	eb6e 0101 	sbc.w	r1, lr, r1
 8000626:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800062a:	d31b      	bcc.n	8000664 <__adddf3+0x124>
 800062c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000630:	d30c      	bcc.n	800064c <__adddf3+0x10c>
 8000632:	0849      	lsrs	r1, r1, #1
 8000634:	ea5f 0030 	movs.w	r0, r0, rrx
 8000638:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800063c:	f104 0401 	add.w	r4, r4, #1
 8000640:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000644:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000648:	f080 809a 	bcs.w	8000780 <__adddf3+0x240>
 800064c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000656:	f150 0000 	adcs.w	r0, r0, #0
 800065a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065e:	ea41 0105 	orr.w	r1, r1, r5
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000668:	4140      	adcs	r0, r0
 800066a:	eb41 0101 	adc.w	r1, r1, r1
 800066e:	3c01      	subs	r4, #1
 8000670:	bf28      	it	cs
 8000672:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000676:	d2e9      	bcs.n	800064c <__adddf3+0x10c>
 8000678:	f091 0f00 	teq	r1, #0
 800067c:	bf04      	itt	eq
 800067e:	4601      	moveq	r1, r0
 8000680:	2000      	moveq	r0, #0
 8000682:	fab1 f381 	clz	r3, r1
 8000686:	bf08      	it	eq
 8000688:	3320      	addeq	r3, #32
 800068a:	f1a3 030b 	sub.w	r3, r3, #11
 800068e:	f1b3 0220 	subs.w	r2, r3, #32
 8000692:	da0c      	bge.n	80006ae <__adddf3+0x16e>
 8000694:	320c      	adds	r2, #12
 8000696:	dd08      	ble.n	80006aa <__adddf3+0x16a>
 8000698:	f102 0c14 	add.w	ip, r2, #20
 800069c:	f1c2 020c 	rsb	r2, r2, #12
 80006a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80006a4:	fa21 f102 	lsr.w	r1, r1, r2
 80006a8:	e00c      	b.n	80006c4 <__adddf3+0x184>
 80006aa:	f102 0214 	add.w	r2, r2, #20
 80006ae:	bfd8      	it	le
 80006b0:	f1c2 0c20 	rsble	ip, r2, #32
 80006b4:	fa01 f102 	lsl.w	r1, r1, r2
 80006b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006bc:	bfdc      	itt	le
 80006be:	ea41 010c 	orrle.w	r1, r1, ip
 80006c2:	4090      	lslle	r0, r2
 80006c4:	1ae4      	subs	r4, r4, r3
 80006c6:	bfa2      	ittt	ge
 80006c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006cc:	4329      	orrge	r1, r5
 80006ce:	bd30      	popge	{r4, r5, pc}
 80006d0:	ea6f 0404 	mvn.w	r4, r4
 80006d4:	3c1f      	subs	r4, #31
 80006d6:	da1c      	bge.n	8000712 <__adddf3+0x1d2>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc0e      	bgt.n	80006fa <__adddf3+0x1ba>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0220 	rsb	r2, r4, #32
 80006e4:	fa20 f004 	lsr.w	r0, r0, r4
 80006e8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ec:	ea40 0003 	orr.w	r0, r0, r3
 80006f0:	fa21 f304 	lsr.w	r3, r1, r4
 80006f4:	ea45 0103 	orr.w	r1, r5, r3
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f1c4 040c 	rsb	r4, r4, #12
 80006fe:	f1c4 0220 	rsb	r2, r4, #32
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 f304 	lsl.w	r3, r1, r4
 800070a:	ea40 0003 	orr.w	r0, r0, r3
 800070e:	4629      	mov	r1, r5
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	fa21 f004 	lsr.w	r0, r1, r4
 8000716:	4629      	mov	r1, r5
 8000718:	bd30      	pop	{r4, r5, pc}
 800071a:	f094 0f00 	teq	r4, #0
 800071e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000722:	bf06      	itte	eq
 8000724:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000728:	3401      	addeq	r4, #1
 800072a:	3d01      	subne	r5, #1
 800072c:	e74e      	b.n	80005cc <__adddf3+0x8c>
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf18      	it	ne
 8000734:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000738:	d029      	beq.n	800078e <__adddf3+0x24e>
 800073a:	ea94 0f05 	teq	r4, r5
 800073e:	bf08      	it	eq
 8000740:	ea90 0f02 	teqeq	r0, r2
 8000744:	d005      	beq.n	8000752 <__adddf3+0x212>
 8000746:	ea54 0c00 	orrs.w	ip, r4, r0
 800074a:	bf04      	itt	eq
 800074c:	4619      	moveq	r1, r3
 800074e:	4610      	moveq	r0, r2
 8000750:	bd30      	pop	{r4, r5, pc}
 8000752:	ea91 0f03 	teq	r1, r3
 8000756:	bf1e      	ittt	ne
 8000758:	2100      	movne	r1, #0
 800075a:	2000      	movne	r0, #0
 800075c:	bd30      	popne	{r4, r5, pc}
 800075e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000762:	d105      	bne.n	8000770 <__adddf3+0x230>
 8000764:	0040      	lsls	r0, r0, #1
 8000766:	4149      	adcs	r1, r1
 8000768:	bf28      	it	cs
 800076a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800076e:	bd30      	pop	{r4, r5, pc}
 8000770:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000774:	bf3c      	itt	cc
 8000776:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800077a:	bd30      	popcc	{r4, r5, pc}
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000784:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000792:	bf1a      	itte	ne
 8000794:	4619      	movne	r1, r3
 8000796:	4610      	movne	r0, r2
 8000798:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800079c:	bf1c      	itt	ne
 800079e:	460b      	movne	r3, r1
 80007a0:	4602      	movne	r2, r0
 80007a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007a6:	bf06      	itte	eq
 80007a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007ac:	ea91 0f03 	teqeq	r1, r3
 80007b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80007b4:	bd30      	pop	{r4, r5, pc}
 80007b6:	bf00      	nop

080007b8 <__aeabi_ui2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f04f 0500 	mov.w	r5, #0
 80007d0:	f04f 0100 	mov.w	r1, #0
 80007d4:	e750      	b.n	8000678 <__adddf3+0x138>
 80007d6:	bf00      	nop

080007d8 <__aeabi_i2d>:
 80007d8:	f090 0f00 	teq	r0, #0
 80007dc:	bf04      	itt	eq
 80007de:	2100      	moveq	r1, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	b530      	push	{r4, r5, lr}
 80007e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007f0:	bf48      	it	mi
 80007f2:	4240      	negmi	r0, r0
 80007f4:	f04f 0100 	mov.w	r1, #0
 80007f8:	e73e      	b.n	8000678 <__adddf3+0x138>
 80007fa:	bf00      	nop

080007fc <__aeabi_f2d>:
 80007fc:	0042      	lsls	r2, r0, #1
 80007fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000802:	ea4f 0131 	mov.w	r1, r1, rrx
 8000806:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800080a:	bf1f      	itttt	ne
 800080c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000810:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000814:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000818:	4770      	bxne	lr
 800081a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800081e:	bf08      	it	eq
 8000820:	4770      	bxeq	lr
 8000822:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000826:	bf04      	itt	eq
 8000828:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800082c:	4770      	bxeq	lr
 800082e:	b530      	push	{r4, r5, lr}
 8000830:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000834:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000838:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	e71c      	b.n	8000678 <__adddf3+0x138>
 800083e:	bf00      	nop

08000840 <__aeabi_ul2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f04f 0500 	mov.w	r5, #0
 800084e:	e00a      	b.n	8000866 <__aeabi_l2d+0x16>

08000850 <__aeabi_l2d>:
 8000850:	ea50 0201 	orrs.w	r2, r0, r1
 8000854:	bf08      	it	eq
 8000856:	4770      	bxeq	lr
 8000858:	b530      	push	{r4, r5, lr}
 800085a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800085e:	d502      	bpl.n	8000866 <__aeabi_l2d+0x16>
 8000860:	4240      	negs	r0, r0
 8000862:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000866:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800086a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800086e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000872:	f43f aed8 	beq.w	8000626 <__adddf3+0xe6>
 8000876:	f04f 0203 	mov.w	r2, #3
 800087a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800087e:	bf18      	it	ne
 8000880:	3203      	addne	r2, #3
 8000882:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000886:	bf18      	it	ne
 8000888:	3203      	addne	r2, #3
 800088a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800088e:	f1c2 0320 	rsb	r3, r2, #32
 8000892:	fa00 fc03 	lsl.w	ip, r0, r3
 8000896:	fa20 f002 	lsr.w	r0, r0, r2
 800089a:	fa01 fe03 	lsl.w	lr, r1, r3
 800089e:	ea40 000e 	orr.w	r0, r0, lr
 80008a2:	fa21 f102 	lsr.w	r1, r1, r2
 80008a6:	4414      	add	r4, r2
 80008a8:	e6bd      	b.n	8000626 <__adddf3+0xe6>
 80008aa:	bf00      	nop

080008ac <__gedf2>:
 80008ac:	f04f 3cff 	mov.w	ip, #4294967295
 80008b0:	e006      	b.n	80008c0 <__cmpdf2+0x4>
 80008b2:	bf00      	nop

080008b4 <__ledf2>:
 80008b4:	f04f 0c01 	mov.w	ip, #1
 80008b8:	e002      	b.n	80008c0 <__cmpdf2+0x4>
 80008ba:	bf00      	nop

080008bc <__cmpdf2>:
 80008bc:	f04f 0c01 	mov.w	ip, #1
 80008c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008d6:	d01b      	beq.n	8000910 <__cmpdf2+0x54>
 80008d8:	b001      	add	sp, #4
 80008da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008de:	bf0c      	ite	eq
 80008e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008e4:	ea91 0f03 	teqne	r1, r3
 80008e8:	bf02      	ittt	eq
 80008ea:	ea90 0f02 	teqeq	r0, r2
 80008ee:	2000      	moveq	r0, #0
 80008f0:	4770      	bxeq	lr
 80008f2:	f110 0f00 	cmn.w	r0, #0
 80008f6:	ea91 0f03 	teq	r1, r3
 80008fa:	bf58      	it	pl
 80008fc:	4299      	cmppl	r1, r3
 80008fe:	bf08      	it	eq
 8000900:	4290      	cmpeq	r0, r2
 8000902:	bf2c      	ite	cs
 8000904:	17d8      	asrcs	r0, r3, #31
 8000906:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800090a:	f040 0001 	orr.w	r0, r0, #1
 800090e:	4770      	bx	lr
 8000910:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000918:	d102      	bne.n	8000920 <__cmpdf2+0x64>
 800091a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800091e:	d107      	bne.n	8000930 <__cmpdf2+0x74>
 8000920:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000928:	d1d6      	bne.n	80008d8 <__cmpdf2+0x1c>
 800092a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800092e:	d0d3      	beq.n	80008d8 <__cmpdf2+0x1c>
 8000930:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <__aeabi_cdrcmple>:
 8000938:	4684      	mov	ip, r0
 800093a:	4610      	mov	r0, r2
 800093c:	4662      	mov	r2, ip
 800093e:	468c      	mov	ip, r1
 8000940:	4619      	mov	r1, r3
 8000942:	4663      	mov	r3, ip
 8000944:	e000      	b.n	8000948 <__aeabi_cdcmpeq>
 8000946:	bf00      	nop

08000948 <__aeabi_cdcmpeq>:
 8000948:	b501      	push	{r0, lr}
 800094a:	f7ff ffb7 	bl	80008bc <__cmpdf2>
 800094e:	2800      	cmp	r0, #0
 8000950:	bf48      	it	mi
 8000952:	f110 0f00 	cmnmi.w	r0, #0
 8000956:	bd01      	pop	{r0, pc}

08000958 <__aeabi_dcmpeq>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff fff4 	bl	8000948 <__aeabi_cdcmpeq>
 8000960:	bf0c      	ite	eq
 8000962:	2001      	moveq	r0, #1
 8000964:	2000      	movne	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_dcmplt>:
 800096c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000970:	f7ff ffea 	bl	8000948 <__aeabi_cdcmpeq>
 8000974:	bf34      	ite	cc
 8000976:	2001      	movcc	r0, #1
 8000978:	2000      	movcs	r0, #0
 800097a:	f85d fb08 	ldr.w	pc, [sp], #8
 800097e:	bf00      	nop

08000980 <__aeabi_dcmple>:
 8000980:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000984:	f7ff ffe0 	bl	8000948 <__aeabi_cdcmpeq>
 8000988:	bf94      	ite	ls
 800098a:	2001      	movls	r0, #1
 800098c:	2000      	movhi	r0, #0
 800098e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000992:	bf00      	nop

08000994 <__aeabi_dcmpge>:
 8000994:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000998:	f7ff ffce 	bl	8000938 <__aeabi_cdrcmple>
 800099c:	bf94      	ite	ls
 800099e:	2001      	movls	r0, #1
 80009a0:	2000      	movhi	r0, #0
 80009a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009a6:	bf00      	nop

080009a8 <__aeabi_dcmpgt>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff ffc4 	bl	8000938 <__aeabi_cdrcmple>
 80009b0:	bf34      	ite	cc
 80009b2:	2001      	movcc	r0, #1
 80009b4:	2000      	movcs	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b988 	b.w	8000d84 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	468e      	mov	lr, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	4688      	mov	r8, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d962      	bls.n	8000b68 <__udivmoddi4+0xdc>
 8000aa2:	fab2 f682 	clz	r6, r2
 8000aa6:	b14e      	cbz	r6, 8000abc <__udivmoddi4+0x30>
 8000aa8:	f1c6 0320 	rsb	r3, r6, #32
 8000aac:	fa01 f806 	lsl.w	r8, r1, r6
 8000ab0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab4:	40b7      	lsls	r7, r6
 8000ab6:	ea43 0808 	orr.w	r8, r3, r8
 8000aba:	40b4      	lsls	r4, r6
 8000abc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac0:	fa1f fc87 	uxth.w	ip, r7
 8000ac4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac8:	0c23      	lsrs	r3, r4, #16
 8000aca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ace:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ae0:	f080 80ea 	bcs.w	8000cb8 <__udivmoddi4+0x22c>
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	f240 80e7 	bls.w	8000cb8 <__udivmoddi4+0x22c>
 8000aea:	3902      	subs	r1, #2
 8000aec:	443b      	add	r3, r7
 8000aee:	1a9a      	subs	r2, r3, r2
 8000af0:	b2a3      	uxth	r3, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000afe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b02:	459c      	cmp	ip, r3
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0x8e>
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0c:	f080 80d6 	bcs.w	8000cbc <__udivmoddi4+0x230>
 8000b10:	459c      	cmp	ip, r3
 8000b12:	f240 80d3 	bls.w	8000cbc <__udivmoddi4+0x230>
 8000b16:	443b      	add	r3, r7
 8000b18:	3802      	subs	r0, #2
 8000b1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b1e:	eba3 030c 	sub.w	r3, r3, ip
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11d      	cbz	r5, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40f3      	lsrs	r3, r6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d905      	bls.n	8000b42 <__udivmoddi4+0xb6>
 8000b36:	b10d      	cbz	r5, 8000b3c <__udivmoddi4+0xb0>
 8000b38:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e7f5      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b42:	fab3 f183 	clz	r1, r3
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d146      	bne.n	8000bd8 <__udivmoddi4+0x14c>
 8000b4a:	4573      	cmp	r3, lr
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xc8>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 8105 	bhi.w	8000d5e <__udivmoddi4+0x2d2>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d0e5      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b62:	e9c5 4800 	strd	r4, r8, [r5]
 8000b66:	e7e2      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f000 8090 	beq.w	8000c8e <__udivmoddi4+0x202>
 8000b6e:	fab2 f682 	clz	r6, r2
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	f040 80a4 	bne.w	8000cc0 <__udivmoddi4+0x234>
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	b280      	uxth	r0, r0
 8000b82:	b2bc      	uxth	r4, r7
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb04 f20c 	mul.w	r2, r4, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d907      	bls.n	8000baa <__udivmoddi4+0x11e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ba0:	d202      	bcs.n	8000ba8 <__udivmoddi4+0x11c>
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	f200 80e0 	bhi.w	8000d68 <__udivmoddi4+0x2dc>
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb8:	fb02 f404 	mul.w	r4, r2, r4
 8000bbc:	429c      	cmp	r4, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x144>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x142>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f200 80ca 	bhi.w	8000d62 <__udivmoddi4+0x2d6>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	1b1b      	subs	r3, r3, r4
 8000bd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bd6:	e7a5      	b.n	8000b24 <__udivmoddi4+0x98>
 8000bd8:	f1c1 0620 	rsb	r6, r1, #32
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	fa22 f706 	lsr.w	r7, r2, r6
 8000be2:	431f      	orrs	r7, r3
 8000be4:	fa0e f401 	lsl.w	r4, lr, r1
 8000be8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bf0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	fa1f fc87 	uxth.w	ip, r7
 8000bfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000c02:	0c1c      	lsrs	r4, r3, #16
 8000c04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	d909      	bls.n	8000c2c <__udivmoddi4+0x1a0>
 8000c18:	193c      	adds	r4, r7, r4
 8000c1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c1e:	f080 809c 	bcs.w	8000d5a <__udivmoddi4+0x2ce>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f240 8099 	bls.w	8000d5a <__udivmoddi4+0x2ce>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	443c      	add	r4, r7
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	fa1f fe83 	uxth.w	lr, r3
 8000c34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c38:	fb09 4413 	mls	r4, r9, r3, r4
 8000c3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x1ce>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c4e:	f080 8082 	bcs.w	8000d56 <__udivmoddi4+0x2ca>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d97f      	bls.n	8000d56 <__udivmoddi4+0x2ca>
 8000c56:	3b02      	subs	r3, #2
 8000c58:	443c      	add	r4, r7
 8000c5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c66:	4564      	cmp	r4, ip
 8000c68:	4673      	mov	r3, lr
 8000c6a:	46e1      	mov	r9, ip
 8000c6c:	d362      	bcc.n	8000d34 <__udivmoddi4+0x2a8>
 8000c6e:	d05f      	beq.n	8000d30 <__udivmoddi4+0x2a4>
 8000c70:	b15d      	cbz	r5, 8000c8a <__udivmoddi4+0x1fe>
 8000c72:	ebb8 0203 	subs.w	r2, r8, r3
 8000c76:	eb64 0409 	sbc.w	r4, r4, r9
 8000c7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c82:	431e      	orrs	r6, r3
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e74f      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000c8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c92:	0c01      	lsrs	r1, r0, #16
 8000c94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c98:	b280      	uxth	r0, r0
 8000c9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	4638      	mov	r0, r7
 8000ca2:	463c      	mov	r4, r7
 8000ca4:	46b8      	mov	r8, r7
 8000ca6:	46be      	mov	lr, r7
 8000ca8:	2620      	movs	r6, #32
 8000caa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cae:	eba2 0208 	sub.w	r2, r2, r8
 8000cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cb6:	e766      	b.n	8000b86 <__udivmoddi4+0xfa>
 8000cb8:	4601      	mov	r1, r0
 8000cba:	e718      	b.n	8000aee <__udivmoddi4+0x62>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	e72c      	b.n	8000b1a <__udivmoddi4+0x8e>
 8000cc0:	f1c6 0220 	rsb	r2, r6, #32
 8000cc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc8:	40b7      	lsls	r7, r6
 8000cca:	40b1      	lsls	r1, r6
 8000ccc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cda:	b2bc      	uxth	r4, r7
 8000cdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb08 f904 	mul.w	r9, r8, r4
 8000cea:	40b0      	lsls	r0, r6
 8000cec:	4589      	cmp	r9, r1
 8000cee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cf2:	b280      	uxth	r0, r0
 8000cf4:	d93e      	bls.n	8000d74 <__udivmoddi4+0x2e8>
 8000cf6:	1879      	adds	r1, r7, r1
 8000cf8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cfc:	d201      	bcs.n	8000d02 <__udivmoddi4+0x276>
 8000cfe:	4589      	cmp	r9, r1
 8000d00:	d81f      	bhi.n	8000d42 <__udivmoddi4+0x2b6>
 8000d02:	eba1 0109 	sub.w	r1, r1, r9
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fb09 f804 	mul.w	r8, r9, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	b292      	uxth	r2, r2
 8000d14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d18:	4542      	cmp	r2, r8
 8000d1a:	d229      	bcs.n	8000d70 <__udivmoddi4+0x2e4>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d24:	4542      	cmp	r2, r8
 8000d26:	d2c2      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d28:	f1a9 0102 	sub.w	r1, r9, #2
 8000d2c:	443a      	add	r2, r7
 8000d2e:	e7be      	b.n	8000cae <__udivmoddi4+0x222>
 8000d30:	45f0      	cmp	r8, lr
 8000d32:	d29d      	bcs.n	8000c70 <__udivmoddi4+0x1e4>
 8000d34:	ebbe 0302 	subs.w	r3, lr, r2
 8000d38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	46e1      	mov	r9, ip
 8000d40:	e796      	b.n	8000c70 <__udivmoddi4+0x1e4>
 8000d42:	eba7 0909 	sub.w	r9, r7, r9
 8000d46:	4449      	add	r1, r9
 8000d48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d50:	fb09 f804 	mul.w	r8, r9, r4
 8000d54:	e7db      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d56:	4673      	mov	r3, lr
 8000d58:	e77f      	b.n	8000c5a <__udivmoddi4+0x1ce>
 8000d5a:	4650      	mov	r0, sl
 8000d5c:	e766      	b.n	8000c2c <__udivmoddi4+0x1a0>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e6fd      	b.n	8000b5e <__udivmoddi4+0xd2>
 8000d62:	443b      	add	r3, r7
 8000d64:	3a02      	subs	r2, #2
 8000d66:	e733      	b.n	8000bd0 <__udivmoddi4+0x144>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	443b      	add	r3, r7
 8000d6e:	e71c      	b.n	8000baa <__udivmoddi4+0x11e>
 8000d70:	4649      	mov	r1, r9
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x222>
 8000d74:	eba1 0109 	sub.w	r1, r1, r9
 8000d78:	46c4      	mov	ip, r8
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	e7c4      	b.n	8000d0e <__udivmoddi4+0x282>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <input_analog_init>:
 *      Author: nicolas
 */

#include "acquisition/input_analog.h"

void input_analog_init() {
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
	...

08000d98 <input_encoder_init>:
 *      Author: nicolas
 */

#include "acquisition/input_encoder.h"

void input_encoder_init() {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	// Start Encoder
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_3);
 8000d9c:	2108      	movs	r1, #8
 8000d9e:	4802      	ldr	r0, [pc, #8]	@ (8000da8 <input_encoder_init+0x10>)
 8000da0:	f005 fdad 	bl	80068fe <HAL_TIM_Encoder_Start>
}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	200002a4 	.word	0x200002a4

08000dac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08c      	sub	sp, #48	@ 0x30
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2220      	movs	r2, #32
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f009 fd03 	bl	800a7d0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000dca:	4b32      	ldr	r3, [pc, #200]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000dcc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000dd0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000dd2:	4b30      	ldr	r3, [pc, #192]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000dd4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000dd8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dda:	4b2e      	ldr	r3, [pc, #184]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000de6:	4b2b      	ldr	r3, [pc, #172]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dec:	4b29      	ldr	r3, [pc, #164]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000df2:	4b28      	ldr	r3, [pc, #160]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000df4:	2204      	movs	r2, #4
 8000df6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000df8:	4b26      	ldr	r3, [pc, #152]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dfe:	4b25      	ldr	r3, [pc, #148]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000e04:	4b23      	ldr	r3, [pc, #140]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e0a:	4b22      	ldr	r3, [pc, #136]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e12:	4b20      	ldr	r3, [pc, #128]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e18:	4b1e      	ldr	r3, [pc, #120]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e26:	4b1b      	ldr	r3, [pc, #108]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000e2c:	4b19      	ldr	r3, [pc, #100]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e34:	4817      	ldr	r0, [pc, #92]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e36:	f002 f8cd 	bl	8002fd4 <HAL_ADC_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000e40:	f000 fb66 	bl	8001510 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e44:	2300      	movs	r3, #0
 8000e46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4811      	ldr	r0, [pc, #68]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e50:	f003 f9ec 	bl	800422c <HAL_ADCEx_MultiModeConfigChannel>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000e5a:	f000 fb59 	bl	8001510 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <MX_ADC1_Init+0xec>)
 8000e60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e62:	2306      	movs	r3, #6
 8000e64:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000e66:	2304      	movs	r3, #4
 8000e68:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e6a:	237f      	movs	r3, #127	@ 0x7f
 8000e6c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e76:	1d3b      	adds	r3, r7, #4
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4806      	ldr	r0, [pc, #24]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e7c:	f002 fb58 	bl	8003530 <HAL_ADC_ConfigChannel>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000e86:	f000 fb43 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e8a:	bf00      	nop
 8000e8c:	3730      	adds	r7, #48	@ 0x30
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	2000007c 	.word	0x2000007c
 8000e98:	21800100 	.word	0x21800100

08000e9c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b088      	sub	sp, #32
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	2220      	movs	r2, #32
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f009 fc91 	bl	800a7d0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000eae:	4b2b      	ldr	r3, [pc, #172]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000eb0:	4a2b      	ldr	r2, [pc, #172]	@ (8000f60 <MX_ADC2_Init+0xc4>)
 8000eb2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000eb4:	4b29      	ldr	r3, [pc, #164]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000eb6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000eba:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ebc:	4b27      	ldr	r3, [pc, #156]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec2:	4b26      	ldr	r3, [pc, #152]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000ec8:	4b24      	ldr	r3, [pc, #144]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ece:	4b23      	ldr	r3, [pc, #140]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed4:	4b21      	ldr	r3, [pc, #132]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000eda:	4b20      	ldr	r3, [pc, #128]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000eec:	4b1b      	ldr	r3, [pc, #108]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ef4:	4b19      	ldr	r3, [pc, #100]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000efa:	4b18      	ldr	r3, [pc, #96]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f00:	4b16      	ldr	r3, [pc, #88]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f08:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000f0e:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f16:	4811      	ldr	r0, [pc, #68]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f18:	f002 f85c 	bl	8002fd4 <HAL_ADC_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000f22:	f000 faf5 	bl	8001510 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f26:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <MX_ADC2_Init+0xc8>)
 8000f28:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f2a:	2306      	movs	r3, #6
 8000f2c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f32:	237f      	movs	r3, #127	@ 0x7f
 8000f34:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f36:	2304      	movs	r3, #4
 8000f38:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f3e:	463b      	mov	r3, r7
 8000f40:	4619      	mov	r1, r3
 8000f42:	4806      	ldr	r0, [pc, #24]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f44:	f002 faf4 	bl	8003530 <HAL_ADC_ConfigChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000f4e:	f000 fadf 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	3720      	adds	r7, #32
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200000e8 	.word	0x200000e8
 8000f60:	50000100 	.word	0x50000100
 8000f64:	19200040 	.word	0x19200040

08000f68 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b0a4      	sub	sp, #144	@ 0x90
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f80:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f84:	2254      	movs	r2, #84	@ 0x54
 8000f86:	2100      	movs	r1, #0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f009 fc21 	bl	800a7d0 <memset>
  if(adcHandle->Instance==ADC1)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f96:	f040 80a0 	bne.w	80010da <HAL_ADC_MspInit+0x172>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000f9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000fa0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000fa4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fa6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000faa:	4618      	mov	r0, r3
 8000fac:	f004 fe44 	bl	8005c38 <HAL_RCCEx_PeriphCLKConfig>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8000fb6:	f000 faab 	bl	8001510 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fba:	4b79      	ldr	r3, [pc, #484]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	4a77      	ldr	r2, [pc, #476]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8000fc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fc4:	4b76      	ldr	r3, [pc, #472]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d10b      	bne.n	8000fe4 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000fcc:	4b75      	ldr	r3, [pc, #468]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd0:	4a74      	ldr	r2, [pc, #464]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fd2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000fd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fd8:	4b72      	ldr	r3, [pc, #456]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe4:	4b6f      	ldr	r3, [pc, #444]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe8:	4a6e      	ldr	r2, [pc, #440]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff0:	4b6c      	ldr	r3, [pc, #432]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff4:	f003 0304 	and.w	r3, r3, #4
 8000ff8:	623b      	str	r3, [r7, #32]
 8000ffa:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	4b69      	ldr	r3, [pc, #420]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001000:	4a68      	ldr	r2, [pc, #416]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001008:	4b66      	ldr	r3, [pc, #408]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800100a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	61fb      	str	r3, [r7, #28]
 8001012:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001014:	4b63      	ldr	r3, [pc, #396]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001018:	4a62      	ldr	r2, [pc, #392]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800101a:	f043 0302 	orr.w	r3, r3, #2
 800101e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001020:	4b60      	ldr	r3, [pc, #384]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001024:	f003 0302 	and.w	r3, r3, #2
 8001028:	61bb      	str	r3, [r7, #24]
 800102a:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800102c:	2304      	movs	r3, #4
 800102e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001030:	2303      	movs	r3, #3
 8001032:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800103c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001040:	4619      	mov	r1, r3
 8001042:	4859      	ldr	r0, [pc, #356]	@ (80011a8 <HAL_ADC_MspInit+0x240>)
 8001044:	f003 fe0c 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8001048:	2302      	movs	r3, #2
 800104a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104c:	2303      	movs	r3, #3
 800104e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8001058:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800105c:	4619      	mov	r1, r3
 800105e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001062:	f003 fdfd 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_Imes_Pin|V_Imes_Pin;
 8001066:	2303      	movs	r3, #3
 8001068:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800106a:	2303      	movs	r3, #3
 800106c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001076:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800107a:	4619      	mov	r1, r3
 800107c:	484b      	ldr	r0, [pc, #300]	@ (80011ac <HAL_ADC_MspInit+0x244>)
 800107e:	f003 fdef 	bl	8004c60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001082:	4b4b      	ldr	r3, [pc, #300]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 8001084:	4a4b      	ldr	r2, [pc, #300]	@ (80011b4 <HAL_ADC_MspInit+0x24c>)
 8001086:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001088:	4b49      	ldr	r3, [pc, #292]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 800108a:	2205      	movs	r2, #5
 800108c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800108e:	4b48      	ldr	r3, [pc, #288]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001094:	4b46      	ldr	r3, [pc, #280]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800109a:	4b45      	ldr	r3, [pc, #276]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 800109c:	2280      	movs	r2, #128	@ 0x80
 800109e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010a0:	4b43      	ldr	r3, [pc, #268]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010a6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010a8:	4b41      	ldr	r3, [pc, #260]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010b0:	4b3f      	ldr	r3, [pc, #252]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010b2:	2220      	movs	r2, #32
 80010b4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010b6:	4b3e      	ldr	r3, [pc, #248]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010bc:	483c      	ldr	r0, [pc, #240]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010be:	f003 fa9d 	bl	80045fc <HAL_DMA_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <HAL_ADC_MspInit+0x164>
    {
      Error_Handler();
 80010c8:	f000 fa22 	bl	8001510 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a38      	ldr	r2, [pc, #224]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010d0:	655a      	str	r2, [r3, #84]	@ 0x54
 80010d2:	4a37      	ldr	r2, [pc, #220]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80010d8:	e05e      	b.n	8001198 <HAL_ADC_MspInit+0x230>
  else if(adcHandle->Instance==ADC2)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a36      	ldr	r2, [pc, #216]	@ (80011b8 <HAL_ADC_MspInit+0x250>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d159      	bne.n	8001198 <HAL_ADC_MspInit+0x230>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80010e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80010ea:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80010ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010f4:	4618      	mov	r0, r3
 80010f6:	f004 fd9f 	bl	8005c38 <HAL_RCCEx_PeriphCLKConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_ADC_MspInit+0x19c>
      Error_Handler();
 8001100:	f000 fa06 	bl	8001510 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001104:	4b26      	ldr	r3, [pc, #152]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	3301      	adds	r3, #1
 800110a:	4a25      	ldr	r2, [pc, #148]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 800110c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800110e:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d10b      	bne.n	800112e <HAL_ADC_MspInit+0x1c6>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001116:	4b23      	ldr	r3, [pc, #140]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4a22      	ldr	r2, [pc, #136]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800111c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b20      	ldr	r3, [pc, #128]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112e:	4b1d      	ldr	r3, [pc, #116]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a1c      	ldr	r2, [pc, #112]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001134:	f043 0304 	orr.w	r3, r3, #4
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b1a      	ldr	r3, [pc, #104]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0304 	and.w	r3, r3, #4
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	4b17      	ldr	r3, [pc, #92]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	4a16      	ldr	r2, [pc, #88]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001152:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 800115e:	230b      	movs	r3, #11
 8001160:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001172:	4619      	mov	r1, r3
 8001174:	480c      	ldr	r0, [pc, #48]	@ (80011a8 <HAL_ADC_MspInit+0x240>)
 8001176:	f003 fd73 	bl	8004c60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 800117a:	2301      	movs	r3, #1
 800117c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 800118a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800118e:	4619      	mov	r1, r3
 8001190:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001194:	f003 fd64 	bl	8004c60 <HAL_GPIO_Init>
}
 8001198:	bf00      	nop
 800119a:	3790      	adds	r7, #144	@ 0x90
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200001b4 	.word	0x200001b4
 80011a4:	40021000 	.word	0x40021000
 80011a8:	48000800 	.word	0x48000800
 80011ac:	48000400 	.word	0x48000400
 80011b0:	20000154 	.word	0x20000154
 80011b4:	40020008 	.word	0x40020008
 80011b8:	50000100 	.word	0x50000100

080011bc <init_device>:

#include "user_interface/shell.h"

static char shell_uart2_received_char;

void init_device(void){
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80011c0:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <init_device+0x3c>)
 80011c2:	4a0e      	ldr	r2, [pc, #56]	@ (80011fc <init_device+0x40>)
 80011c4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 80011c8:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <init_device+0x3c>)
 80011ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001200 <init_device+0x44>)
 80011cc:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 80011d0:	4809      	ldr	r0, [pc, #36]	@ (80011f8 <init_device+0x3c>)
 80011d2:	f001 fac3 	bl	800275c <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80011d6:	2201      	movs	r2, #1
 80011d8:	490a      	ldr	r1, [pc, #40]	@ (8001204 <init_device+0x48>)
 80011da:	480b      	ldr	r0, [pc, #44]	@ (8001208 <init_device+0x4c>)
 80011dc:	f007 f9ce 	bl	800857c <HAL_UART_Receive_IT>

	// LED
	led_init();
 80011e0:	f001 f8d6 	bl	8002390 <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 80011e4:	f001 f876 	bl	80022d4 <motor_init>
	// ASSERV (PID)
	asserv_init();
 80011e8:	f000 fefa 	bl	8001fe0 <asserv_init>
//
// Initialisation data acquistion
	// ANALOG INPUT
	input_analog_init();
 80011ec:	f7ff fdcc 	bl	8000d88 <input_analog_init>
	// ENCODER INPUT
	input_encoder_init();
 80011f0:	f7ff fdd2 	bl	8000d98 <input_encoder_init>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000484 	.word	0x20000484
 80011fc:	0800120d 	.word	0x0800120d
 8001200:	08001239 	.word	0x08001239
 8001204:	200001b8 	.word	0x200001b8
 8001208:	2000033c 	.word	0x2000033c

0800120c <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8001218:	887a      	ldrh	r2, [r7, #2]
 800121a:	f04f 33ff 	mov.w	r3, #4294967295
 800121e:	6879      	ldr	r1, [r7, #4]
 8001220:	4804      	ldr	r0, [pc, #16]	@ (8001234 <shell_uart2_transmit+0x28>)
 8001222:	f007 f91c 	bl	800845e <HAL_UART_Transmit>
	return size;
 8001226:	887b      	ldrh	r3, [r7, #2]
 8001228:	b2db      	uxtb	r3, r3
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	2000033c 	.word	0x2000033c

08001238 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <shell_uart2_receive+0x24>)
 8001246:	781a      	ldrb	r2, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	701a      	strb	r2, [r3, #0]
	return 1;
 800124c:	2301      	movs	r3, #1
}
 800124e:	4618      	mov	r0, r3
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	200001b8 	.word	0x200001b8

08001260 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a07      	ldr	r2, [pc, #28]	@ (800128c <HAL_UART_RxCpltCallback+0x2c>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d107      	bne.n	8001282 <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8001272:	2201      	movs	r2, #1
 8001274:	4906      	ldr	r1, [pc, #24]	@ (8001290 <HAL_UART_RxCpltCallback+0x30>)
 8001276:	4807      	ldr	r0, [pc, #28]	@ (8001294 <HAL_UART_RxCpltCallback+0x34>)
 8001278:	f007 f980 	bl	800857c <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 800127c:	4806      	ldr	r0, [pc, #24]	@ (8001298 <HAL_UART_RxCpltCallback+0x38>)
 800127e:	f001 fb81 	bl	8002984 <shell_run>
	}
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40004400 	.word	0x40004400
 8001290:	200001b8 	.word	0x200001b8
 8001294:	2000033c 	.word	0x2000033c
 8001298:	20000484 	.word	0x20000484

0800129c <loop>:

void loop(){
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	asserv_loop();
 80012a0:	f000 ff2c 	bl	80020fc <asserv_loop>
}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80012ae:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012b2:	4a11      	ldr	r2, [pc, #68]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012b4:	f043 0304 	orr.w	r3, r3, #4
 80012b8:	6493      	str	r3, [r2, #72]	@ 0x48
 80012ba:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012be:	f003 0304 	and.w	r3, r3, #4
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012c6:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012ca:	4a0b      	ldr	r2, [pc, #44]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80012d2:	4b09      	ldr	r3, [pc, #36]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	603b      	str	r3, [r7, #0]
 80012dc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80012de:	2200      	movs	r2, #0
 80012e0:	2100      	movs	r1, #0
 80012e2:	200b      	movs	r0, #11
 80012e4:	f003 f962 	bl	80045ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012e8:	200b      	movs	r0, #11
 80012ea:	f003 f979 	bl	80045e0 <HAL_NVIC_EnableIRQ>

}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40021000 	.word	0x40021000

080012fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08a      	sub	sp, #40	@ 0x28
 8001300:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
 8001310:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	4b3f      	ldr	r3, [pc, #252]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	4a3e      	ldr	r2, [pc, #248]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001318:	f043 0304 	orr.w	r3, r3, #4
 800131c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131e:	4b3c      	ldr	r3, [pc, #240]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	f003 0304 	and.w	r3, r3, #4
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800132a:	4b39      	ldr	r3, [pc, #228]	@ (8001410 <MX_GPIO_Init+0x114>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	4a38      	ldr	r2, [pc, #224]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001330:	f043 0320 	orr.w	r3, r3, #32
 8001334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001336:	4b36      	ldr	r3, [pc, #216]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	f003 0320 	and.w	r3, r3, #32
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001342:	4b33      	ldr	r3, [pc, #204]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	4a32      	ldr	r2, [pc, #200]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800134e:	4b30      	ldr	r3, [pc, #192]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800135a:	4b2d      	ldr	r3, [pc, #180]	@ (8001410 <MX_GPIO_Init+0x114>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	4a2c      	ldr	r2, [pc, #176]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001360:	f043 0302 	orr.w	r3, r3, #2
 8001364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001366:	4b2a      	ldr	r3, [pc, #168]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001372:	4b27      	ldr	r3, [pc, #156]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	4a26      	ldr	r2, [pc, #152]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800137e:	4b24      	ldr	r3, [pc, #144]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	f003 0308 	and.w	r3, r3, #8
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	2120      	movs	r1, #32
 800138e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001392:	f003 fde7 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	2104      	movs	r1, #4
 800139a:	481e      	ldr	r0, [pc, #120]	@ (8001414 <MX_GPIO_Init+0x118>)
 800139c:	f003 fde2 	bl	8004f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80013a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	4619      	mov	r1, r3
 80013b6:	4818      	ldr	r0, [pc, #96]	@ (8001418 <MX_GPIO_Init+0x11c>)
 80013b8:	f003 fc52 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 80013bc:	2320      	movs	r3, #32
 80013be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c0:	2301      	movs	r3, #1
 80013c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	2300      	movs	r3, #0
 80013ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d6:	f003 fc43 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 80013da:	2304      	movs	r3, #4
 80013dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013de:	2301      	movs	r3, #1
 80013e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e6:	2300      	movs	r3, #0
 80013e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4619      	mov	r1, r3
 80013f0:	4808      	ldr	r0, [pc, #32]	@ (8001414 <MX_GPIO_Init+0x118>)
 80013f2:	f003 fc35 	bl	8004c60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	2028      	movs	r0, #40	@ 0x28
 80013fc:	f003 f8d6 	bl	80045ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001400:	2028      	movs	r0, #40	@ 0x28
 8001402:	f003 f8ed 	bl	80045e0 <HAL_NVIC_EnableIRQ>

}
 8001406:	bf00      	nop
 8001408:	3728      	adds	r7, #40	@ 0x28
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000
 8001414:	48000c00 	.word	0x48000c00
 8001418:	48000800 	.word	0x48000800

0800141c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001420:	f001 fb5d 	bl	8002ade <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001424:	f000 f819 	bl	800145a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001428:	f7ff ff68 	bl	80012fc <MX_GPIO_Init>
  MX_DMA_Init();
 800142c:	f7ff ff3c 	bl	80012a8 <MX_DMA_Init>
  MX_ADC2_Init();
 8001430:	f7ff fd34 	bl	8000e9c <MX_ADC2_Init>
  MX_ADC1_Init();
 8001434:	f7ff fcba 	bl	8000dac <MX_ADC1_Init>
  MX_TIM1_Init();
 8001438:	f000 f9b8 	bl	80017ac <MX_TIM1_Init>
  MX_TIM3_Init();
 800143c:	f000 facc 	bl	80019d8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001440:	f000 fc96 	bl	8001d70 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001444:	f000 fce0 	bl	8001e08 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8001448:	f000 fb3e 	bl	8001ac8 <MX_TIM7_Init>
  MX_TIM2_Init();
 800144c:	f000 fa76 	bl	800193c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	init_device();
 8001450:	f7ff feb4 	bl	80011bc <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8001454:	f7ff ff22 	bl	800129c <loop>
 8001458:	e7fc      	b.n	8001454 <main+0x38>

0800145a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b094      	sub	sp, #80	@ 0x50
 800145e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001460:	f107 0318 	add.w	r3, r7, #24
 8001464:	2238      	movs	r2, #56	@ 0x38
 8001466:	2100      	movs	r1, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f009 f9b1 	bl	800a7d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800147c:	2000      	movs	r0, #0
 800147e:	f003 fdc7 	bl	8005010 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001482:	2301      	movs	r3, #1
 8001484:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001486:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800148a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800148c:	2302      	movs	r3, #2
 800148e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001490:	2303      	movs	r3, #3
 8001492:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001494:	2306      	movs	r3, #6
 8001496:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001498:	2355      	movs	r3, #85	@ 0x55
 800149a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800149c:	2302      	movs	r3, #2
 800149e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014a0:	2302      	movs	r3, #2
 80014a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014a4:	2302      	movs	r3, #2
 80014a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a8:	f107 0318 	add.w	r3, r7, #24
 80014ac:	4618      	mov	r0, r3
 80014ae:	f003 fe63 	bl	8005178 <HAL_RCC_OscConfig>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <SystemClock_Config+0x62>
  {
    Error_Handler();
 80014b8:	f000 f82a 	bl	8001510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014bc:	230f      	movs	r3, #15
 80014be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c0:	2303      	movs	r3, #3
 80014c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014c8:	2300      	movs	r3, #0
 80014ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	2104      	movs	r1, #4
 80014d4:	4618      	mov	r0, r3
 80014d6:	f004 f961 	bl	800579c <HAL_RCC_ClockConfig>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80014e0:	f000 f816 	bl	8001510 <Error_Handler>
  }
}
 80014e4:	bf00      	nop
 80014e6:	3750      	adds	r7, #80	@ 0x50
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a04      	ldr	r2, [pc, #16]	@ (800150c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d101      	bne.n	8001502 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80014fe:	f001 fb07 	bl	8002b10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001502:	bf00      	nop
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40001000 	.word	0x40001000

08001510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001514:	b672      	cpsid	i
}
 8001516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <Error_Handler+0x8>

0800151c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <HAL_MspInit+0x44>)
 8001524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001526:	4a0e      	ldr	r2, [pc, #56]	@ (8001560 <HAL_MspInit+0x44>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6613      	str	r3, [r2, #96]	@ 0x60
 800152e:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <HAL_MspInit+0x44>)
 8001530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153a:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <HAL_MspInit+0x44>)
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	4a08      	ldr	r2, [pc, #32]	@ (8001560 <HAL_MspInit+0x44>)
 8001540:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001544:	6593      	str	r3, [r2, #88]	@ 0x58
 8001546:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_MspInit+0x44>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001552:	f003 fe01 	bl	8005158 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40021000 	.word	0x40021000

08001564 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08c      	sub	sp, #48	@ 0x30
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001574:	4b2c      	ldr	r3, [pc, #176]	@ (8001628 <HAL_InitTick+0xc4>)
 8001576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001578:	4a2b      	ldr	r2, [pc, #172]	@ (8001628 <HAL_InitTick+0xc4>)
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001580:	4b29      	ldr	r3, [pc, #164]	@ (8001628 <HAL_InitTick+0xc4>)
 8001582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001584:	f003 0310 	and.w	r3, r3, #16
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800158c:	f107 020c 	add.w	r2, r7, #12
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	4611      	mov	r1, r2
 8001596:	4618      	mov	r0, r3
 8001598:	f004 fad6 	bl	8005b48 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800159c:	f004 faa8 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 80015a0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015a4:	4a21      	ldr	r2, [pc, #132]	@ (800162c <HAL_InitTick+0xc8>)
 80015a6:	fba2 2303 	umull	r2, r3, r2, r3
 80015aa:	0c9b      	lsrs	r3, r3, #18
 80015ac:	3b01      	subs	r3, #1
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80015b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001630 <HAL_InitTick+0xcc>)
 80015b2:	4a20      	ldr	r2, [pc, #128]	@ (8001634 <HAL_InitTick+0xd0>)
 80015b4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80015b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001630 <HAL_InitTick+0xcc>)
 80015b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015bc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80015be:	4a1c      	ldr	r2, [pc, #112]	@ (8001630 <HAL_InitTick+0xcc>)
 80015c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80015c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001630 <HAL_InitTick+0xcc>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ca:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <HAL_InitTick+0xcc>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80015d0:	4817      	ldr	r0, [pc, #92]	@ (8001630 <HAL_InitTick+0xcc>)
 80015d2:	f004 fd7f 	bl	80060d4 <HAL_TIM_Base_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80015dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d11b      	bne.n	800161c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80015e4:	4812      	ldr	r0, [pc, #72]	@ (8001630 <HAL_InitTick+0xcc>)
 80015e6:	f004 fdcd 	bl	8006184 <HAL_TIM_Base_Start_IT>
 80015ea:	4603      	mov	r3, r0
 80015ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80015f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d111      	bne.n	800161c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015f8:	2036      	movs	r0, #54	@ 0x36
 80015fa:	f002 fff1 	bl	80045e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2b0f      	cmp	r3, #15
 8001602:	d808      	bhi.n	8001616 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001604:	2200      	movs	r2, #0
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	2036      	movs	r0, #54	@ 0x36
 800160a:	f002 ffcf 	bl	80045ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800160e:	4a0a      	ldr	r2, [pc, #40]	@ (8001638 <HAL_InitTick+0xd4>)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6013      	str	r3, [r2, #0]
 8001614:	e002      	b.n	800161c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800161c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001620:	4618      	mov	r0, r3
 8001622:	3730      	adds	r7, #48	@ 0x30
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40021000 	.word	0x40021000
 800162c:	431bde83 	.word	0x431bde83
 8001630:	200001bc 	.word	0x200001bc
 8001634:	40001000 	.word	0x40001000
 8001638:	20000008 	.word	0x20000008

0800163c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <NMI_Handler+0x4>

08001644 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <HardFault_Handler+0x4>

0800164c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <MemManage_Handler+0x4>

08001654 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <BusFault_Handler+0x4>

0800165c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <UsageFault_Handler+0x4>

08001664 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016a0:	4803      	ldr	r0, [pc, #12]	@ (80016b0 <DMA1_Channel1_IRQHandler+0x14>)
 80016a2:	f003 f98e 	bl	80049c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  asserv_current();
 80016a6:	f000 fd1d 	bl	80020e4 <asserv_current>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000154 	.word	0x20000154

080016b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016b8:	4803      	ldr	r0, [pc, #12]	@ (80016c8 <TIM2_IRQHandler+0x14>)
 80016ba:	f005 f9ae 	bl	8006a1a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  asserv_speed();
 80016be:	f000 fd05 	bl	80020cc <asserv_speed>
  /* USER CODE END TIM2_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000258 	.word	0x20000258

080016cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <USART2_IRQHandler+0x10>)
 80016d2:	f006 ff9f 	bl	8008614 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	2000033c 	.word	0x2000033c

080016e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 80016e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016e8:	f003 fc6e 	bl	8004fc8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016f4:	4802      	ldr	r0, [pc, #8]	@ (8001700 <TIM6_DAC_IRQHandler+0x10>)
 80016f6:	f005 f990 	bl	8006a1a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200001bc 	.word	0x200001bc

08001704 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */
	asserv_duty_cycle();
 8001708:	f000 fd6e 	bl	80021e8 <asserv_duty_cycle>
  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <TIM7_DAC_IRQHandler+0x14>)
 800170e:	f005 f984 	bl	8006a1a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200002f0 	.word	0x200002f0

0800171c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001724:	4a14      	ldr	r2, [pc, #80]	@ (8001778 <_sbrk+0x5c>)
 8001726:	4b15      	ldr	r3, [pc, #84]	@ (800177c <_sbrk+0x60>)
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001730:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d102      	bne.n	800173e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001738:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <_sbrk+0x64>)
 800173a:	4a12      	ldr	r2, [pc, #72]	@ (8001784 <_sbrk+0x68>)
 800173c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800173e:	4b10      	ldr	r3, [pc, #64]	@ (8001780 <_sbrk+0x64>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4413      	add	r3, r2
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	429a      	cmp	r2, r3
 800174a:	d207      	bcs.n	800175c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800174c:	f009 f848 	bl	800a7e0 <__errno>
 8001750:	4603      	mov	r3, r0
 8001752:	220c      	movs	r2, #12
 8001754:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001756:	f04f 33ff 	mov.w	r3, #4294967295
 800175a:	e009      	b.n	8001770 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800175c:	4b08      	ldr	r3, [pc, #32]	@ (8001780 <_sbrk+0x64>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001762:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <_sbrk+0x64>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4413      	add	r3, r2
 800176a:	4a05      	ldr	r2, [pc, #20]	@ (8001780 <_sbrk+0x64>)
 800176c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800176e:	68fb      	ldr	r3, [r7, #12]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20020000 	.word	0x20020000
 800177c:	00000400 	.word	0x00000400
 8001780:	20000208 	.word	0x20000208
 8001784:	20000960 	.word	0x20000960

08001788 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <SystemInit+0x20>)
 800178e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001792:	4a05      	ldr	r2, [pc, #20]	@ (80017a8 <SystemInit+0x20>)
 8001794:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001798:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b09c      	sub	sp, #112	@ 0x70
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	609a      	str	r2, [r3, #8]
 80017be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
 80017dc:	615a      	str	r2, [r3, #20]
 80017de:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017e0:	1d3b      	adds	r3, r7, #4
 80017e2:	2234      	movs	r2, #52	@ 0x34
 80017e4:	2100      	movs	r1, #0
 80017e6:	4618      	mov	r0, r3
 80017e8:	f008 fff2 	bl	800a7d0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017ec:	4b51      	ldr	r3, [pc, #324]	@ (8001934 <MX_TIM1_Init+0x188>)
 80017ee:	4a52      	ldr	r2, [pc, #328]	@ (8001938 <MX_TIM1_Init+0x18c>)
 80017f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80017f2:	4b50      	ldr	r3, [pc, #320]	@ (8001934 <MX_TIM1_Init+0x188>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80017f8:	4b4e      	ldr	r3, [pc, #312]	@ (8001934 <MX_TIM1_Init+0x188>)
 80017fa:	2220      	movs	r2, #32
 80017fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 80017fe:	4b4d      	ldr	r3, [pc, #308]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001800:	f242 1233 	movw	r2, #8499	@ 0x2133
 8001804:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001806:	4b4b      	ldr	r3, [pc, #300]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800180c:	4b49      	ldr	r3, [pc, #292]	@ (8001934 <MX_TIM1_Init+0x188>)
 800180e:	2200      	movs	r2, #0
 8001810:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001812:	4b48      	ldr	r3, [pc, #288]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001814:	2280      	movs	r2, #128	@ 0x80
 8001816:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001818:	4846      	ldr	r0, [pc, #280]	@ (8001934 <MX_TIM1_Init+0x188>)
 800181a:	f004 fc5b 	bl	80060d4 <HAL_TIM_Base_Init>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001824:	f7ff fe74 	bl	8001510 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001828:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800182c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800182e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001832:	4619      	mov	r1, r3
 8001834:	483f      	ldr	r0, [pc, #252]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001836:	f005 fbef 	bl	8007018 <HAL_TIM_ConfigClockSource>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001840:	f7ff fe66 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001844:	483b      	ldr	r0, [pc, #236]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001846:	f004 fd44 	bl	80062d2 <HAL_TIM_PWM_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001850:	f7ff fe5e 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001854:	2300      	movs	r3, #0
 8001856:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001858:	2300      	movs	r3, #0
 800185a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800185c:	2300      	movs	r3, #0
 800185e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001860:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001864:	4619      	mov	r1, r3
 8001866:	4833      	ldr	r0, [pc, #204]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001868:	f006 fbfe 	bl	8008068 <HAL_TIMEx_MasterConfigSynchronization>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001872:	f7ff fe4d 	bl	8001510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001876:	2360      	movs	r3, #96	@ 0x60
 8001878:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800187e:	2300      	movs	r3, #0
 8001880:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001882:	2300      	movs	r3, #0
 8001884:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001886:	2300      	movs	r3, #0
 8001888:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800188a:	2300      	movs	r3, #0
 800188c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800188e:	2300      	movs	r3, #0
 8001890:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001892:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001896:	2200      	movs	r2, #0
 8001898:	4619      	mov	r1, r3
 800189a:	4826      	ldr	r0, [pc, #152]	@ (8001934 <MX_TIM1_Init+0x188>)
 800189c:	f005 faa8 	bl	8006df0 <HAL_TIM_PWM_ConfigChannel>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80018a6:	f7ff fe33 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018aa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018ae:	2204      	movs	r2, #4
 80018b0:	4619      	mov	r1, r3
 80018b2:	4820      	ldr	r0, [pc, #128]	@ (8001934 <MX_TIM1_Init+0x188>)
 80018b4:	f005 fa9c 	bl	8006df0 <HAL_TIM_PWM_ConfigChannel>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80018be:	f7ff fe27 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018c2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018c6:	2208      	movs	r2, #8
 80018c8:	4619      	mov	r1, r3
 80018ca:	481a      	ldr	r0, [pc, #104]	@ (8001934 <MX_TIM1_Init+0x188>)
 80018cc:	f005 fa90 	bl	8006df0 <HAL_TIM_PWM_ConfigChannel>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80018d6:	f7ff fe1b 	bl	8001510 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018ea:	2300      	movs	r3, #0
 80018ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80018f8:	2300      	movs	r3, #0
 80018fa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018fc:	2300      	movs	r3, #0
 80018fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001900:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001904:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800190a:	2300      	movs	r3, #0
 800190c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800190e:	2300      	movs	r3, #0
 8001910:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	4619      	mov	r1, r3
 8001916:	4807      	ldr	r0, [pc, #28]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001918:	f006 fc3c 	bl	8008194 <HAL_TIMEx_ConfigBreakDeadTime>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8001922:	f7ff fdf5 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001926:	4803      	ldr	r0, [pc, #12]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001928:	f000 f9ba 	bl	8001ca0 <HAL_TIM_MspPostInit>

}
 800192c:	bf00      	nop
 800192e:	3770      	adds	r7, #112	@ 0x70
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	2000020c 	.word	0x2000020c
 8001938:	40012c00 	.word	0x40012c00

0800193c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001942:	f107 0310 	add.w	r3, r7, #16
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800195a:	4b1d      	ldr	r3, [pc, #116]	@ (80019d0 <MX_TIM2_Init+0x94>)
 800195c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001960:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001962:	4b1b      	ldr	r3, [pc, #108]	@ (80019d0 <MX_TIM2_Init+0x94>)
 8001964:	2200      	movs	r2, #0
 8001966:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001968:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <MX_TIM2_Init+0x94>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 849999;
 800196e:	4b18      	ldr	r3, [pc, #96]	@ (80019d0 <MX_TIM2_Init+0x94>)
 8001970:	4a18      	ldr	r2, [pc, #96]	@ (80019d4 <MX_TIM2_Init+0x98>)
 8001972:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001974:	4b16      	ldr	r3, [pc, #88]	@ (80019d0 <MX_TIM2_Init+0x94>)
 8001976:	2200      	movs	r2, #0
 8001978:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <MX_TIM2_Init+0x94>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001980:	4813      	ldr	r0, [pc, #76]	@ (80019d0 <MX_TIM2_Init+0x94>)
 8001982:	f004 fba7 	bl	80060d4 <HAL_TIM_Base_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800198c:	f7ff fdc0 	bl	8001510 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001990:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001994:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001996:	f107 0310 	add.w	r3, r7, #16
 800199a:	4619      	mov	r1, r3
 800199c:	480c      	ldr	r0, [pc, #48]	@ (80019d0 <MX_TIM2_Init+0x94>)
 800199e:	f005 fb3b 	bl	8007018 <HAL_TIM_ConfigClockSource>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80019a8:	f7ff fdb2 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ac:	2300      	movs	r3, #0
 80019ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	4619      	mov	r1, r3
 80019b8:	4805      	ldr	r0, [pc, #20]	@ (80019d0 <MX_TIM2_Init+0x94>)
 80019ba:	f006 fb55 	bl	8008068 <HAL_TIMEx_MasterConfigSynchronization>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80019c4:	f7ff fda4 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019c8:	bf00      	nop
 80019ca:	3720      	adds	r7, #32
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000258 	.word	0x20000258
 80019d4:	000cf84f 	.word	0x000cf84f

080019d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b090      	sub	sp, #64	@ 0x40
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019de:	f107 031c 	add.w	r3, r7, #28
 80019e2:	2224      	movs	r2, #36	@ 0x24
 80019e4:	2100      	movs	r1, #0
 80019e6:	4618      	mov	r0, r3
 80019e8:	f008 fef2 	bl	800a7d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ec:	f107 0310 	add.w	r3, r7, #16
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80019f8:	463b      	mov	r3, r7
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a04:	4b2e      	ldr	r3, [pc, #184]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a06:	4a2f      	ldr	r2, [pc, #188]	@ (8001ac4 <MX_TIM3_Init+0xec>)
 8001a08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a10:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a16:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a1e:	4b28      	ldr	r3, [pc, #160]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a24:	4b26      	ldr	r3, [pc, #152]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001a2a:	4825      	ldr	r0, [pc, #148]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a2c:	f004 fe60 	bl	80066f0 <HAL_TIM_IC_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8001a36:	f7ff fd6b 	bl	8001510 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	61fb      	str	r3, [r7, #28]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	623b      	str	r3, [r7, #32]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a42:	2301      	movs	r3, #1
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC1Filter = 0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a52:	2301      	movs	r3, #1
 8001a54:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a56:	2300      	movs	r3, #0
 8001a58:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.IC2Filter = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a5e:	f107 031c 	add.w	r3, r7, #28
 8001a62:	4619      	mov	r1, r3
 8001a64:	4816      	ldr	r0, [pc, #88]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a66:	f004 fe9a 	bl	800679e <HAL_TIM_Encoder_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001a70:	f7ff fd4e 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a74:	2300      	movs	r3, #0
 8001a76:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	4619      	mov	r1, r3
 8001a82:	480f      	ldr	r0, [pc, #60]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a84:	f006 faf0 	bl	8008068 <HAL_TIMEx_MasterConfigSynchronization>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8001a8e:	f7ff fd3f 	bl	8001510 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a92:	2300      	movs	r3, #0
 8001a94:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a96:	2301      	movs	r3, #1
 8001a98:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001aa2:	463b      	mov	r3, r7
 8001aa4:	2208      	movs	r2, #8
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001aaa:	f005 f905 	bl	8006cb8 <HAL_TIM_IC_ConfigChannel>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8001ab4:	f7ff fd2c 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ab8:	bf00      	nop
 8001aba:	3740      	adds	r7, #64	@ 0x40
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	200002a4 	.word	0x200002a4
 8001ac4:	40000400 	.word	0x40000400

08001ac8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001ad8:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001ada:	4a15      	ldr	r2, [pc, #84]	@ (8001b30 <MX_TIM7_Init+0x68>)
 8001adc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 169;
 8001ade:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001ae0:	22a9      	movs	r2, #169	@ 0xa9
 8001ae2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001aea:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001aec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001af0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001af2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001af4:	2280      	movs	r2, #128	@ 0x80
 8001af6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001af8:	480c      	ldr	r0, [pc, #48]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001afa:	f004 faeb 	bl	80060d4 <HAL_TIM_Base_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001b04:	f7ff fd04 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	4619      	mov	r1, r3
 8001b14:	4805      	ldr	r0, [pc, #20]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001b16:	f006 faa7 	bl	8008068 <HAL_TIMEx_MasterConfigSynchronization>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001b20:	f7ff fcf6 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001b24:	bf00      	nop
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200002f0 	.word	0x200002f0
 8001b30:	40001400 	.word	0x40001400

08001b34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a23      	ldr	r2, [pc, #140]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x9c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d10c      	bne.n	8001b60 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b46:	4b23      	ldr	r3, [pc, #140]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b4a:	4a22      	ldr	r2, [pc, #136]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b4c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b50:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b52:	4b20      	ldr	r3, [pc, #128]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001b5e:	e032      	b.n	8001bc6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b68:	d114      	bne.n	8001b94 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6e:	4a19      	ldr	r2, [pc, #100]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b76:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	201c      	movs	r0, #28
 8001b88:	f002 fd10 	bl	80045ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b8c:	201c      	movs	r0, #28
 8001b8e:	f002 fd27 	bl	80045e0 <HAL_NVIC_EnableIRQ>
}
 8001b92:	e018      	b.n	8001bc6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd8 <HAL_TIM_Base_MspInit+0xa4>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d113      	bne.n	8001bc6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001ba4:	f043 0320 	orr.w	r3, r3, #32
 8001ba8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bae:	f003 0320 	and.w	r3, r3, #32
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2100      	movs	r1, #0
 8001bba:	2037      	movs	r0, #55	@ 0x37
 8001bbc:	f002 fcf6 	bl	80045ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8001bc0:	2037      	movs	r0, #55	@ 0x37
 8001bc2:	f002 fd0d 	bl	80045e0 <HAL_NVIC_EnableIRQ>
}
 8001bc6:	bf00      	nop
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40012c00 	.word	0x40012c00
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40001400 	.word	0x40001400

08001bdc <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a26      	ldr	r2, [pc, #152]	@ (8001c94 <HAL_TIM_IC_MspInit+0xb8>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d145      	bne.n	8001c8a <HAL_TIM_IC_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bfe:	4b26      	ldr	r3, [pc, #152]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	4a25      	ldr	r2, [pc, #148]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c0a:	4b23      	ldr	r3, [pc, #140]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	613b      	str	r3, [r7, #16]
 8001c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c16:	4b20      	ldr	r3, [pc, #128]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c22:	4b1d      	ldr	r3, [pc, #116]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	4a19      	ldr	r2, [pc, #100]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c34:	f043 0304 	orr.w	r3, r3, #4
 8001c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3a:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	f003 0304 	and.w	r3, r3, #4
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001c46:	2350      	movs	r3, #80	@ 0x50
 8001c48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c52:	2300      	movs	r3, #0
 8001c54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c56:	2302      	movs	r3, #2
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c64:	f002 fffc 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7e:	f107 0314 	add.w	r3, r7, #20
 8001c82:	4619      	mov	r1, r3
 8001c84:	4805      	ldr	r0, [pc, #20]	@ (8001c9c <HAL_TIM_IC_MspInit+0xc0>)
 8001c86:	f002 ffeb 	bl	8004c60 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001c8a:	bf00      	nop
 8001c8c:	3728      	adds	r7, #40	@ 0x28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40000400 	.word	0x40000400
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	48000800 	.word	0x48000800

08001ca0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08a      	sub	sp, #40	@ 0x28
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 0314 	add.w	r3, r7, #20
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a29      	ldr	r2, [pc, #164]	@ (8001d64 <HAL_TIM_MspPostInit+0xc4>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d14b      	bne.n	8001d5a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc2:	4b29      	ldr	r3, [pc, #164]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc6:	4a28      	ldr	r2, [pc, #160]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001cc8:	f043 0302 	orr.w	r3, r3, #2
 8001ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cce:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cde:	4a22      	ldr	r2, [pc, #136]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ce6:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001cf2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d00:	2300      	movs	r3, #0
 8001d02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d04:	2306      	movs	r3, #6
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4817      	ldr	r0, [pc, #92]	@ (8001d6c <HAL_TIM_MspPostInit+0xcc>)
 8001d10:	f002 ffa6 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001d14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d22:	2300      	movs	r3, #0
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001d26:	2304      	movs	r3, #4
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4619      	mov	r1, r3
 8001d30:	480e      	ldr	r0, [pc, #56]	@ (8001d6c <HAL_TIM_MspPostInit+0xcc>)
 8001d32:	f002 ff95 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001d36:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d48:	2306      	movs	r3, #6
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	4619      	mov	r1, r3
 8001d52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d56:	f002 ff83 	bl	8004c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d5a:	bf00      	nop
 8001d5c:	3728      	adds	r7, #40	@ 0x28
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40012c00 	.word	0x40012c00
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	48000400 	.word	0x48000400

08001d70 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d74:	4b22      	ldr	r3, [pc, #136]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d76:	4a23      	ldr	r2, [pc, #140]	@ (8001e04 <MX_USART2_UART_Init+0x94>)
 8001d78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d7a:	4b21      	ldr	r3, [pc, #132]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d82:	4b1f      	ldr	r3, [pc, #124]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d88:	4b1d      	ldr	r3, [pc, #116]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d94:	4b1a      	ldr	r3, [pc, #104]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d96:	220c      	movs	r2, #12
 8001d98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d9a:	4b19      	ldr	r3, [pc, #100]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da0:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001da6:	4b16      	ldr	r3, [pc, #88]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dac:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001db2:	4b13      	ldr	r3, [pc, #76]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001db8:	4811      	ldr	r0, [pc, #68]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dba:	f006 fb00 	bl	80083be <HAL_UART_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001dc4:	f7ff fba4 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dc8:	2100      	movs	r1, #0
 8001dca:	480d      	ldr	r0, [pc, #52]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dcc:	f008 fb77 	bl	800a4be <HAL_UARTEx_SetTxFifoThreshold>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001dd6:	f7ff fb9b 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dda:	2100      	movs	r1, #0
 8001ddc:	4808      	ldr	r0, [pc, #32]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dde:	f008 fbac 	bl	800a53a <HAL_UARTEx_SetRxFifoThreshold>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001de8:	f7ff fb92 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001dec:	4804      	ldr	r0, [pc, #16]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dee:	f008 fb2d 	bl	800a44c <HAL_UARTEx_DisableFifoMode>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001df8:	f7ff fb8a 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	2000033c 	.word	0x2000033c
 8001e04:	40004400 	.word	0x40004400

08001e08 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e0c:	4b22      	ldr	r3, [pc, #136]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e0e:	4a23      	ldr	r2, [pc, #140]	@ (8001e9c <MX_USART3_UART_Init+0x94>)
 8001e10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e12:	4b21      	ldr	r3, [pc, #132]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b1d      	ldr	r3, [pc, #116]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e38:	4b17      	ldr	r3, [pc, #92]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e3e:	4b16      	ldr	r3, [pc, #88]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e44:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e4a:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e50:	4811      	ldr	r0, [pc, #68]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e52:	f006 fab4 	bl	80083be <HAL_UART_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001e5c:	f7ff fb58 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e60:	2100      	movs	r1, #0
 8001e62:	480d      	ldr	r0, [pc, #52]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e64:	f008 fb2b 	bl	800a4be <HAL_UARTEx_SetTxFifoThreshold>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001e6e:	f7ff fb4f 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e72:	2100      	movs	r1, #0
 8001e74:	4808      	ldr	r0, [pc, #32]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e76:	f008 fb60 	bl	800a53a <HAL_UARTEx_SetRxFifoThreshold>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001e80:	f7ff fb46 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e84:	4804      	ldr	r0, [pc, #16]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e86:	f008 fae1 	bl	800a44c <HAL_UARTEx_DisableFifoMode>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001e90:	f7ff fb3e 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e94:	bf00      	nop
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	200003d0 	.word	0x200003d0
 8001e9c:	40004800 	.word	0x40004800

08001ea0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b0a0      	sub	sp, #128	@ 0x80
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb8:	f107 0318 	add.w	r3, r7, #24
 8001ebc:	2254      	movs	r2, #84	@ 0x54
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f008 fc85 	bl	800a7d0 <memset>
  if(uartHandle->Instance==USART2)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a41      	ldr	r2, [pc, #260]	@ (8001fd0 <HAL_UART_MspInit+0x130>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d13f      	bne.n	8001f50 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed8:	f107 0318 	add.w	r3, r7, #24
 8001edc:	4618      	mov	r0, r3
 8001ede:	f003 feab 	bl	8005c38 <HAL_RCCEx_PeriphCLKConfig>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ee8:	f7ff fb12 	bl	8001510 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eec:	4b39      	ldr	r3, [pc, #228]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef0:	4a38      	ldr	r2, [pc, #224]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ef8:	4b36      	ldr	r3, [pc, #216]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f00:	617b      	str	r3, [r7, #20]
 8001f02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b33      	ldr	r3, [pc, #204]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f08:	4a32      	ldr	r2, [pc, #200]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f10:	4b30      	ldr	r3, [pc, #192]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f1c:	230c      	movs	r3, #12
 8001f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f20:	2302      	movs	r3, #2
 8001f22:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f2c:	2307      	movs	r3, #7
 8001f2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f30:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f34:	4619      	mov	r1, r3
 8001f36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f3a:	f002 fe91 	bl	8004c60 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2100      	movs	r1, #0
 8001f42:	2026      	movs	r0, #38	@ 0x26
 8001f44:	f002 fb32 	bl	80045ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f48:	2026      	movs	r0, #38	@ 0x26
 8001f4a:	f002 fb49 	bl	80045e0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001f4e:	e03b      	b.n	8001fc8 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a20      	ldr	r2, [pc, #128]	@ (8001fd8 <HAL_UART_MspInit+0x138>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d136      	bne.n	8001fc8 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f62:	f107 0318 	add.w	r3, r7, #24
 8001f66:	4618      	mov	r0, r3
 8001f68:	f003 fe66 	bl	8005c38 <HAL_RCCEx_PeriphCLKConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001f72:	f7ff facd 	bl	8001510 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f76:	4b17      	ldr	r3, [pc, #92]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7a:	4a16      	ldr	r2, [pc, #88]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f82:	4b14      	ldr	r3, [pc, #80]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8e:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f92:	4a10      	ldr	r2, [pc, #64]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001fa6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001faa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fb8:	2307      	movs	r3, #7
 8001fba:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4806      	ldr	r0, [pc, #24]	@ (8001fdc <HAL_UART_MspInit+0x13c>)
 8001fc4:	f002 fe4c 	bl	8004c60 <HAL_GPIO_Init>
}
 8001fc8:	bf00      	nop
 8001fca:	3780      	adds	r7, #128	@ 0x80
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40004400 	.word	0x40004400
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40004800 	.word	0x40004800
 8001fdc:	48000800 	.word	0x48000800

08001fe0 <asserv_init>:
uint32_t current_meas[NB_PHASE];

float duty_cycle_goal;
float duty_cycle_current = DUTY_CYCLE_STOP;

void asserv_init() {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	// Current measure
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001fe4:	217f      	movs	r1, #127	@ 0x7f
 8001fe6:	4806      	ldr	r0, [pc, #24]	@ (8002000 <asserv_init+0x20>)
 8001fe8:	f002 f8be 	bl	8004168 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, current_meas, NB_PHASE);
 8001fec:	2202      	movs	r2, #2
 8001fee:	4905      	ldr	r1, [pc, #20]	@ (8002004 <asserv_init+0x24>)
 8001ff0:	4803      	ldr	r0, [pc, #12]	@ (8002000 <asserv_init+0x20>)
 8001ff2:	f001 f9ab 	bl	800334c <HAL_ADC_Start_DMA>
	//HAL_TIM_Base_Start(&htim1);

	// Start TIM2_IT to asserv speed
	HAL_TIM_Base_Start_IT(&htim2);
 8001ff6:	4804      	ldr	r0, [pc, #16]	@ (8002008 <asserv_init+0x28>)
 8001ff8:	f004 f8c4 	bl	8006184 <HAL_TIM_Base_Start_IT>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	2000007c 	.word	0x2000007c
 8002004:	20000468 	.word	0x20000468
 8002008:	20000258 	.word	0x20000258
 800200c:	00000000 	.word	0x00000000

08002010 <correcteur>:

void correcteur(float k, float ki, float input, float* oldValue) {
 8002010:	b5b0      	push	{r4, r5, r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0
 8002016:	ed87 0a03 	vstr	s0, [r7, #12]
 800201a:	edc7 0a02 	vstr	s1, [r7, #8]
 800201e:	ed87 1a01 	vstr	s2, [r7, #4]
 8002022:	6038      	str	r0, [r7, #0]
	float b0 = k + ki * T_MEAS_SPEED;
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f7fe fbe9 	bl	80007fc <__aeabi_f2d>
 800202a:	4604      	mov	r4, r0
 800202c:	460d      	mov	r5, r1
 800202e:	68b8      	ldr	r0, [r7, #8]
 8002030:	f7fe fbe4 	bl	80007fc <__aeabi_f2d>
 8002034:	a323      	add	r3, pc, #140	@ (adr r3, 80020c4 <correcteur+0xb4>)
 8002036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203a:	f7fe f951 	bl	80002e0 <__aeabi_dmul>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	4620      	mov	r0, r4
 8002044:	4629      	mov	r1, r5
 8002046:	f7fe fa7b 	bl	8000540 <__adddf3>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	4610      	mov	r0, r2
 8002050:	4619      	mov	r1, r3
 8002052:	f7fe fcb3 	bl	80009bc <__aeabi_d2f>
 8002056:	4603      	mov	r3, r0
 8002058:	61fb      	str	r3, [r7, #28]
	float b1 = -k;
 800205a:	edd7 7a03 	vldr	s15, [r7, #12]
 800205e:	eef1 7a67 	vneg.f32	s15, s15
 8002062:	edc7 7a06 	vstr	s15, [r7, #24]
	float a0 = 1;
 8002066:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800206a:	617b      	str	r3, [r7, #20]
	float a1 = -1;
 800206c:	4b14      	ldr	r3, [pc, #80]	@ (80020c0 <correcteur+0xb0>)
 800206e:	613b      	str	r3, [r7, #16]

	oldValue[1] = - a1 * oldValue[1] + b0 * input + b1 * oldValue[0];
 8002070:	edd7 7a04 	vldr	s15, [r7, #16]
 8002074:	eeb1 7a67 	vneg.f32	s14, s15
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	3304      	adds	r3, #4
 800207c:	edd3 7a00 	vldr	s15, [r3]
 8002080:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002084:	edd7 6a07 	vldr	s13, [r7, #28]
 8002088:	edd7 7a01 	vldr	s15, [r7, #4]
 800208c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002090:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	edd3 6a00 	vldr	s13, [r3]
 800209a:	edd7 7a06 	vldr	s15, [r7, #24]
 800209e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	3304      	adds	r3, #4
 80020a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020aa:	edc3 7a00 	vstr	s15, [r3]
	oldValue[0] = input;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	601a      	str	r2, [r3, #0]
}
 80020b4:	bf00      	nop
 80020b6:	3720      	adds	r7, #32
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bdb0      	pop	{r4, r5, r7, pc}
 80020bc:	f3af 8000 	nop.w
 80020c0:	bf800000 	.word	0xbf800000
 80020c4:	47ae147b 	.word	0x47ae147b
 80020c8:	3f747ae1 	.word	0x3f747ae1

080020cc <asserv_speed>:

void asserv_speed() {
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
	timer_it_asserv_speed = 1;
 80020d0:	4b03      	ldr	r3, [pc, #12]	@ (80020e0 <asserv_speed+0x14>)
 80020d2:	2201      	movs	r2, #1
 80020d4:	701a      	strb	r2, [r3, #0]
}
 80020d6:	bf00      	nop
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	20000464 	.word	0x20000464

080020e4 <asserv_current>:

void asserv_current() {
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
	timer_it_asserv_current = 1;
 80020e8:	4b03      	ldr	r3, [pc, #12]	@ (80020f8 <asserv_current+0x14>)
 80020ea:	2201      	movs	r2, #1
 80020ec:	701a      	strb	r2, [r3, #0]
}
 80020ee:	bf00      	nop
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	20000465 	.word	0x20000465

080020fc <asserv_loop>:

void asserv_loop() {
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
	static float temp_speed[2], temp_current[2]; // temp = oldValue
	// speed_consigne = temp_speed[1]

	if (timer_it_asserv_speed == 1) { // Asserv tension
 8002102:	4b26      	ldr	r3, [pc, #152]	@ (800219c <asserv_loop+0xa0>)
 8002104:	f993 3000 	ldrsb.w	r3, [r3]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d11b      	bne.n	8002144 <asserv_loop+0x48>
		unsigned int cnt = htim3.Instance->CNT; // Get encoder count
 800210c:	4b24      	ldr	r3, [pc, #144]	@ (80021a0 <asserv_loop+0xa4>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002112:	607b      	str	r3, [r7, #4]
		htim3.Instance->CNT = 0; // reset count
 8002114:	4b22      	ldr	r3, [pc, #136]	@ (80021a0 <asserv_loop+0xa4>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2200      	movs	r2, #0
 800211a:	625a      	str	r2, [r3, #36]	@ 0x24
		correcteur(K_SPEED, KI_SPEED, (float) cnt, temp_speed); // output = temp_...[1]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	ee07 3a90 	vmov	s15, r3
 8002122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002126:	481f      	ldr	r0, [pc, #124]	@ (80021a4 <asserv_loop+0xa8>)
 8002128:	eeb0 1a67 	vmov.f32	s2, s15
 800212c:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80021a8 <asserv_loop+0xac>
 8002130:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 80021ac <asserv_loop+0xb0>
 8002134:	f7ff ff6c 	bl	8002010 <correcteur>
		//setValue(output);
		timer_it_asserv_speed = 0;
 8002138:	4b18      	ldr	r3, [pc, #96]	@ (800219c <asserv_loop+0xa0>)
 800213a:	2200      	movs	r2, #0
 800213c:	701a      	strb	r2, [r3, #0]
		timer_it_asserv_current = 1; // Force current asserv after tension asserv
 800213e:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <asserv_loop+0xb4>)
 8002140:	2201      	movs	r2, #1
 8002142:	701a      	strb	r2, [r3, #0]
	}
	if (timer_it_asserv_current == 1) { // asserv current
 8002144:	4b1a      	ldr	r3, [pc, #104]	@ (80021b0 <asserv_loop+0xb4>)
 8002146:	f993 3000 	ldrsb.w	r3, [r3]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d122      	bne.n	8002194 <asserv_loop+0x98>
		float input_current = temp_speed[1] - (current_meas[0] + current_meas[1]);
 800214e:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <asserv_loop+0xa8>)
 8002150:	ed93 7a01 	vldr	s14, [r3, #4]
 8002154:	4b17      	ldr	r3, [pc, #92]	@ (80021b4 <asserv_loop+0xb8>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <asserv_loop+0xb8>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	4413      	add	r3, r2
 800215e:	ee07 3a90 	vmov	s15, r3
 8002162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002166:	ee77 7a67 	vsub.f32	s15, s14, s15
 800216a:	edc7 7a00 	vstr	s15, [r7]
		correcteur(K_CURRENT, KI_CURRENT, input_current, temp_current); // output = temp_...[1]
 800216e:	4812      	ldr	r0, [pc, #72]	@ (80021b8 <asserv_loop+0xbc>)
 8002170:	ed97 1a00 	vldr	s2, [r7]
 8002174:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 80021a8 <asserv_loop+0xac>
 8002178:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 80021ac <asserv_loop+0xb0>
 800217c:	f7ff ff48 	bl	8002010 <correcteur>
		motor_set_duty_cycle(temp_current[1]);
 8002180:	4b0d      	ldr	r3, [pc, #52]	@ (80021b8 <asserv_loop+0xbc>)
 8002182:	edd3 7a01 	vldr	s15, [r3, #4]
 8002186:	eeb0 0a67 	vmov.f32	s0, s15
 800218a:	f000 f817 	bl	80021bc <motor_set_duty_cycle>
		timer_it_asserv_current = 0;
 800218e:	4b08      	ldr	r3, [pc, #32]	@ (80021b0 <asserv_loop+0xb4>)
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]
	}
}
 8002194:	bf00      	nop
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000464 	.word	0x20000464
 80021a0:	200002a4 	.word	0x200002a4
 80021a4:	20000474 	.word	0x20000474
 80021a8:	3d75c28f 	.word	0x3d75c28f
 80021ac:	3e19999a 	.word	0x3e19999a
 80021b0:	20000465 	.word	0x20000465
 80021b4:	20000468 	.word	0x20000468
 80021b8:	2000047c 	.word	0x2000047c

080021bc <motor_set_duty_cycle>:

void motor_set_duty_cycle(float duty_cycle) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	ed87 0a01 	vstr	s0, [r7, #4]
	duty_cycle_goal = duty_cycle;
 80021c6:	4a05      	ldr	r2, [pc, #20]	@ (80021dc <motor_set_duty_cycle+0x20>)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6013      	str	r3, [r2, #0]
	//HAL_ADC_Start(&hadc1); // Lance une conversion du courant
	HAL_TIM_Base_Start_IT(&htim7);
 80021cc:	4804      	ldr	r0, [pc, #16]	@ (80021e0 <motor_set_duty_cycle+0x24>)
 80021ce:	f003 ffd9 	bl	8006184 <HAL_TIM_Base_Start_IT>
}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000470 	.word	0x20000470
 80021e0:	200002f0 	.word	0x200002f0
 80021e4:	00000000 	.word	0x00000000

080021e8 <asserv_duty_cycle>:

void asserv_duty_cycle(void) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
	//uint32_t Iadc = HAL_ADC_GetValue(&hadc1); // Lit le courant

	//static float duty_cycle_current = DUTY_CYCLE_INITIAL;
	float delta = duty_cycle_goal - duty_cycle_current;
 80021ee:	4b32      	ldr	r3, [pc, #200]	@ (80022b8 <asserv_duty_cycle+0xd0>)
 80021f0:	ed93 7a00 	vldr	s14, [r3]
 80021f4:	4b31      	ldr	r3, [pc, #196]	@ (80022bc <asserv_duty_cycle+0xd4>)
 80021f6:	edd3 7a00 	vldr	s15, [r3]
 80021fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021fe:	edc7 7a03 	vstr	s15, [r7, #12]
	// Saturation
	if (delta > ALPHA_DUTY_CYCLE) {
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f7fe fafa 	bl	80007fc <__aeabi_f2d>
 8002208:	a327      	add	r3, pc, #156	@ (adr r3, 80022a8 <asserv_duty_cycle+0xc0>)
 800220a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220e:	f7fe fbcb 	bl	80009a8 <__aeabi_dcmpgt>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d002      	beq.n	800221e <asserv_duty_cycle+0x36>
		delta = ALPHA_DUTY_CYCLE;
 8002218:	4b29      	ldr	r3, [pc, #164]	@ (80022c0 <asserv_duty_cycle+0xd8>)
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	e010      	b.n	8002240 <asserv_duty_cycle+0x58>
	} else if (delta < -ALPHA_DUTY_CYCLE) {
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	f7fe faec 	bl	80007fc <__aeabi_f2d>
 8002224:	a322      	add	r3, pc, #136	@ (adr r3, 80022b0 <asserv_duty_cycle+0xc8>)
 8002226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800222a:	f7fe fb9f 	bl	800096c <__aeabi_dcmplt>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d002      	beq.n	800223a <asserv_duty_cycle+0x52>
		delta = -ALPHA_DUTY_CYCLE;
 8002234:	4b23      	ldr	r3, [pc, #140]	@ (80022c4 <asserv_duty_cycle+0xdc>)
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	e002      	b.n	8002240 <asserv_duty_cycle+0x58>
	} else {
		// Stop asservissement
		HAL_TIM_Base_Stop_IT(&htim7);
 800223a:	4823      	ldr	r0, [pc, #140]	@ (80022c8 <asserv_duty_cycle+0xe0>)
 800223c:	f004 f81a 	bl	8006274 <HAL_TIM_Base_Stop_IT>
	}
	duty_cycle_current += delta;/*
 8002240:	4b1e      	ldr	r3, [pc, #120]	@ (80022bc <asserv_duty_cycle+0xd4>)
 8002242:	ed93 7a00 	vldr	s14, [r3]
 8002246:	edd7 7a03 	vldr	s15, [r7, #12]
 800224a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800224e:	4b1b      	ldr	r3, [pc, #108]	@ (80022bc <asserv_duty_cycle+0xd4>)
 8002250:	edc3 7a00 	vstr	s15, [r3]
	if (duty_cycle_goal > duty_cycle_current) {
		duty_cycle_current += ALPHA_DUTY_CYCLE;
	} else {
		duty_cycle_current -= ALPHA_DUTY_CYCLE;
	}*/
	int ccr1 = ARR * duty_cycle_current;
 8002254:	4b19      	ldr	r3, [pc, #100]	@ (80022bc <asserv_duty_cycle+0xd4>)
 8002256:	edd3 7a00 	vldr	s15, [r3]
 800225a:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80022cc <asserv_duty_cycle+0xe4>
 800225e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002262:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002266:	ee17 3a90 	vmov	r3, s15
 800226a:	60bb      	str	r3, [r7, #8]
	int ccr2 = ARR * (1 - duty_cycle_current);
 800226c:	4b13      	ldr	r3, [pc, #76]	@ (80022bc <asserv_duty_cycle+0xd4>)
 800226e:	edd3 7a00 	vldr	s15, [r3]
 8002272:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002276:	ee77 7a67 	vsub.f32	s15, s14, s15
 800227a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80022cc <asserv_duty_cycle+0xe4>
 800227e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002282:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002286:	ee17 3a90 	vmov	r3, s15
 800228a:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr1);
 800228c:	4b10      	ldr	r3, [pc, #64]	@ (80022d0 <asserv_duty_cycle+0xe8>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr2);
 8002294:	4b0e      	ldr	r3, [pc, #56]	@ (80022d0 <asserv_duty_cycle+0xe8>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	639a      	str	r2, [r3, #56]	@ 0x38

	//HAL_ADC_Start(&hadc1); // Lance une conversion du courant
}
 800229c:	bf00      	nop
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	f3af 8000 	nop.w
 80022a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80022ac:	3f50624d 	.word	0x3f50624d
 80022b0:	d2f1a9fc 	.word	0xd2f1a9fc
 80022b4:	bf50624d 	.word	0xbf50624d
 80022b8:	20000470 	.word	0x20000470
 80022bc:	20000004 	.word	0x20000004
 80022c0:	3a83126f 	.word	0x3a83126f
 80022c4:	ba83126f 	.word	0xba83126f
 80022c8:	200002f0 	.word	0x200002f0
 80022cc:	4604d000 	.word	0x4604d000
 80022d0:	2000020c 	.word	0x2000020c

080022d4 <motor_init>:
	int ccr2 = ARR * (1 - duty_cycle_current);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr1);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr2);
}*/

void motor_init(void) {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Init(&htim1);
 80022d8:	4804      	ldr	r0, [pc, #16]	@ (80022ec <motor_init+0x18>)
 80022da:	f003 fffa 	bl	80062d2 <HAL_TIM_PWM_Init>
	HAL_TIMEx_ConfigDeadTime(&htim1, DEAD_TIME_NS);
 80022de:	2127      	movs	r1, #39	@ 0x27
 80022e0:	4802      	ldr	r0, [pc, #8]	@ (80022ec <motor_init+0x18>)
 80022e2:	f005 ffeb 	bl	80082bc <HAL_TIMEx_ConfigDeadTime>
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	2000020c 	.word	0x2000020c

080022f0 <motor_start>:

void motor_start() {
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80022f4:	2100      	movs	r1, #0
 80022f6:	480a      	ldr	r0, [pc, #40]	@ (8002320 <motor_start+0x30>)
 80022f8:	f004 f84c 	bl	8006394 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80022fc:	2100      	movs	r1, #0
 80022fe:	4808      	ldr	r0, [pc, #32]	@ (8002320 <motor_start+0x30>)
 8002300:	f005 fd92 	bl	8007e28 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002304:	2104      	movs	r1, #4
 8002306:	4806      	ldr	r0, [pc, #24]	@ (8002320 <motor_start+0x30>)
 8002308:	f004 f844 	bl	8006394 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800230c:	2104      	movs	r1, #4
 800230e:	4804      	ldr	r0, [pc, #16]	@ (8002320 <motor_start+0x30>)
 8002310:	f005 fd8a 	bl	8007e28 <HAL_TIMEx_PWMN_Start>
	motor_set_duty_cycle(DUTY_CYCLE_INITIAL);
 8002314:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8002318:	f7ff ff50 	bl	80021bc <motor_set_duty_cycle>
}
 800231c:	bf00      	nop
 800231e:	bd80      	pop	{r7, pc}
 8002320:	2000020c 	.word	0x2000020c

08002324 <motor_stop>:

void motor_stop() {
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8002328:	2100      	movs	r1, #0
 800232a:	4808      	ldr	r0, [pc, #32]	@ (800234c <motor_stop+0x28>)
 800232c:	f004 f944 	bl	80065b8 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8002330:	2100      	movs	r1, #0
 8002332:	4806      	ldr	r0, [pc, #24]	@ (800234c <motor_stop+0x28>)
 8002334:	f005 fe3a 	bl	8007fac <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002338:	2104      	movs	r1, #4
 800233a:	4804      	ldr	r0, [pc, #16]	@ (800234c <motor_stop+0x28>)
 800233c:	f004 f93c 	bl	80065b8 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8002340:	2104      	movs	r1, #4
 8002342:	4802      	ldr	r0, [pc, #8]	@ (800234c <motor_stop+0x28>)
 8002344:	f005 fe32 	bl	8007fac <HAL_TIMEx_PWMN_Stop>
}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}
 800234c:	2000020c 	.word	0x2000020c

08002350 <set_speed>:

void set_speed(int speed) {
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	if (speed > MAX_SPEED) {
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800235e:	dd02      	ble.n	8002366 <set_speed+0x16>
		speed = MAX_SPEED;
 8002360:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002364:	607b      	str	r3, [r7, #4]
	}
	float duty_cycle = (float) speed / MAX_SPEED;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	ee07 3a90 	vmov	s15, r3
 800236c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002370:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800238c <set_speed+0x3c>
 8002374:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002378:	edc7 7a03 	vstr	s15, [r7, #12]
	//duty_cycle = DUTY_CYCLE_STOP + ((duty_cycle / MAX_SPEED) * DUTY_CYCLE_RANGE);
	motor_set_duty_cycle(duty_cycle);
 800237c:	ed97 0a03 	vldr	s0, [r7, #12]
 8002380:	f7ff ff1c 	bl	80021bc <motor_set_duty_cycle>
}
 8002384:	bf00      	nop
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	447a0000 	.word	0x447a0000

08002390 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 8002394:	4b04      	ldr	r3, [pc, #16]	@ (80023a8 <led_init+0x18>)
 8002396:	4a05      	ldr	r2, [pc, #20]	@ (80023ac <led_init+0x1c>)
 8002398:	4905      	ldr	r1, [pc, #20]	@ (80023b0 <led_init+0x20>)
 800239a:	4806      	ldr	r0, [pc, #24]	@ (80023b4 <led_init+0x24>)
 800239c:	f000 fa44 	bl	8002828 <shell_add>
 80023a0:	4603      	mov	r3, r0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	0800b0e4 	.word	0x0800b0e4
 80023ac:	080023b9 	.word	0x080023b9
 80023b0:	0800b0f0 	.word	0x0800b0f0
 80023b4:	20000484 	.word	0x20000484

080023b8 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d014      	beq.n	80023f4 <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80023d0:	4a4b      	ldr	r2, [pc, #300]	@ (8002500 <led_control+0x148>)
 80023d2:	2140      	movs	r1, #64	@ 0x40
 80023d4:	4618      	mov	r0, r3
 80023d6:	f008 f9c5 	bl	800a764 <sniprintf>
 80023da:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80023e8:	6979      	ldr	r1, [r7, #20]
 80023ea:	b289      	uxth	r1, r1
 80023ec:	4610      	mov	r0, r2
 80023ee:	4798      	blx	r3
		return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e081      	b.n	80024f8 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3304      	adds	r3, #4
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4942      	ldr	r1, [pc, #264]	@ (8002504 <led_control+0x14c>)
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7fd ff0f 	bl	8000220 <strcmp>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d11a      	bne.n	800243e <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8002408:	2201      	movs	r2, #1
 800240a:	2120      	movs	r1, #32
 800240c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002410:	f002 fda8 	bl	8004f64 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800241a:	4a3b      	ldr	r2, [pc, #236]	@ (8002508 <led_control+0x150>)
 800241c:	2140      	movs	r1, #64	@ 0x40
 800241e:	4618      	mov	r0, r3
 8002420:	f008 f9a0 	bl	800a764 <sniprintf>
 8002424:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002432:	6979      	ldr	r1, [r7, #20]
 8002434:	b289      	uxth	r1, r1
 8002436:	4610      	mov	r0, r2
 8002438:	4798      	blx	r3
		return HAL_OK;
 800243a:	2300      	movs	r3, #0
 800243c:	e05c      	b.n	80024f8 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3304      	adds	r3, #4
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4931      	ldr	r1, [pc, #196]	@ (800250c <led_control+0x154>)
 8002446:	4618      	mov	r0, r3
 8002448:	f7fd feea 	bl	8000220 <strcmp>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d11a      	bne.n	8002488 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 8002452:	2200      	movs	r2, #0
 8002454:	2120      	movs	r1, #32
 8002456:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800245a:	f002 fd83 	bl	8004f64 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002464:	4a2a      	ldr	r2, [pc, #168]	@ (8002510 <led_control+0x158>)
 8002466:	2140      	movs	r1, #64	@ 0x40
 8002468:	4618      	mov	r0, r3
 800246a:	f008 f97b 	bl	800a764 <sniprintf>
 800246e:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800247c:	6979      	ldr	r1, [r7, #20]
 800247e:	b289      	uxth	r1, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4798      	blx	r3
		return HAL_OK;
 8002484:	2300      	movs	r3, #0
 8002486:	e037      	b.n	80024f8 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3304      	adds	r3, #4
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4921      	ldr	r1, [pc, #132]	@ (8002514 <led_control+0x15c>)
 8002490:	4618      	mov	r0, r3
 8002492:	f7fd fec5 	bl	8000220 <strcmp>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d119      	bne.n	80024d0 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 800249c:	2120      	movs	r1, #32
 800249e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024a2:	f002 fd77 	bl	8004f94 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80024ac:	4a1a      	ldr	r2, [pc, #104]	@ (8002518 <led_control+0x160>)
 80024ae:	2140      	movs	r1, #64	@ 0x40
 80024b0:	4618      	mov	r0, r3
 80024b2:	f008 f957 	bl	800a764 <sniprintf>
 80024b6:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80024c4:	6979      	ldr	r1, [r7, #20]
 80024c6:	b289      	uxth	r1, r1
 80024c8:	4610      	mov	r0, r2
 80024ca:	4798      	blx	r3
		return HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	e013      	b.n	80024f8 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80024d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002500 <led_control+0x148>)
 80024d8:	2140      	movs	r1, #64	@ 0x40
 80024da:	4618      	mov	r0, r3
 80024dc:	f008 f942 	bl	800a764 <sniprintf>
 80024e0:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80024ee:	6979      	ldr	r1, [r7, #20]
 80024f0:	b289      	uxth	r1, r1
 80024f2:	4610      	mov	r0, r2
 80024f4:	4798      	blx	r3
	return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3718      	adds	r7, #24
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	0800b0f4 	.word	0x0800b0f4
 8002504:	0800b11c 	.word	0x0800b11c
 8002508:	0800b120 	.word	0x0800b120
 800250c:	0800b12c 	.word	0x0800b12c
 8002510:	0800b130 	.word	0x0800b130
 8002514:	0800b13c 	.word	0x0800b13c
 8002518:	0800b144 	.word	0x0800b144

0800251c <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	2b60      	cmp	r3, #96	@ 0x60
 800252a:	d902      	bls.n	8002532 <is_character_valid+0x16>
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	2b7a      	cmp	r3, #122	@ 0x7a
 8002530:	d911      	bls.n	8002556 <is_character_valid+0x3a>
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	2b40      	cmp	r3, #64	@ 0x40
 8002536:	d902      	bls.n	800253e <is_character_valid+0x22>
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	2b5a      	cmp	r3, #90	@ 0x5a
 800253c:	d90b      	bls.n	8002556 <is_character_valid+0x3a>
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	2b2f      	cmp	r3, #47	@ 0x2f
 8002542:	d902      	bls.n	800254a <is_character_valid+0x2e>
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	2b39      	cmp	r3, #57	@ 0x39
 8002548:	d905      	bls.n	8002556 <is_character_valid+0x3a>
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	2b20      	cmp	r3, #32
 800254e:	d002      	beq.n	8002556 <is_character_valid+0x3a>
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	2b3d      	cmp	r3, #61	@ 0x3d
 8002554:	d101      	bne.n	800255a <is_character_valid+0x3e>
 8002556:	2301      	movs	r3, #1
 8002558:	e000      	b.n	800255c <is_character_valid+0x40>
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <is_string_valid>:

static int is_string_valid(char* str)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8002570:	2300      	movs	r3, #0
 8002572:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8002574:	e018      	b.n	80025a8 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	4413      	add	r3, r2
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff ffcc 	bl	800251c <is_character_valid>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10b      	bne.n	80025a2 <is_string_valid+0x3a>
			if(reading_head == 0){
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d101      	bne.n	8002594 <is_string_valid+0x2c>
				return 0;
 8002590:	2300      	movs	r3, #0
 8002592:	e010      	b.n	80025b6 <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	4413      	add	r3, r2
 800259a:	2200      	movs	r2, #0
 800259c:	701a      	strb	r2, [r3, #0]
				return 1;
 800259e:	2301      	movs	r3, #1
 80025a0:	e009      	b.n	80025b6 <is_string_valid+0x4e>
			}
		}
		reading_head++;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	3301      	adds	r3, #1
 80025a6:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1e0      	bne.n	8002576 <is_string_valid+0xe>
	}
	return 1;
 80025b4:	2301      	movs	r3, #1
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
	...

080025c0 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 80025c0:	b590      	push	{r4, r7, lr}
 80025c2:	b089      	sub	sp, #36	@ 0x24
 80025c4:	af02      	add	r7, sp, #8
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80025d2:	4a2c      	ldr	r2, [pc, #176]	@ (8002684 <sh_help+0xc4>)
 80025d4:	2140      	movs	r1, #64	@ 0x40
 80025d6:	4618      	mov	r0, r3
 80025d8:	f008 f8c4 	bl	800a764 <sniprintf>
 80025dc:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80025ea:	6939      	ldr	r1, [r7, #16]
 80025ec:	b289      	uxth	r1, r1
 80025ee:	4610      	mov	r0, r2
 80025f0:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80025f8:	4a23      	ldr	r2, [pc, #140]	@ (8002688 <sh_help+0xc8>)
 80025fa:	2140      	movs	r1, #64	@ 0x40
 80025fc:	4618      	mov	r0, r3
 80025fe:	f008 f8b1 	bl	800a764 <sniprintf>
 8002602:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002610:	6939      	ldr	r1, [r7, #16]
 8002612:	b289      	uxth	r1, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	e028      	b.n	8002670 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002624:	68f9      	ldr	r1, [r7, #12]
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4613      	mov	r3, r2
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	4413      	add	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	3304      	adds	r3, #4
 8002634:	681c      	ldr	r4, [r3, #0]
 8002636:	68f9      	ldr	r1, [r7, #12]
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	330c      	adds	r3, #12
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	4623      	mov	r3, r4
 800264c:	4a0f      	ldr	r2, [pc, #60]	@ (800268c <sh_help+0xcc>)
 800264e:	2140      	movs	r1, #64	@ 0x40
 8002650:	f008 f888 	bl	800a764 <sniprintf>
 8002654:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002662:	6939      	ldr	r1, [r7, #16]
 8002664:	b289      	uxth	r1, r1
 8002666:	4610      	mov	r0, r2
 8002668:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	3301      	adds	r3, #1
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	429a      	cmp	r2, r3
 8002678:	dbd1      	blt.n	800261e <sh_help+0x5e>
	}
	return 0;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	371c      	adds	r7, #28
 8002680:	46bd      	mov	sp, r7
 8002682:	bd90      	pop	{r4, r7, pc}
 8002684:	0800b154 	.word	0x0800b154
 8002688:	0800b16c 	.word	0x0800b16c
 800268c:	0800b188 	.word	0x0800b188

08002690 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af02      	add	r7, sp, #8
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]
 80026a0:	e01b      	b.n	80026da <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	4413      	add	r3, r2
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	4a0d      	ldr	r2, [pc, #52]	@ (80026ec <sh_test_list+0x5c>)
 80026b8:	2140      	movs	r1, #64	@ 0x40
 80026ba:	f008 f853 	bl	800a764 <sniprintf>
 80026be:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80026cc:	6939      	ldr	r1, [r7, #16]
 80026ce:	b289      	uxth	r1, r1
 80026d0:	4610      	mov	r0, r2
 80026d2:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	3301      	adds	r3, #1
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	429a      	cmp	r2, r3
 80026e0:	dbdf      	blt.n	80026a2 <sh_test_list+0x12>
	}
	return 0;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	0800b194 	.word	0x0800b194

080026f0 <sh_start>:


static int sh_start(h_shell_t* h_shell, int argc, char ** argv) {
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
	motor_start();
 80026fc:	f7ff fdf8 	bl	80022f0 <motor_start>
	return 0;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <sh_stop>:

static int sh_stop(h_shell_t* h_shell, int argc, char ** argv) {
 800270a:	b580      	push	{r7, lr}
 800270c:	b084      	sub	sp, #16
 800270e:	af00      	add	r7, sp, #0
 8002710:	60f8      	str	r0, [r7, #12]
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
	motor_stop();
 8002716:	f7ff fe05 	bl	8002324 <motor_stop>
	return 0;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <sh_speed>:

static int sh_speed(h_shell_t* h_shell, int argc, char ** argv) {
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
	if (argc < 1) {
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	2b00      	cmp	r3, #0
 8002734:	dc02      	bgt.n	800273c <sh_speed+0x18>
		return -1;
 8002736:	f04f 33ff 	mov.w	r3, #4294967295
 800273a:	e00a      	b.n	8002752 <sh_speed+0x2e>
	}
	int speed = atoi(argv[1]);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3304      	adds	r3, #4
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f007 ff86 	bl	800a654 <atoi>
 8002748:	6178      	str	r0, [r7, #20]
	set_speed(speed);
 800274a:	6978      	ldr	r0, [r7, #20]
 800274c:	f7ff fe00 	bl	8002350 <set_speed>
	return 0;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3718      	adds	r7, #24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
	int size = 0;
 8002764:	2300      	movs	r3, #0
 8002766:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002774:	4a1b      	ldr	r2, [pc, #108]	@ (80027e4 <shell_init+0x88>)
 8002776:	2140      	movs	r1, #64	@ 0x40
 8002778:	4618      	mov	r0, r3
 800277a:	f007 fff3 	bl	800a764 <sniprintf>
 800277e:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800278c:	68f9      	ldr	r1, [r7, #12]
 800278e:	b289      	uxth	r1, r1
 8002790:	4610      	mov	r0, r2
 8002792:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800279a:	210d      	movs	r1, #13
 800279c:	4812      	ldr	r0, [pc, #72]	@ (80027e8 <shell_init+0x8c>)
 800279e:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 80027a0:	4b12      	ldr	r3, [pc, #72]	@ (80027ec <shell_init+0x90>)
 80027a2:	4a13      	ldr	r2, [pc, #76]	@ (80027f0 <shell_init+0x94>)
 80027a4:	4913      	ldr	r1, [pc, #76]	@ (80027f4 <shell_init+0x98>)
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 f83e 	bl	8002828 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 80027ac:	4b12      	ldr	r3, [pc, #72]	@ (80027f8 <shell_init+0x9c>)
 80027ae:	4a13      	ldr	r2, [pc, #76]	@ (80027fc <shell_init+0xa0>)
 80027b0:	4913      	ldr	r1, [pc, #76]	@ (8002800 <shell_init+0xa4>)
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f838 	bl	8002828 <shell_add>
	shell_add(h_shell, "start", sh_start, "Vitesse nulle et activer la gnration des PWM");
 80027b8:	4b12      	ldr	r3, [pc, #72]	@ (8002804 <shell_init+0xa8>)
 80027ba:	4a13      	ldr	r2, [pc, #76]	@ (8002808 <shell_init+0xac>)
 80027bc:	4913      	ldr	r1, [pc, #76]	@ (800280c <shell_init+0xb0>)
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f832 	bl	8002828 <shell_add>
	shell_add(h_shell, "stop", sh_stop, "Dsactiver la gnration des PWM");
 80027c4:	4b12      	ldr	r3, [pc, #72]	@ (8002810 <shell_init+0xb4>)
 80027c6:	4a13      	ldr	r2, [pc, #76]	@ (8002814 <shell_init+0xb8>)
 80027c8:	4913      	ldr	r1, [pc, #76]	@ (8002818 <shell_init+0xbc>)
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 f82c 	bl	8002828 <shell_add>
	shell_add(h_shell, "speed", sh_speed, "Dfinit une vitesse au moteur");
 80027d0:	4b12      	ldr	r3, [pc, #72]	@ (800281c <shell_init+0xc0>)
 80027d2:	4a13      	ldr	r2, [pc, #76]	@ (8002820 <shell_init+0xc4>)
 80027d4:	4913      	ldr	r1, [pc, #76]	@ (8002824 <shell_init+0xc8>)
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f826 	bl	8002828 <shell_add>
}
 80027dc:	bf00      	nop
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	0800b1a4 	.word	0x0800b1a4
 80027e8:	0800b1d8 	.word	0x0800b1d8
 80027ec:	0800b1e8 	.word	0x0800b1e8
 80027f0:	080025c1 	.word	0x080025c1
 80027f4:	0800b1f0 	.word	0x0800b1f0
 80027f8:	0800b1f8 	.word	0x0800b1f8
 80027fc:	08002691 	.word	0x08002691
 8002800:	0800b204 	.word	0x0800b204
 8002804:	0800b20c 	.word	0x0800b20c
 8002808:	080026f1 	.word	0x080026f1
 800280c:	0800b240 	.word	0x0800b240
 8002810:	0800b248 	.word	0x0800b248
 8002814:	0800270b 	.word	0x0800270b
 8002818:	0800b26c 	.word	0x0800b26c
 800281c:	0800b274 	.word	0x0800b274
 8002820:	08002725 	.word	0x08002725
 8002824:	0800b294 	.word	0x0800b294

08002828 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
 8002834:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8002836:	68b8      	ldr	r0, [r7, #8]
 8002838:	f7ff fe96 	bl	8002568 <is_string_valid>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d02b      	beq.n	800289a <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2b3f      	cmp	r3, #63	@ 0x3f
 8002848:	dc27      	bgt.n	800289a <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	68f9      	ldr	r1, [r7, #12]
 8002850:	4613      	mov	r3, r2
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	3304      	adds	r3, #4
 800285c:	68ba      	ldr	r2, [r7, #8]
 800285e:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	68f9      	ldr	r1, [r7, #12]
 8002866:	4613      	mov	r3, r2
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	4413      	add	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	440b      	add	r3, r1
 8002870:	3308      	adds	r3, #8
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	68f9      	ldr	r1, [r7, #12]
 800287c:	4613      	mov	r3, r2
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	4413      	add	r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	440b      	add	r3, r1
 8002886:	330c      	adds	r3, #12
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	1c5a      	adds	r2, r3, #1
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	601a      	str	r2, [r3, #0]
			return 0;
 8002896:	2300      	movs	r3, #0
 8002898:	e001      	b.n	800289e <shell_add+0x76>
		}
	}
	return -1;
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08e      	sub	sp, #56	@ 0x38
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 80028b2:	2301      	movs	r3, #1
 80028b4:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028be:	e013      	b.n	80028e8 <shell_exec+0x40>
	{
		if (*p == ' ')
 80028c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b20      	cmp	r3, #32
 80028c6:	d10c      	bne.n	80028e2 <shell_exec+0x3a>
		{
			*p = '\0';
 80028c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ca:	2200      	movs	r2, #0
 80028cc:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 80028ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80028d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028d6:	3201      	adds	r2, #1
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	3338      	adds	r3, #56	@ 0x38
 80028dc:	443b      	add	r3, r7
 80028de:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80028e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e4:	3301      	adds	r3, #1
 80028e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d002      	beq.n	80028f6 <shell_exec+0x4e>
 80028f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f2:	2b07      	cmp	r3, #7
 80028f4:	dde4      	ble.n	80028c0 <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 80028f6:	2300      	movs	r3, #0
 80028f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80028fa:	e023      	b.n	8002944 <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002900:	4613      	mov	r3, r2
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	440b      	add	r3, r1
 800290a:	3304      	adds	r3, #4
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	4611      	mov	r1, r2
 8002912:	4618      	mov	r0, r3
 8002914:	f7fd fc84 	bl	8000220 <strcmp>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10f      	bne.n	800293e <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800291e:	6879      	ldr	r1, [r7, #4]
 8002920:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002922:	4613      	mov	r3, r2
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	4413      	add	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	440b      	add	r3, r1
 800292c:	3308      	adds	r3, #8
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f107 0208 	add.w	r2, r7, #8
 8002934:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	4798      	blx	r3
 800293a:	4603      	mov	r3, r0
 800293c:	e01c      	b.n	8002978 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 800293e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002940:	3301      	adds	r3, #1
 8002942:	637b      	str	r3, [r7, #52]	@ 0x34
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800294a:	429a      	cmp	r2, r3
 800294c:	dbd6      	blt.n	80028fc <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	4a0a      	ldr	r2, [pc, #40]	@ (8002980 <shell_exec+0xd8>)
 8002958:	2140      	movs	r1, #64	@ 0x40
 800295a:	f007 ff03 	bl	800a764 <sniprintf>
 800295e:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800296c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800296e:	b289      	uxth	r1, r1
 8002970:	4610      	mov	r0, r2
 8002972:	4798      	blx	r3
	return -1;
 8002974:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002978:	4618      	mov	r0, r3
 800297a:	3738      	adds	r7, #56	@ 0x38
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	0800b29c 	.word	0x0800b29c

08002984 <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8002992:	f107 020b 	add.w	r2, r7, #11
 8002996:	2101      	movs	r1, #1
 8002998:	4610      	mov	r0, r2
 800299a:	4798      	blx	r3

	switch(c)
 800299c:	7afb      	ldrb	r3, [r7, #11]
 800299e:	2b08      	cmp	r3, #8
 80029a0:	d02f      	beq.n	8002a02 <shell_run+0x7e>
 80029a2:	2b0d      	cmp	r3, #13
 80029a4:	d144      	bne.n	8002a30 <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80029ac:	4a33      	ldr	r2, [pc, #204]	@ (8002a7c <shell_run+0xf8>)
 80029ae:	2140      	movs	r1, #64	@ 0x40
 80029b0:	4618      	mov	r0, r3
 80029b2:	f007 fed7 	bl	800a764 <sniprintf>
 80029b6:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80029c4:	68f9      	ldr	r1, [r7, #12]
 80029c6:	b289      	uxth	r1, r1
 80029c8:	4610      	mov	r0, r2
 80029ca:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 80029cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002a80 <shell_run+0xfc>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	1c5a      	adds	r2, r3, #1
 80029d2:	492b      	ldr	r1, [pc, #172]	@ (8002a80 <shell_run+0xfc>)
 80029d4:	600a      	str	r2, [r1, #0]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	4413      	add	r3, r2
 80029da:	2200      	movs	r2, #0
 80029dc:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 80029e0:	4b27      	ldr	r3, [pc, #156]	@ (8002a80 <shell_run+0xfc>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 80029ec:	4619      	mov	r1, r3
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7ff ff5a 	bl	80028a8 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80029fa:	210d      	movs	r1, #13
 80029fc:	4821      	ldr	r0, [pc, #132]	@ (8002a84 <shell_run+0x100>)
 80029fe:	4798      	blx	r3
		break;
 8002a00:	e036      	b.n	8002a70 <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8002a02:	4b1f      	ldr	r3, [pc, #124]	@ (8002a80 <shell_run+0xfc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	dd31      	ble.n	8002a6e <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8002a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002a80 <shell_run+0xfc>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	4413      	add	r3, r2
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8002a18:	4b19      	ldr	r3, [pc, #100]	@ (8002a80 <shell_run+0xfc>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	4a18      	ldr	r2, [pc, #96]	@ (8002a80 <shell_run+0xfc>)
 8002a20:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a28:	2103      	movs	r1, #3
 8002a2a:	4817      	ldr	r0, [pc, #92]	@ (8002a88 <shell_run+0x104>)
 8002a2c:	4798      	blx	r3
		}
		break;
 8002a2e:	e01e      	b.n	8002a6e <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8002a30:	4b13      	ldr	r3, [pc, #76]	@ (8002a80 <shell_run+0xfc>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a36:	dc1b      	bgt.n	8002a70 <shell_run+0xec>
		{
			if (is_character_valid(c))
 8002a38:	7afb      	ldrb	r3, [r7, #11]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff fd6e 	bl	800251c <is_character_valid>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d014      	beq.n	8002a70 <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a4c:	f107 020b 	add.w	r2, r7, #11
 8002a50:	2101      	movs	r1, #1
 8002a52:	4610      	mov	r0, r2
 8002a54:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8002a56:	4b0a      	ldr	r3, [pc, #40]	@ (8002a80 <shell_run+0xfc>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	1c5a      	adds	r2, r3, #1
 8002a5c:	4908      	ldr	r1, [pc, #32]	@ (8002a80 <shell_run+0xfc>)
 8002a5e:	600a      	str	r2, [r1, #0]
 8002a60:	7af9      	ldrb	r1, [r7, #11]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	4413      	add	r3, r2
 8002a66:	460a      	mov	r2, r1
 8002a68:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8002a6c:	e000      	b.n	8002a70 <shell_run+0xec>
		break;
 8002a6e:	bf00      	nop
			}
		}
	}
	return 0;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	0800b2b4 	.word	0x0800b2b4
 8002a80:	20000810 	.word	0x20000810
 8002a84:	0800b1d8 	.word	0x0800b1d8
 8002a88:	0800b2b8 	.word	0x0800b2b8

08002a8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a8c:	480d      	ldr	r0, [pc, #52]	@ (8002ac4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a8e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a90:	f7fe fe7a 	bl	8001788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a94:	480c      	ldr	r0, [pc, #48]	@ (8002ac8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a96:	490d      	ldr	r1, [pc, #52]	@ (8002acc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a98:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad0 <LoopForever+0xe>)
  movs r3, #0
 8002a9a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002a9c:	e002      	b.n	8002aa4 <LoopCopyDataInit>

08002a9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aa2:	3304      	adds	r3, #4

08002aa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002aa8:	d3f9      	bcc.n	8002a9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002aac:	4c0a      	ldr	r4, [pc, #40]	@ (8002ad8 <LoopForever+0x16>)
  movs r3, #0
 8002aae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ab0:	e001      	b.n	8002ab6 <LoopFillZerobss>

08002ab2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ab2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ab4:	3204      	adds	r2, #4

08002ab6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ab6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ab8:	d3fb      	bcc.n	8002ab2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002aba:	f007 fe97 	bl	800a7ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002abe:	f7fe fcad 	bl	800141c <main>

08002ac2 <LoopForever>:

LoopForever:
    b LoopForever
 8002ac2:	e7fe      	b.n	8002ac2 <LoopForever>
  ldr   r0, =_estack
 8002ac4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ac8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002acc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002ad0:	0800b440 	.word	0x0800b440
  ldr r2, =_sbss
 8002ad4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002ad8:	20000960 	.word	0x20000960

08002adc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002adc:	e7fe      	b.n	8002adc <ADC1_2_IRQHandler>

08002ade <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b082      	sub	sp, #8
 8002ae2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ae8:	2003      	movs	r0, #3
 8002aea:	f001 fd54 	bl	8004596 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002aee:	200f      	movs	r0, #15
 8002af0:	f7fe fd38 	bl	8001564 <HAL_InitTick>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d002      	beq.n	8002b00 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	71fb      	strb	r3, [r7, #7]
 8002afe:	e001      	b.n	8002b04 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b00:	f7fe fd0c 	bl	800151c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b04:	79fb      	ldrb	r3, [r7, #7]

}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b14:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <HAL_IncTick+0x1c>)
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	4b05      	ldr	r3, [pc, #20]	@ (8002b30 <HAL_IncTick+0x20>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	4a03      	ldr	r2, [pc, #12]	@ (8002b2c <HAL_IncTick+0x1c>)
 8002b20:	6013      	str	r3, [r2, #0]
}
 8002b22:	bf00      	nop
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	20000814 	.word	0x20000814
 8002b30:	2000000c 	.word	0x2000000c

08002b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  return uwTick;
 8002b38:	4b03      	ldr	r3, [pc, #12]	@ (8002b48 <HAL_GetTick+0x14>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	20000814 	.word	0x20000814

08002b4c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	431a      	orrs	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	609a      	str	r2, [r3, #8]
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b083      	sub	sp, #12
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	609a      	str	r2, [r3, #8]
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b087      	sub	sp, #28
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	3360      	adds	r3, #96	@ 0x60
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	4b08      	ldr	r3, [pc, #32]	@ (8002bf8 <LL_ADC_SetOffset+0x44>)
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	4313      	orrs	r3, r2
 8002be4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002bec:	bf00      	nop
 8002bee:	371c      	adds	r7, #28
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr
 8002bf8:	03fff000 	.word	0x03fff000

08002bfc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	3360      	adds	r3, #96	@ 0x60
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b087      	sub	sp, #28
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	3360      	adds	r3, #96	@ 0x60
 8002c38:	461a      	mov	r2, r3
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4413      	add	r3, r2
 8002c40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	431a      	orrs	r2, r3
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002c52:	bf00      	nop
 8002c54:	371c      	adds	r7, #28
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr

08002c5e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002c5e:	b480      	push	{r7}
 8002c60:	b087      	sub	sp, #28
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	60f8      	str	r0, [r7, #12]
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	3360      	adds	r3, #96	@ 0x60
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	431a      	orrs	r2, r3
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002c88:	bf00      	nop
 8002c8a:	371c      	adds	r7, #28
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b087      	sub	sp, #28
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	3360      	adds	r3, #96	@ 0x60
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002cbe:	bf00      	nop
 8002cc0:	371c      	adds	r7, #28
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b083      	sub	sp, #12
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
 8002cd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	615a      	str	r2, [r3, #20]
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d04:	2301      	movs	r3, #1
 8002d06:	e000      	b.n	8002d0a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b087      	sub	sp, #28
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	60f8      	str	r0, [r7, #12]
 8002d1e:	60b9      	str	r1, [r7, #8]
 8002d20:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3330      	adds	r3, #48	@ 0x30
 8002d26:	461a      	mov	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	0a1b      	lsrs	r3, r3, #8
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	f003 030c 	and.w	r3, r3, #12
 8002d32:	4413      	add	r3, r2
 8002d34:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	f003 031f 	and.w	r3, r3, #31
 8002d40:	211f      	movs	r1, #31
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	43db      	mvns	r3, r3
 8002d48:	401a      	ands	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	0e9b      	lsrs	r3, r3, #26
 8002d4e:	f003 011f 	and.w	r1, r3, #31
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	f003 031f 	and.w	r3, r3, #31
 8002d58:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d62:	bf00      	nop
 8002d64:	371c      	adds	r7, #28
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b087      	sub	sp, #28
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	60f8      	str	r0, [r7, #12]
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	3314      	adds	r3, #20
 8002d7e:	461a      	mov	r2, r3
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	0e5b      	lsrs	r3, r3, #25
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	f003 0304 	and.w	r3, r3, #4
 8002d8a:	4413      	add	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	0d1b      	lsrs	r3, r3, #20
 8002d96:	f003 031f 	and.w	r3, r3, #31
 8002d9a:	2107      	movs	r1, #7
 8002d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	401a      	ands	r2, r3
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	0d1b      	lsrs	r3, r3, #20
 8002da8:	f003 031f 	and.w	r3, r3, #31
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	fa01 f303 	lsl.w	r3, r1, r3
 8002db2:	431a      	orrs	r2, r3
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002db8:	bf00      	nop
 8002dba:	371c      	adds	r7, #28
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	401a      	ands	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f003 0318 	and.w	r3, r3, #24
 8002de6:	4908      	ldr	r1, [pc, #32]	@ (8002e08 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002de8:	40d9      	lsrs	r1, r3
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	400b      	ands	r3, r1
 8002dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df2:	431a      	orrs	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002dfa:	bf00      	nop
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	0007ffff 	.word	0x0007ffff

08002e0c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f003 031f 	and.w	r3, r3, #31
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002e38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6093      	str	r3, [r2, #8]
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e60:	d101      	bne.n	8002e66 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002e62:	2301      	movs	r3, #1
 8002e64:	e000      	b.n	8002e68 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002e84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e88:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002eb0:	d101      	bne.n	8002eb6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ed4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ed8:	f043 0201 	orr.w	r2, r3, #1
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002efc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f00:	f043 0202 	orr.w	r2, r3, #2
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d101      	bne.n	8002f2c <LL_ADC_IsEnabled+0x18>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e000      	b.n	8002f2e <LL_ADC_IsEnabled+0x1a>
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d101      	bne.n	8002f52 <LL_ADC_IsDisableOngoing+0x18>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e000      	b.n	8002f54 <LL_ADC_IsDisableOngoing+0x1a>
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f74:	f043 0204 	orr.w	r2, r3, #4
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f003 0304 	and.w	r3, r3, #4
 8002f98:	2b04      	cmp	r3, #4
 8002f9a:	d101      	bne.n	8002fa0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e000      	b.n	8002fa2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 0308 	and.w	r3, r3, #8
 8002fbe:	2b08      	cmp	r3, #8
 8002fc0:	d101      	bne.n	8002fc6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e000      	b.n	8002fc8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fd4:	b590      	push	{r4, r7, lr}
 8002fd6:	b089      	sub	sp, #36	@ 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e1a9      	b.n	8003342 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d109      	bne.n	8003010 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f7fd ffb3 	bl	8000f68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff ff19 	bl	8002e4c <LL_ADC_IsDeepPowerDownEnabled>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d004      	beq.n	800302a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff feff 	bl	8002e28 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f7ff ff34 	bl	8002e9c <LL_ADC_IsInternalRegulatorEnabled>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d115      	bne.n	8003066 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff ff18 	bl	8002e74 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003044:	4b9c      	ldr	r3, [pc, #624]	@ (80032b8 <HAL_ADC_Init+0x2e4>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	099b      	lsrs	r3, r3, #6
 800304a:	4a9c      	ldr	r2, [pc, #624]	@ (80032bc <HAL_ADC_Init+0x2e8>)
 800304c:	fba2 2303 	umull	r2, r3, r2, r3
 8003050:	099b      	lsrs	r3, r3, #6
 8003052:	3301      	adds	r3, #1
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003058:	e002      	b.n	8003060 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	3b01      	subs	r3, #1
 800305e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f9      	bne.n	800305a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff ff16 	bl	8002e9c <LL_ADC_IsInternalRegulatorEnabled>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d10d      	bne.n	8003092 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800307a:	f043 0210 	orr.w	r2, r3, #16
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003086:	f043 0201 	orr.w	r2, r3, #1
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff ff76 	bl	8002f88 <LL_ADC_REG_IsConversionOngoing>
 800309c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a2:	f003 0310 	and.w	r3, r3, #16
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f040 8142 	bne.w	8003330 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	f040 813e 	bne.w	8003330 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80030bc:	f043 0202 	orr.w	r2, r3, #2
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff23 	bl	8002f14 <LL_ADC_IsEnabled>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d141      	bne.n	8003158 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030dc:	d004      	beq.n	80030e8 <HAL_ADC_Init+0x114>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a77      	ldr	r2, [pc, #476]	@ (80032c0 <HAL_ADC_Init+0x2ec>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d10f      	bne.n	8003108 <HAL_ADC_Init+0x134>
 80030e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80030ec:	f7ff ff12 	bl	8002f14 <LL_ADC_IsEnabled>
 80030f0:	4604      	mov	r4, r0
 80030f2:	4873      	ldr	r0, [pc, #460]	@ (80032c0 <HAL_ADC_Init+0x2ec>)
 80030f4:	f7ff ff0e 	bl	8002f14 <LL_ADC_IsEnabled>
 80030f8:	4603      	mov	r3, r0
 80030fa:	4323      	orrs	r3, r4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	bf0c      	ite	eq
 8003100:	2301      	moveq	r3, #1
 8003102:	2300      	movne	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	e012      	b.n	800312e <HAL_ADC_Init+0x15a>
 8003108:	486e      	ldr	r0, [pc, #440]	@ (80032c4 <HAL_ADC_Init+0x2f0>)
 800310a:	f7ff ff03 	bl	8002f14 <LL_ADC_IsEnabled>
 800310e:	4604      	mov	r4, r0
 8003110:	486d      	ldr	r0, [pc, #436]	@ (80032c8 <HAL_ADC_Init+0x2f4>)
 8003112:	f7ff feff 	bl	8002f14 <LL_ADC_IsEnabled>
 8003116:	4603      	mov	r3, r0
 8003118:	431c      	orrs	r4, r3
 800311a:	486c      	ldr	r0, [pc, #432]	@ (80032cc <HAL_ADC_Init+0x2f8>)
 800311c:	f7ff fefa 	bl	8002f14 <LL_ADC_IsEnabled>
 8003120:	4603      	mov	r3, r0
 8003122:	4323      	orrs	r3, r4
 8003124:	2b00      	cmp	r3, #0
 8003126:	bf0c      	ite	eq
 8003128:	2301      	moveq	r3, #1
 800312a:	2300      	movne	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d012      	beq.n	8003158 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800313a:	d004      	beq.n	8003146 <HAL_ADC_Init+0x172>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a5f      	ldr	r2, [pc, #380]	@ (80032c0 <HAL_ADC_Init+0x2ec>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d101      	bne.n	800314a <HAL_ADC_Init+0x176>
 8003146:	4a62      	ldr	r2, [pc, #392]	@ (80032d0 <HAL_ADC_Init+0x2fc>)
 8003148:	e000      	b.n	800314c <HAL_ADC_Init+0x178>
 800314a:	4a62      	ldr	r2, [pc, #392]	@ (80032d4 <HAL_ADC_Init+0x300>)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	4619      	mov	r1, r3
 8003152:	4610      	mov	r0, r2
 8003154:	f7ff fcfa 	bl	8002b4c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	7f5b      	ldrb	r3, [r3, #29]
 800315c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003162:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003168:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800316e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003176:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003178:	4313      	orrs	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003182:	2b01      	cmp	r3, #1
 8003184:	d106      	bne.n	8003194 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318a:	3b01      	subs	r3, #1
 800318c:	045b      	lsls	r3, r3, #17
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4313      	orrs	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003198:	2b00      	cmp	r3, #0
 800319a:	d009      	beq.n	80031b0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68da      	ldr	r2, [r3, #12]
 80031b6:	4b48      	ldr	r3, [pc, #288]	@ (80032d8 <HAL_ADC_Init+0x304>)
 80031b8:	4013      	ands	r3, r2
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	6812      	ldr	r2, [r2, #0]
 80031be:	69b9      	ldr	r1, [r7, #24]
 80031c0:	430b      	orrs	r3, r1
 80031c2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff fee5 	bl	8002fae <LL_ADC_INJ_IsConversionOngoing>
 80031e4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d17f      	bne.n	80032ec <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d17c      	bne.n	80032ec <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80031f6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80031fe:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003200:	4313      	orrs	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800320e:	f023 0302 	bic.w	r3, r3, #2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6812      	ldr	r2, [r2, #0]
 8003216:	69b9      	ldr	r1, [r7, #24]
 8003218:	430b      	orrs	r3, r1
 800321a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d017      	beq.n	8003254 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	691a      	ldr	r2, [r3, #16]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003232:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800323c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003240:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	6911      	ldr	r1, [r2, #16]
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	6812      	ldr	r2, [r2, #0]
 800324c:	430b      	orrs	r3, r1
 800324e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003252:	e013      	b.n	800327c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	691a      	ldr	r2, [r3, #16]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003262:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003274:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003278:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003282:	2b01      	cmp	r3, #1
 8003284:	d12a      	bne.n	80032dc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003290:	f023 0304 	bic.w	r3, r3, #4
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800329c:	4311      	orrs	r1, r2
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80032a2:	4311      	orrs	r1, r2
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032a8:	430a      	orrs	r2, r1
 80032aa:	431a      	orrs	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f042 0201 	orr.w	r2, r2, #1
 80032b4:	611a      	str	r2, [r3, #16]
 80032b6:	e019      	b.n	80032ec <HAL_ADC_Init+0x318>
 80032b8:	20000000 	.word	0x20000000
 80032bc:	053e2d63 	.word	0x053e2d63
 80032c0:	50000100 	.word	0x50000100
 80032c4:	50000400 	.word	0x50000400
 80032c8:	50000500 	.word	0x50000500
 80032cc:	50000600 	.word	0x50000600
 80032d0:	50000300 	.word	0x50000300
 80032d4:	50000700 	.word	0x50000700
 80032d8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	691a      	ldr	r2, [r3, #16]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 0201 	bic.w	r2, r2, #1
 80032ea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d10c      	bne.n	800330e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fa:	f023 010f 	bic.w	r1, r3, #15
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	1e5a      	subs	r2, r3, #1
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	430a      	orrs	r2, r1
 800330a:	631a      	str	r2, [r3, #48]	@ 0x30
 800330c:	e007      	b.n	800331e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 020f 	bic.w	r2, r2, #15
 800331c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003322:	f023 0303 	bic.w	r3, r3, #3
 8003326:	f043 0201 	orr.w	r2, r3, #1
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800332e:	e007      	b.n	8003340 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003334:	f043 0210 	orr.w	r2, r3, #16
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003340:	7ffb      	ldrb	r3, [r7, #31]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3724      	adds	r7, #36	@ 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd90      	pop	{r4, r7, pc}
 800334a:	bf00      	nop

0800334c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003360:	d004      	beq.n	800336c <HAL_ADC_Start_DMA+0x20>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a5a      	ldr	r2, [pc, #360]	@ (80034d0 <HAL_ADC_Start_DMA+0x184>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d101      	bne.n	8003370 <HAL_ADC_Start_DMA+0x24>
 800336c:	4b59      	ldr	r3, [pc, #356]	@ (80034d4 <HAL_ADC_Start_DMA+0x188>)
 800336e:	e000      	b.n	8003372 <HAL_ADC_Start_DMA+0x26>
 8003370:	4b59      	ldr	r3, [pc, #356]	@ (80034d8 <HAL_ADC_Start_DMA+0x18c>)
 8003372:	4618      	mov	r0, r3
 8003374:	f7ff fd4a 	bl	8002e0c <LL_ADC_GetMultimode>
 8003378:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff fe02 	bl	8002f88 <LL_ADC_REG_IsConversionOngoing>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	f040 809b 	bne.w	80034c2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003392:	2b01      	cmp	r3, #1
 8003394:	d101      	bne.n	800339a <HAL_ADC_Start_DMA+0x4e>
 8003396:	2302      	movs	r3, #2
 8003398:	e096      	b.n	80034c8 <HAL_ADC_Start_DMA+0x17c>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a4d      	ldr	r2, [pc, #308]	@ (80034dc <HAL_ADC_Start_DMA+0x190>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d008      	beq.n	80033be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d005      	beq.n	80033be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	2b05      	cmp	r3, #5
 80033b6:	d002      	beq.n	80033be <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	2b09      	cmp	r3, #9
 80033bc:	d17a      	bne.n	80034b4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 fcf6 	bl	8003db0 <ADC_Enable>
 80033c4:	4603      	mov	r3, r0
 80033c6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80033c8:	7dfb      	ldrb	r3, [r7, #23]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d16d      	bne.n	80034aa <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80033d6:	f023 0301 	bic.w	r3, r3, #1
 80033da:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a3a      	ldr	r2, [pc, #232]	@ (80034d0 <HAL_ADC_Start_DMA+0x184>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d009      	beq.n	8003400 <HAL_ADC_Start_DMA+0xb4>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a3b      	ldr	r2, [pc, #236]	@ (80034e0 <HAL_ADC_Start_DMA+0x194>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d002      	beq.n	80033fc <HAL_ADC_Start_DMA+0xb0>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	e003      	b.n	8003404 <HAL_ADC_Start_DMA+0xb8>
 80033fc:	4b39      	ldr	r3, [pc, #228]	@ (80034e4 <HAL_ADC_Start_DMA+0x198>)
 80033fe:	e001      	b.n	8003404 <HAL_ADC_Start_DMA+0xb8>
 8003400:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	4293      	cmp	r3, r2
 800340a:	d002      	beq.n	8003412 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d105      	bne.n	800341e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003416:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003422:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d006      	beq.n	8003438 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800342e:	f023 0206 	bic.w	r2, r3, #6
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	661a      	str	r2, [r3, #96]	@ 0x60
 8003436:	e002      	b.n	800343e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003442:	4a29      	ldr	r2, [pc, #164]	@ (80034e8 <HAL_ADC_Start_DMA+0x19c>)
 8003444:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344a:	4a28      	ldr	r2, [pc, #160]	@ (80034ec <HAL_ADC_Start_DMA+0x1a0>)
 800344c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003452:	4a27      	ldr	r2, [pc, #156]	@ (80034f0 <HAL_ADC_Start_DMA+0x1a4>)
 8003454:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	221c      	movs	r2, #28
 800345c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f042 0210 	orr.w	r2, r2, #16
 8003474:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68da      	ldr	r2, [r3, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f042 0201 	orr.w	r2, r2, #1
 8003484:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	3340      	adds	r3, #64	@ 0x40
 8003490:	4619      	mov	r1, r3
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f001 f959 	bl	800474c <HAL_DMA_Start_IT>
 800349a:	4603      	mov	r3, r0
 800349c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7ff fd5c 	bl	8002f60 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80034a8:	e00d      	b.n	80034c6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80034b2:	e008      	b.n	80034c6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80034c0:	e001      	b.n	80034c6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80034c2:	2302      	movs	r3, #2
 80034c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80034c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	50000100 	.word	0x50000100
 80034d4:	50000300 	.word	0x50000300
 80034d8:	50000700 	.word	0x50000700
 80034dc:	50000600 	.word	0x50000600
 80034e0:	50000500 	.word	0x50000500
 80034e4:	50000400 	.word	0x50000400
 80034e8:	08003f9b 	.word	0x08003f9b
 80034ec:	08004073 	.word	0x08004073
 80034f0:	0800408f 	.word	0x0800408f

080034f4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b0b6      	sub	sp, #216	@ 0xd8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800353a:	2300      	movs	r3, #0
 800353c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003540:	2300      	movs	r3, #0
 8003542:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800354a:	2b01      	cmp	r3, #1
 800354c:	d102      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x24>
 800354e:	2302      	movs	r3, #2
 8003550:	f000 bc13 	b.w	8003d7a <HAL_ADC_ConfigChannel+0x84a>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff fd11 	bl	8002f88 <LL_ADC_REG_IsConversionOngoing>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	f040 83f3 	bne.w	8003d54 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6818      	ldr	r0, [r3, #0]
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	6859      	ldr	r1, [r3, #4]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	461a      	mov	r2, r3
 800357c:	f7ff fbcb 	bl	8002d16 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff fcff 	bl	8002f88 <LL_ADC_REG_IsConversionOngoing>
 800358a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4618      	mov	r0, r3
 8003594:	f7ff fd0b 	bl	8002fae <LL_ADC_INJ_IsConversionOngoing>
 8003598:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800359c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f040 81d9 	bne.w	8003958 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f040 81d4 	bne.w	8003958 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035b8:	d10f      	bne.n	80035da <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6818      	ldr	r0, [r3, #0]
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2200      	movs	r2, #0
 80035c4:	4619      	mov	r1, r3
 80035c6:	f7ff fbd2 	bl	8002d6e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff fb79 	bl	8002cca <LL_ADC_SetSamplingTimeCommonConfig>
 80035d8:	e00e      	b.n	80035f8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6818      	ldr	r0, [r3, #0]
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	6819      	ldr	r1, [r3, #0]
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	461a      	mov	r2, r3
 80035e8:	f7ff fbc1 	bl	8002d6e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2100      	movs	r1, #0
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7ff fb69 	bl	8002cca <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	695a      	ldr	r2, [r3, #20]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	08db      	lsrs	r3, r3, #3
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	2b04      	cmp	r3, #4
 8003618:	d022      	beq.n	8003660 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6818      	ldr	r0, [r3, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	6919      	ldr	r1, [r3, #16]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800362a:	f7ff fac3 	bl	8002bb4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6818      	ldr	r0, [r3, #0]
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	6919      	ldr	r1, [r3, #16]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	461a      	mov	r2, r3
 800363c:	f7ff fb0f 	bl	8002c5e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6818      	ldr	r0, [r3, #0]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800364c:	2b01      	cmp	r3, #1
 800364e:	d102      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x126>
 8003650:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003654:	e000      	b.n	8003658 <HAL_ADC_ConfigChannel+0x128>
 8003656:	2300      	movs	r3, #0
 8003658:	461a      	mov	r2, r3
 800365a:	f7ff fb1b 	bl	8002c94 <LL_ADC_SetOffsetSaturation>
 800365e:	e17b      	b.n	8003958 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2100      	movs	r1, #0
 8003666:	4618      	mov	r0, r3
 8003668:	f7ff fac8 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 800366c:	4603      	mov	r3, r0
 800366e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10a      	bne.n	800368c <HAL_ADC_ConfigChannel+0x15c>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2100      	movs	r1, #0
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff fabd 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 8003682:	4603      	mov	r3, r0
 8003684:	0e9b      	lsrs	r3, r3, #26
 8003686:	f003 021f 	and.w	r2, r3, #31
 800368a:	e01e      	b.n	80036ca <HAL_ADC_ConfigChannel+0x19a>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2100      	movs	r1, #0
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff fab2 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 8003698:	4603      	mov	r3, r0
 800369a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800369e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80036ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80036ba:	2320      	movs	r3, #32
 80036bc:	e004      	b.n	80036c8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80036be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80036c2:	fab3 f383 	clz	r3, r3
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d105      	bne.n	80036e2 <HAL_ADC_ConfigChannel+0x1b2>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	0e9b      	lsrs	r3, r3, #26
 80036dc:	f003 031f 	and.w	r3, r3, #31
 80036e0:	e018      	b.n	8003714 <HAL_ADC_ConfigChannel+0x1e4>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80036ee:	fa93 f3a3 	rbit	r3, r3
 80036f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80036f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80036fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80036fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003706:	2320      	movs	r3, #32
 8003708:	e004      	b.n	8003714 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800370a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800370e:	fab3 f383 	clz	r3, r3
 8003712:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003714:	429a      	cmp	r2, r3
 8003716:	d106      	bne.n	8003726 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2200      	movs	r2, #0
 800371e:	2100      	movs	r1, #0
 8003720:	4618      	mov	r0, r3
 8003722:	f7ff fa81 	bl	8002c28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2101      	movs	r1, #1
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff fa65 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 8003732:	4603      	mov	r3, r0
 8003734:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10a      	bne.n	8003752 <HAL_ADC_ConfigChannel+0x222>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2101      	movs	r1, #1
 8003742:	4618      	mov	r0, r3
 8003744:	f7ff fa5a 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 8003748:	4603      	mov	r3, r0
 800374a:	0e9b      	lsrs	r3, r3, #26
 800374c:	f003 021f 	and.w	r2, r3, #31
 8003750:	e01e      	b.n	8003790 <HAL_ADC_ConfigChannel+0x260>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2101      	movs	r1, #1
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff fa4f 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 800375e:	4603      	mov	r3, r0
 8003760:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003764:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003768:	fa93 f3a3 	rbit	r3, r3
 800376c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003770:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003774:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003778:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800377c:	2b00      	cmp	r3, #0
 800377e:	d101      	bne.n	8003784 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003780:	2320      	movs	r3, #32
 8003782:	e004      	b.n	800378e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003784:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003788:	fab3 f383 	clz	r3, r3
 800378c:	b2db      	uxtb	r3, r3
 800378e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003798:	2b00      	cmp	r3, #0
 800379a:	d105      	bne.n	80037a8 <HAL_ADC_ConfigChannel+0x278>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	0e9b      	lsrs	r3, r3, #26
 80037a2:	f003 031f 	and.w	r3, r3, #31
 80037a6:	e018      	b.n	80037da <HAL_ADC_ConfigChannel+0x2aa>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037b4:	fa93 f3a3 	rbit	r3, r3
 80037b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80037bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80037c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80037cc:	2320      	movs	r3, #32
 80037ce:	e004      	b.n	80037da <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80037d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037d4:	fab3 f383 	clz	r3, r3
 80037d8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80037da:	429a      	cmp	r2, r3
 80037dc:	d106      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2200      	movs	r2, #0
 80037e4:	2101      	movs	r1, #1
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff fa1e 	bl	8002c28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2102      	movs	r1, #2
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7ff fa02 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d10a      	bne.n	8003818 <HAL_ADC_ConfigChannel+0x2e8>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2102      	movs	r1, #2
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff f9f7 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 800380e:	4603      	mov	r3, r0
 8003810:	0e9b      	lsrs	r3, r3, #26
 8003812:	f003 021f 	and.w	r2, r3, #31
 8003816:	e01e      	b.n	8003856 <HAL_ADC_ConfigChannel+0x326>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2102      	movs	r1, #2
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff f9ec 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 8003824:	4603      	mov	r3, r0
 8003826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800382e:	fa93 f3a3 	rbit	r3, r3
 8003832:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003836:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800383a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800383e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003846:	2320      	movs	r3, #32
 8003848:	e004      	b.n	8003854 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800384a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800384e:	fab3 f383 	clz	r3, r3
 8003852:	b2db      	uxtb	r3, r3
 8003854:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800385e:	2b00      	cmp	r3, #0
 8003860:	d105      	bne.n	800386e <HAL_ADC_ConfigChannel+0x33e>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	0e9b      	lsrs	r3, r3, #26
 8003868:	f003 031f 	and.w	r3, r3, #31
 800386c:	e016      	b.n	800389c <HAL_ADC_ConfigChannel+0x36c>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003876:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800387a:	fa93 f3a3 	rbit	r3, r3
 800387e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003880:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003882:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003886:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800388e:	2320      	movs	r3, #32
 8003890:	e004      	b.n	800389c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003892:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003896:	fab3 f383 	clz	r3, r3
 800389a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800389c:	429a      	cmp	r2, r3
 800389e:	d106      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2200      	movs	r2, #0
 80038a6:	2102      	movs	r1, #2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff f9bd 	bl	8002c28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2103      	movs	r1, #3
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff f9a1 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 80038ba:	4603      	mov	r3, r0
 80038bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d10a      	bne.n	80038da <HAL_ADC_ConfigChannel+0x3aa>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2103      	movs	r1, #3
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff f996 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 80038d0:	4603      	mov	r3, r0
 80038d2:	0e9b      	lsrs	r3, r3, #26
 80038d4:	f003 021f 	and.w	r2, r3, #31
 80038d8:	e017      	b.n	800390a <HAL_ADC_ConfigChannel+0x3da>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2103      	movs	r1, #3
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff f98b 	bl	8002bfc <LL_ADC_GetOffsetChannel>
 80038e6:	4603      	mov	r3, r0
 80038e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038ec:	fa93 f3a3 	rbit	r3, r3
 80038f0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80038f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80038f4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80038f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80038fc:	2320      	movs	r3, #32
 80038fe:	e003      	b.n	8003908 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003900:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003902:	fab3 f383 	clz	r3, r3
 8003906:	b2db      	uxtb	r3, r3
 8003908:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003912:	2b00      	cmp	r3, #0
 8003914:	d105      	bne.n	8003922 <HAL_ADC_ConfigChannel+0x3f2>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	0e9b      	lsrs	r3, r3, #26
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	e011      	b.n	8003946 <HAL_ADC_ConfigChannel+0x416>
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800392a:	fa93 f3a3 	rbit	r3, r3
 800392e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003930:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003932:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003934:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003936:	2b00      	cmp	r3, #0
 8003938:	d101      	bne.n	800393e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800393a:	2320      	movs	r3, #32
 800393c:	e003      	b.n	8003946 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800393e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003940:	fab3 f383 	clz	r3, r3
 8003944:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003946:	429a      	cmp	r2, r3
 8003948:	d106      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2200      	movs	r2, #0
 8003950:	2103      	movs	r1, #3
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff f968 	bl	8002c28 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff fad9 	bl	8002f14 <LL_ADC_IsEnabled>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	f040 813d 	bne.w	8003be4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6818      	ldr	r0, [r3, #0]
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	6819      	ldr	r1, [r3, #0]
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	461a      	mov	r2, r3
 8003978:	f7ff fa24 	bl	8002dc4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	4aa2      	ldr	r2, [pc, #648]	@ (8003c0c <HAL_ADC_ConfigChannel+0x6dc>)
 8003982:	4293      	cmp	r3, r2
 8003984:	f040 812e 	bne.w	8003be4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10b      	bne.n	80039b0 <HAL_ADC_ConfigChannel+0x480>
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	0e9b      	lsrs	r3, r3, #26
 800399e:	3301      	adds	r3, #1
 80039a0:	f003 031f 	and.w	r3, r3, #31
 80039a4:	2b09      	cmp	r3, #9
 80039a6:	bf94      	ite	ls
 80039a8:	2301      	movls	r3, #1
 80039aa:	2300      	movhi	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	e019      	b.n	80039e4 <HAL_ADC_ConfigChannel+0x4b4>
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039b8:	fa93 f3a3 	rbit	r3, r3
 80039bc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80039be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039c0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80039c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80039c8:	2320      	movs	r3, #32
 80039ca:	e003      	b.n	80039d4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80039cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039ce:	fab3 f383 	clz	r3, r3
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	3301      	adds	r3, #1
 80039d6:	f003 031f 	and.w	r3, r3, #31
 80039da:	2b09      	cmp	r3, #9
 80039dc:	bf94      	ite	ls
 80039de:	2301      	movls	r3, #1
 80039e0:	2300      	movhi	r3, #0
 80039e2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d079      	beq.n	8003adc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d107      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x4d4>
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	0e9b      	lsrs	r3, r3, #26
 80039fa:	3301      	adds	r3, #1
 80039fc:	069b      	lsls	r3, r3, #26
 80039fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a02:	e015      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x500>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a0c:	fa93 f3a3 	rbit	r3, r3
 8003a10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003a12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a14:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003a16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d101      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003a1c:	2320      	movs	r3, #32
 8003a1e:	e003      	b.n	8003a28 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003a20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a22:	fab3 f383 	clz	r3, r3
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	3301      	adds	r3, #1
 8003a2a:	069b      	lsls	r3, r3, #26
 8003a2c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d109      	bne.n	8003a50 <HAL_ADC_ConfigChannel+0x520>
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	0e9b      	lsrs	r3, r3, #26
 8003a42:	3301      	adds	r3, #1
 8003a44:	f003 031f 	and.w	r3, r3, #31
 8003a48:	2101      	movs	r1, #1
 8003a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a4e:	e017      	b.n	8003a80 <HAL_ADC_ConfigChannel+0x550>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a58:	fa93 f3a3 	rbit	r3, r3
 8003a5c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003a5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a60:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003a68:	2320      	movs	r3, #32
 8003a6a:	e003      	b.n	8003a74 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003a6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a6e:	fab3 f383 	clz	r3, r3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	3301      	adds	r3, #1
 8003a76:	f003 031f 	and.w	r3, r3, #31
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a80:	ea42 0103 	orr.w	r1, r2, r3
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d10a      	bne.n	8003aa6 <HAL_ADC_ConfigChannel+0x576>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	0e9b      	lsrs	r3, r3, #26
 8003a96:	3301      	adds	r3, #1
 8003a98:	f003 021f 	and.w	r2, r3, #31
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	005b      	lsls	r3, r3, #1
 8003aa0:	4413      	add	r3, r2
 8003aa2:	051b      	lsls	r3, r3, #20
 8003aa4:	e018      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x5a8>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aae:	fa93 f3a3 	rbit	r3, r3
 8003ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003abe:	2320      	movs	r3, #32
 8003ac0:	e003      	b.n	8003aca <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003ac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ac4:	fab3 f383 	clz	r3, r3
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	3301      	adds	r3, #1
 8003acc:	f003 021f 	and.w	r2, r3, #31
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	4413      	add	r3, r2
 8003ad6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ad8:	430b      	orrs	r3, r1
 8003ada:	e07e      	b.n	8003bda <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d107      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x5c8>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	0e9b      	lsrs	r3, r3, #26
 8003aee:	3301      	adds	r3, #1
 8003af0:	069b      	lsls	r3, r3, #26
 8003af2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003af6:	e015      	b.n	8003b24 <HAL_ADC_ConfigChannel+0x5f4>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b08:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003b10:	2320      	movs	r3, #32
 8003b12:	e003      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b16:	fab3 f383 	clz	r3, r3
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	069b      	lsls	r3, r3, #26
 8003b20:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d109      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x614>
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	0e9b      	lsrs	r3, r3, #26
 8003b36:	3301      	adds	r3, #1
 8003b38:	f003 031f 	and.w	r3, r3, #31
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b42:	e017      	b.n	8003b74 <HAL_ADC_ConfigChannel+0x644>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b4a:	6a3b      	ldr	r3, [r7, #32]
 8003b4c:	fa93 f3a3 	rbit	r3, r3
 8003b50:	61fb      	str	r3, [r7, #28]
  return result;
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003b5c:	2320      	movs	r3, #32
 8003b5e:	e003      	b.n	8003b68 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b62:	fab3 f383 	clz	r3, r3
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	3301      	adds	r3, #1
 8003b6a:	f003 031f 	and.w	r3, r3, #31
 8003b6e:	2101      	movs	r1, #1
 8003b70:	fa01 f303 	lsl.w	r3, r1, r3
 8003b74:	ea42 0103 	orr.w	r1, r2, r3
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10d      	bne.n	8003ba0 <HAL_ADC_ConfigChannel+0x670>
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	0e9b      	lsrs	r3, r3, #26
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	f003 021f 	and.w	r2, r3, #31
 8003b90:	4613      	mov	r3, r2
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	4413      	add	r3, r2
 8003b96:	3b1e      	subs	r3, #30
 8003b98:	051b      	lsls	r3, r3, #20
 8003b9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b9e:	e01b      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x6a8>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	fa93 f3a3 	rbit	r3, r3
 8003bac:	613b      	str	r3, [r7, #16]
  return result;
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003bb8:	2320      	movs	r3, #32
 8003bba:	e003      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	fab3 f383 	clz	r3, r3
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	f003 021f 	and.w	r2, r3, #31
 8003bca:	4613      	mov	r3, r2
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	4413      	add	r3, r2
 8003bd0:	3b1e      	subs	r3, #30
 8003bd2:	051b      	lsls	r3, r3, #20
 8003bd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bd8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bde:	4619      	mov	r1, r3
 8003be0:	f7ff f8c5 	bl	8002d6e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	4b09      	ldr	r3, [pc, #36]	@ (8003c10 <HAL_ADC_ConfigChannel+0x6e0>)
 8003bea:	4013      	ands	r3, r2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 80be 	beq.w	8003d6e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bfa:	d004      	beq.n	8003c06 <HAL_ADC_ConfigChannel+0x6d6>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a04      	ldr	r2, [pc, #16]	@ (8003c14 <HAL_ADC_ConfigChannel+0x6e4>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d10a      	bne.n	8003c1c <HAL_ADC_ConfigChannel+0x6ec>
 8003c06:	4b04      	ldr	r3, [pc, #16]	@ (8003c18 <HAL_ADC_ConfigChannel+0x6e8>)
 8003c08:	e009      	b.n	8003c1e <HAL_ADC_ConfigChannel+0x6ee>
 8003c0a:	bf00      	nop
 8003c0c:	407f0000 	.word	0x407f0000
 8003c10:	80080000 	.word	0x80080000
 8003c14:	50000100 	.word	0x50000100
 8003c18:	50000300 	.word	0x50000300
 8003c1c:	4b59      	ldr	r3, [pc, #356]	@ (8003d84 <HAL_ADC_ConfigChannel+0x854>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fe ffba 	bl	8002b98 <LL_ADC_GetCommonPathInternalCh>
 8003c24:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a56      	ldr	r2, [pc, #344]	@ (8003d88 <HAL_ADC_ConfigChannel+0x858>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d004      	beq.n	8003c3c <HAL_ADC_ConfigChannel+0x70c>
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a55      	ldr	r2, [pc, #340]	@ (8003d8c <HAL_ADC_ConfigChannel+0x85c>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d13a      	bne.n	8003cb2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c3c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d134      	bne.n	8003cb2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c50:	d005      	beq.n	8003c5e <HAL_ADC_ConfigChannel+0x72e>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a4e      	ldr	r2, [pc, #312]	@ (8003d90 <HAL_ADC_ConfigChannel+0x860>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	f040 8085 	bne.w	8003d68 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c66:	d004      	beq.n	8003c72 <HAL_ADC_ConfigChannel+0x742>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a49      	ldr	r2, [pc, #292]	@ (8003d94 <HAL_ADC_ConfigChannel+0x864>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d101      	bne.n	8003c76 <HAL_ADC_ConfigChannel+0x746>
 8003c72:	4a49      	ldr	r2, [pc, #292]	@ (8003d98 <HAL_ADC_ConfigChannel+0x868>)
 8003c74:	e000      	b.n	8003c78 <HAL_ADC_ConfigChannel+0x748>
 8003c76:	4a43      	ldr	r2, [pc, #268]	@ (8003d84 <HAL_ADC_ConfigChannel+0x854>)
 8003c78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c7c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c80:	4619      	mov	r1, r3
 8003c82:	4610      	mov	r0, r2
 8003c84:	f7fe ff75 	bl	8002b72 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c88:	4b44      	ldr	r3, [pc, #272]	@ (8003d9c <HAL_ADC_ConfigChannel+0x86c>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	099b      	lsrs	r3, r3, #6
 8003c8e:	4a44      	ldr	r2, [pc, #272]	@ (8003da0 <HAL_ADC_ConfigChannel+0x870>)
 8003c90:	fba2 2303 	umull	r2, r3, r2, r3
 8003c94:	099b      	lsrs	r3, r3, #6
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	4613      	mov	r3, r2
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	4413      	add	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003ca2:	e002      	b.n	8003caa <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1f9      	bne.n	8003ca4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cb0:	e05a      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a3b      	ldr	r2, [pc, #236]	@ (8003da4 <HAL_ADC_ConfigChannel+0x874>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d125      	bne.n	8003d08 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003cbc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d11f      	bne.n	8003d08 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a31      	ldr	r2, [pc, #196]	@ (8003d94 <HAL_ADC_ConfigChannel+0x864>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d104      	bne.n	8003cdc <HAL_ADC_ConfigChannel+0x7ac>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a34      	ldr	r2, [pc, #208]	@ (8003da8 <HAL_ADC_ConfigChannel+0x878>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d047      	beq.n	8003d6c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ce4:	d004      	beq.n	8003cf0 <HAL_ADC_ConfigChannel+0x7c0>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a2a      	ldr	r2, [pc, #168]	@ (8003d94 <HAL_ADC_ConfigChannel+0x864>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d101      	bne.n	8003cf4 <HAL_ADC_ConfigChannel+0x7c4>
 8003cf0:	4a29      	ldr	r2, [pc, #164]	@ (8003d98 <HAL_ADC_ConfigChannel+0x868>)
 8003cf2:	e000      	b.n	8003cf6 <HAL_ADC_ConfigChannel+0x7c6>
 8003cf4:	4a23      	ldr	r2, [pc, #140]	@ (8003d84 <HAL_ADC_ConfigChannel+0x854>)
 8003cf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cfe:	4619      	mov	r1, r3
 8003d00:	4610      	mov	r0, r2
 8003d02:	f7fe ff36 	bl	8002b72 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d06:	e031      	b.n	8003d6c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a27      	ldr	r2, [pc, #156]	@ (8003dac <HAL_ADC_ConfigChannel+0x87c>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d12d      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003d12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d127      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a1c      	ldr	r2, [pc, #112]	@ (8003d94 <HAL_ADC_ConfigChannel+0x864>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d022      	beq.n	8003d6e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d30:	d004      	beq.n	8003d3c <HAL_ADC_ConfigChannel+0x80c>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a17      	ldr	r2, [pc, #92]	@ (8003d94 <HAL_ADC_ConfigChannel+0x864>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d101      	bne.n	8003d40 <HAL_ADC_ConfigChannel+0x810>
 8003d3c:	4a16      	ldr	r2, [pc, #88]	@ (8003d98 <HAL_ADC_ConfigChannel+0x868>)
 8003d3e:	e000      	b.n	8003d42 <HAL_ADC_ConfigChannel+0x812>
 8003d40:	4a10      	ldr	r2, [pc, #64]	@ (8003d84 <HAL_ADC_ConfigChannel+0x854>)
 8003d42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	f7fe ff10 	bl	8002b72 <LL_ADC_SetCommonPathInternalCh>
 8003d52:	e00c      	b.n	8003d6e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d58:	f043 0220 	orr.w	r2, r3, #32
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003d66:	e002      	b.n	8003d6e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d68:	bf00      	nop
 8003d6a:	e000      	b.n	8003d6e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d6c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d76:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	37d8      	adds	r7, #216	@ 0xd8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	50000700 	.word	0x50000700
 8003d88:	c3210000 	.word	0xc3210000
 8003d8c:	90c00010 	.word	0x90c00010
 8003d90:	50000600 	.word	0x50000600
 8003d94:	50000100 	.word	0x50000100
 8003d98:	50000300 	.word	0x50000300
 8003d9c:	20000000 	.word	0x20000000
 8003da0:	053e2d63 	.word	0x053e2d63
 8003da4:	c7520000 	.word	0xc7520000
 8003da8:	50000500 	.word	0x50000500
 8003dac:	cb840000 	.word	0xcb840000

08003db0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003db8:	2300      	movs	r3, #0
 8003dba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7ff f8a7 	bl	8002f14 <LL_ADC_IsEnabled>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d176      	bne.n	8003eba <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689a      	ldr	r2, [r3, #8]
 8003dd2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ec4 <ADC_Enable+0x114>)
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00d      	beq.n	8003df6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	f043 0210 	orr.w	r2, r3, #16
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dea:	f043 0201 	orr.w	r2, r3, #1
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e062      	b.n	8003ebc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7ff f862 	bl	8002ec4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e08:	d004      	beq.n	8003e14 <ADC_Enable+0x64>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a2e      	ldr	r2, [pc, #184]	@ (8003ec8 <ADC_Enable+0x118>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d101      	bne.n	8003e18 <ADC_Enable+0x68>
 8003e14:	4b2d      	ldr	r3, [pc, #180]	@ (8003ecc <ADC_Enable+0x11c>)
 8003e16:	e000      	b.n	8003e1a <ADC_Enable+0x6a>
 8003e18:	4b2d      	ldr	r3, [pc, #180]	@ (8003ed0 <ADC_Enable+0x120>)
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe febc 	bl	8002b98 <LL_ADC_GetCommonPathInternalCh>
 8003e20:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d013      	beq.n	8003e52 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed4 <ADC_Enable+0x124>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	099b      	lsrs	r3, r3, #6
 8003e30:	4a29      	ldr	r2, [pc, #164]	@ (8003ed8 <ADC_Enable+0x128>)
 8003e32:	fba2 2303 	umull	r2, r3, r2, r3
 8003e36:	099b      	lsrs	r3, r3, #6
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	4413      	add	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e44:	e002      	b.n	8003e4c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1f9      	bne.n	8003e46 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003e52:	f7fe fe6f 	bl	8002b34 <HAL_GetTick>
 8003e56:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e58:	e028      	b.n	8003eac <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7ff f858 	bl	8002f14 <LL_ADC_IsEnabled>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d104      	bne.n	8003e74 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7ff f828 	bl	8002ec4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e74:	f7fe fe5e 	bl	8002b34 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d914      	bls.n	8003eac <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d00d      	beq.n	8003eac <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e94:	f043 0210 	orr.w	r2, r3, #16
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea0:	f043 0201 	orr.w	r2, r3, #1
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e007      	b.n	8003ebc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d1cf      	bne.n	8003e5a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	8000003f 	.word	0x8000003f
 8003ec8:	50000100 	.word	0x50000100
 8003ecc:	50000300 	.word	0x50000300
 8003ed0:	50000700 	.word	0x50000700
 8003ed4:	20000000 	.word	0x20000000
 8003ed8:	053e2d63 	.word	0x053e2d63

08003edc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7ff f826 	bl	8002f3a <LL_ADC_IsDisableOngoing>
 8003eee:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff f80d 	bl	8002f14 <LL_ADC_IsEnabled>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d047      	beq.n	8003f90 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d144      	bne.n	8003f90 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 030d 	and.w	r3, r3, #13
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d10c      	bne.n	8003f2e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7fe ffe7 	bl	8002eec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2203      	movs	r2, #3
 8003f24:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f26:	f7fe fe05 	bl	8002b34 <HAL_GetTick>
 8003f2a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f2c:	e029      	b.n	8003f82 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f32:	f043 0210 	orr.w	r2, r3, #16
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f3e:	f043 0201 	orr.w	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e023      	b.n	8003f92 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f4a:	f7fe fdf3 	bl	8002b34 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d914      	bls.n	8003f82 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00d      	beq.n	8003f82 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f6a:	f043 0210 	orr.w	r2, r3, #16
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f76:	f043 0201 	orr.w	r2, r3, #1
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e007      	b.n	8003f92 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1dc      	bne.n	8003f4a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3710      	adds	r7, #16
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b084      	sub	sp, #16
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d14b      	bne.n	800404c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d021      	beq.n	8004012 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fe fe8c 	bl	8002cf0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d032      	beq.n	8004044 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d12b      	bne.n	8004044 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ffc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d11f      	bne.n	8004044 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004008:	f043 0201 	orr.w	r2, r3, #1
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004010:	e018      	b.n	8004044 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d111      	bne.n	8004044 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004024:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004030:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d105      	bne.n	8004044 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800403c:	f043 0201 	orr.w	r2, r3, #1
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f7ff fa55 	bl	80034f4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800404a:	e00e      	b.n	800406a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004050:	f003 0310 	and.w	r3, r3, #16
 8004054:	2b00      	cmp	r3, #0
 8004056:	d003      	beq.n	8004060 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f7ff fa5f 	bl	800351c <HAL_ADC_ErrorCallback>
}
 800405e:	e004      	b.n	800406a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4798      	blx	r3
}
 800406a:	bf00      	nop
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b084      	sub	sp, #16
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800407e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f7ff fa41 	bl	8003508 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004086:	bf00      	nop
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b084      	sub	sp, #16
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800409a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ac:	f043 0204 	orr.w	r2, r3, #4
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80040b4:	68f8      	ldr	r0, [r7, #12]
 80040b6:	f7ff fa31 	bl	800351c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80040ba:	bf00      	nop
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <LL_ADC_IsEnabled>:
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d101      	bne.n	80040da <LL_ADC_IsEnabled+0x18>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <LL_ADC_IsEnabled+0x1a>
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <LL_ADC_StartCalibration>:
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80040fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004104:	4313      	orrs	r3, r2
 8004106:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	609a      	str	r2, [r3, #8]
}
 800410e:	bf00      	nop
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr

0800411a <LL_ADC_IsCalibrationOnGoing>:
{
 800411a:	b480      	push	{r7}
 800411c:	b083      	sub	sp, #12
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800412a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800412e:	d101      	bne.n	8004134 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	370c      	adds	r7, #12
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr

08004142 <LL_ADC_REG_IsConversionOngoing>:
{
 8004142:	b480      	push	{r7}
 8004144:	b083      	sub	sp, #12
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 0304 	and.w	r3, r3, #4
 8004152:	2b04      	cmp	r3, #4
 8004154:	d101      	bne.n	800415a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004156:	2301      	movs	r3, #1
 8004158:	e000      	b.n	800415c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004172:	2300      	movs	r3, #0
 8004174:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_ADCEx_Calibration_Start+0x1c>
 8004180:	2302      	movs	r3, #2
 8004182:	e04d      	b.n	8004220 <HAL_ADCEx_Calibration_Start+0xb8>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7ff fea5 	bl	8003edc <ADC_Disable>
 8004192:	4603      	mov	r3, r0
 8004194:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004196:	7bfb      	ldrb	r3, [r7, #15]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d136      	bne.n	800420a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041a0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80041a4:	f023 0302 	bic.w	r3, r3, #2
 80041a8:	f043 0202 	orr.w	r2, r3, #2
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6839      	ldr	r1, [r7, #0]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff ff96 	bl	80040e8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80041bc:	e014      	b.n	80041e8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	3301      	adds	r3, #1
 80041c2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	4a18      	ldr	r2, [pc, #96]	@ (8004228 <HAL_ADCEx_Calibration_Start+0xc0>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d90d      	bls.n	80041e8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d0:	f023 0312 	bic.w	r3, r3, #18
 80041d4:	f043 0210 	orr.w	r2, r3, #16
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e01b      	b.n	8004220 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff ff94 	bl	800411a <LL_ADC_IsCalibrationOnGoing>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1e2      	bne.n	80041be <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041fc:	f023 0303 	bic.w	r3, r3, #3
 8004200:	f043 0201 	orr.w	r2, r3, #1
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004208:	e005      	b.n	8004216 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800420e:	f043 0210 	orr.w	r2, r3, #16
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800421e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004220:	4618      	mov	r0, r3
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	0004de01 	.word	0x0004de01

0800422c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800422c:	b590      	push	{r4, r7, lr}
 800422e:	b0a1      	sub	sp, #132	@ 0x84
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004236:	2300      	movs	r3, #0
 8004238:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004242:	2b01      	cmp	r3, #1
 8004244:	d101      	bne.n	800424a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004246:	2302      	movs	r3, #2
 8004248:	e0e7      	b.n	800441a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004252:	2300      	movs	r3, #0
 8004254:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004256:	2300      	movs	r3, #0
 8004258:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004262:	d102      	bne.n	800426a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004264:	4b6f      	ldr	r3, [pc, #444]	@ (8004424 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004266:	60bb      	str	r3, [r7, #8]
 8004268:	e009      	b.n	800427e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a6e      	ldr	r2, [pc, #440]	@ (8004428 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d102      	bne.n	800427a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004274:	4b6d      	ldr	r3, [pc, #436]	@ (800442c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004276:	60bb      	str	r3, [r7, #8]
 8004278:	e001      	b.n	800427e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800427a:	2300      	movs	r3, #0
 800427c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10b      	bne.n	800429c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004288:	f043 0220 	orr.w	r2, r3, #32
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e0be      	b.n	800441a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff ff4f 	bl	8004142 <LL_ADC_REG_IsConversionOngoing>
 80042a4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff ff49 	bl	8004142 <LL_ADC_REG_IsConversionOngoing>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f040 80a0 	bne.w	80043f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80042b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f040 809c 	bne.w	80043f8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042c8:	d004      	beq.n	80042d4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a55      	ldr	r2, [pc, #340]	@ (8004424 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d101      	bne.n	80042d8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80042d4:	4b56      	ldr	r3, [pc, #344]	@ (8004430 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80042d6:	e000      	b.n	80042da <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80042d8:	4b56      	ldr	r3, [pc, #344]	@ (8004434 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80042da:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d04b      	beq.n	800437c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80042e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	6859      	ldr	r1, [r3, #4]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80042f6:	035b      	lsls	r3, r3, #13
 80042f8:	430b      	orrs	r3, r1
 80042fa:	431a      	orrs	r2, r3
 80042fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042fe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004308:	d004      	beq.n	8004314 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a45      	ldr	r2, [pc, #276]	@ (8004424 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d10f      	bne.n	8004334 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004314:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004318:	f7ff fed3 	bl	80040c2 <LL_ADC_IsEnabled>
 800431c:	4604      	mov	r4, r0
 800431e:	4841      	ldr	r0, [pc, #260]	@ (8004424 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004320:	f7ff fecf 	bl	80040c2 <LL_ADC_IsEnabled>
 8004324:	4603      	mov	r3, r0
 8004326:	4323      	orrs	r3, r4
 8004328:	2b00      	cmp	r3, #0
 800432a:	bf0c      	ite	eq
 800432c:	2301      	moveq	r3, #1
 800432e:	2300      	movne	r3, #0
 8004330:	b2db      	uxtb	r3, r3
 8004332:	e012      	b.n	800435a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004334:	483c      	ldr	r0, [pc, #240]	@ (8004428 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004336:	f7ff fec4 	bl	80040c2 <LL_ADC_IsEnabled>
 800433a:	4604      	mov	r4, r0
 800433c:	483b      	ldr	r0, [pc, #236]	@ (800442c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800433e:	f7ff fec0 	bl	80040c2 <LL_ADC_IsEnabled>
 8004342:	4603      	mov	r3, r0
 8004344:	431c      	orrs	r4, r3
 8004346:	483c      	ldr	r0, [pc, #240]	@ (8004438 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004348:	f7ff febb 	bl	80040c2 <LL_ADC_IsEnabled>
 800434c:	4603      	mov	r3, r0
 800434e:	4323      	orrs	r3, r4
 8004350:	2b00      	cmp	r3, #0
 8004352:	bf0c      	ite	eq
 8004354:	2301      	moveq	r3, #1
 8004356:	2300      	movne	r3, #0
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d056      	beq.n	800440c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800435e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004366:	f023 030f 	bic.w	r3, r3, #15
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	6811      	ldr	r1, [r2, #0]
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	6892      	ldr	r2, [r2, #8]
 8004372:	430a      	orrs	r2, r1
 8004374:	431a      	orrs	r2, r3
 8004376:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004378:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800437a:	e047      	b.n	800440c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800437c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004384:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004386:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004390:	d004      	beq.n	800439c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a23      	ldr	r2, [pc, #140]	@ (8004424 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d10f      	bne.n	80043bc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800439c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80043a0:	f7ff fe8f 	bl	80040c2 <LL_ADC_IsEnabled>
 80043a4:	4604      	mov	r4, r0
 80043a6:	481f      	ldr	r0, [pc, #124]	@ (8004424 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80043a8:	f7ff fe8b 	bl	80040c2 <LL_ADC_IsEnabled>
 80043ac:	4603      	mov	r3, r0
 80043ae:	4323      	orrs	r3, r4
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	bf0c      	ite	eq
 80043b4:	2301      	moveq	r3, #1
 80043b6:	2300      	movne	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	e012      	b.n	80043e2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80043bc:	481a      	ldr	r0, [pc, #104]	@ (8004428 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80043be:	f7ff fe80 	bl	80040c2 <LL_ADC_IsEnabled>
 80043c2:	4604      	mov	r4, r0
 80043c4:	4819      	ldr	r0, [pc, #100]	@ (800442c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80043c6:	f7ff fe7c 	bl	80040c2 <LL_ADC_IsEnabled>
 80043ca:	4603      	mov	r3, r0
 80043cc:	431c      	orrs	r4, r3
 80043ce:	481a      	ldr	r0, [pc, #104]	@ (8004438 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80043d0:	f7ff fe77 	bl	80040c2 <LL_ADC_IsEnabled>
 80043d4:	4603      	mov	r3, r0
 80043d6:	4323      	orrs	r3, r4
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf0c      	ite	eq
 80043dc:	2301      	moveq	r3, #1
 80043de:	2300      	movne	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d012      	beq.n	800440c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80043e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80043ee:	f023 030f 	bic.w	r3, r3, #15
 80043f2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80043f4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80043f6:	e009      	b.n	800440c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043fc:	f043 0220 	orr.w	r2, r3, #32
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800440a:	e000      	b.n	800440e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800440c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004416:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800441a:	4618      	mov	r0, r3
 800441c:	3784      	adds	r7, #132	@ 0x84
 800441e:	46bd      	mov	sp, r7
 8004420:	bd90      	pop	{r4, r7, pc}
 8004422:	bf00      	nop
 8004424:	50000100 	.word	0x50000100
 8004428:	50000400 	.word	0x50000400
 800442c:	50000500 	.word	0x50000500
 8004430:	50000300 	.word	0x50000300
 8004434:	50000700 	.word	0x50000700
 8004438:	50000600 	.word	0x50000600

0800443c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800444c:	4b0c      	ldr	r3, [pc, #48]	@ (8004480 <__NVIC_SetPriorityGrouping+0x44>)
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004458:	4013      	ands	r3, r2
 800445a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800446c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800446e:	4a04      	ldr	r2, [pc, #16]	@ (8004480 <__NVIC_SetPriorityGrouping+0x44>)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	60d3      	str	r3, [r2, #12]
}
 8004474:	bf00      	nop
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr
 8004480:	e000ed00 	.word	0xe000ed00

08004484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004488:	4b04      	ldr	r3, [pc, #16]	@ (800449c <__NVIC_GetPriorityGrouping+0x18>)
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	0a1b      	lsrs	r3, r3, #8
 800448e:	f003 0307 	and.w	r3, r3, #7
}
 8004492:	4618      	mov	r0, r3
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr
 800449c:	e000ed00 	.word	0xe000ed00

080044a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	4603      	mov	r3, r0
 80044a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	db0b      	blt.n	80044ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044b2:	79fb      	ldrb	r3, [r7, #7]
 80044b4:	f003 021f 	and.w	r2, r3, #31
 80044b8:	4907      	ldr	r1, [pc, #28]	@ (80044d8 <__NVIC_EnableIRQ+0x38>)
 80044ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044be:	095b      	lsrs	r3, r3, #5
 80044c0:	2001      	movs	r0, #1
 80044c2:	fa00 f202 	lsl.w	r2, r0, r2
 80044c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80044ca:	bf00      	nop
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	e000e100 	.word	0xe000e100

080044dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	4603      	mov	r3, r0
 80044e4:	6039      	str	r1, [r7, #0]
 80044e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	db0a      	blt.n	8004506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	490c      	ldr	r1, [pc, #48]	@ (8004528 <__NVIC_SetPriority+0x4c>)
 80044f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044fa:	0112      	lsls	r2, r2, #4
 80044fc:	b2d2      	uxtb	r2, r2
 80044fe:	440b      	add	r3, r1
 8004500:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004504:	e00a      	b.n	800451c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	b2da      	uxtb	r2, r3
 800450a:	4908      	ldr	r1, [pc, #32]	@ (800452c <__NVIC_SetPriority+0x50>)
 800450c:	79fb      	ldrb	r3, [r7, #7]
 800450e:	f003 030f 	and.w	r3, r3, #15
 8004512:	3b04      	subs	r3, #4
 8004514:	0112      	lsls	r2, r2, #4
 8004516:	b2d2      	uxtb	r2, r2
 8004518:	440b      	add	r3, r1
 800451a:	761a      	strb	r2, [r3, #24]
}
 800451c:	bf00      	nop
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	e000e100 	.word	0xe000e100
 800452c:	e000ed00 	.word	0xe000ed00

08004530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004530:	b480      	push	{r7}
 8004532:	b089      	sub	sp, #36	@ 0x24
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	f1c3 0307 	rsb	r3, r3, #7
 800454a:	2b04      	cmp	r3, #4
 800454c:	bf28      	it	cs
 800454e:	2304      	movcs	r3, #4
 8004550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	3304      	adds	r3, #4
 8004556:	2b06      	cmp	r3, #6
 8004558:	d902      	bls.n	8004560 <NVIC_EncodePriority+0x30>
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	3b03      	subs	r3, #3
 800455e:	e000      	b.n	8004562 <NVIC_EncodePriority+0x32>
 8004560:	2300      	movs	r3, #0
 8004562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004564:	f04f 32ff 	mov.w	r2, #4294967295
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	fa02 f303 	lsl.w	r3, r2, r3
 800456e:	43da      	mvns	r2, r3
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	401a      	ands	r2, r3
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004578:	f04f 31ff 	mov.w	r1, #4294967295
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	fa01 f303 	lsl.w	r3, r1, r3
 8004582:	43d9      	mvns	r1, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004588:	4313      	orrs	r3, r2
         );
}
 800458a:	4618      	mov	r0, r3
 800458c:	3724      	adds	r7, #36	@ 0x24
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr

08004596 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b082      	sub	sp, #8
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7ff ff4c 	bl	800443c <__NVIC_SetPriorityGrouping>
}
 80045a4:	bf00      	nop
 80045a6:	3708      	adds	r7, #8
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80045ba:	f7ff ff63 	bl	8004484 <__NVIC_GetPriorityGrouping>
 80045be:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	68b9      	ldr	r1, [r7, #8]
 80045c4:	6978      	ldr	r0, [r7, #20]
 80045c6:	f7ff ffb3 	bl	8004530 <NVIC_EncodePriority>
 80045ca:	4602      	mov	r2, r0
 80045cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045d0:	4611      	mov	r1, r2
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7ff ff82 	bl	80044dc <__NVIC_SetPriority>
}
 80045d8:	bf00      	nop
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	4603      	mov	r3, r0
 80045e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7ff ff56 	bl	80044a0 <__NVIC_EnableIRQ>
}
 80045f4:	bf00      	nop
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d101      	bne.n	800460e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e08d      	b.n	800472a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	461a      	mov	r2, r3
 8004614:	4b47      	ldr	r3, [pc, #284]	@ (8004734 <HAL_DMA_Init+0x138>)
 8004616:	429a      	cmp	r2, r3
 8004618:	d80f      	bhi.n	800463a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	4b45      	ldr	r3, [pc, #276]	@ (8004738 <HAL_DMA_Init+0x13c>)
 8004622:	4413      	add	r3, r2
 8004624:	4a45      	ldr	r2, [pc, #276]	@ (800473c <HAL_DMA_Init+0x140>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	091b      	lsrs	r3, r3, #4
 800462c:	009a      	lsls	r2, r3, #2
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a42      	ldr	r2, [pc, #264]	@ (8004740 <HAL_DMA_Init+0x144>)
 8004636:	641a      	str	r2, [r3, #64]	@ 0x40
 8004638:	e00e      	b.n	8004658 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	461a      	mov	r2, r3
 8004640:	4b40      	ldr	r3, [pc, #256]	@ (8004744 <HAL_DMA_Init+0x148>)
 8004642:	4413      	add	r3, r2
 8004644:	4a3d      	ldr	r2, [pc, #244]	@ (800473c <HAL_DMA_Init+0x140>)
 8004646:	fba2 2303 	umull	r2, r3, r2, r3
 800464a:	091b      	lsrs	r3, r3, #4
 800464c:	009a      	lsls	r2, r3, #2
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a3c      	ldr	r2, [pc, #240]	@ (8004748 <HAL_DMA_Init+0x14c>)
 8004656:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800466e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004672:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800467c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004688:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004694:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	4313      	orrs	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 fa76 	bl	8004b9c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046b8:	d102      	bne.n	80046c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80046d4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d010      	beq.n	8004700 <HAL_DMA_Init+0x104>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d80c      	bhi.n	8004700 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 fa96 	bl	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046f0:	2200      	movs	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80046fc:	605a      	str	r2, [r3, #4]
 80046fe:	e008      	b.n	8004712 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	40020407 	.word	0x40020407
 8004738:	bffdfff8 	.word	0xbffdfff8
 800473c:	cccccccd 	.word	0xcccccccd
 8004740:	40020000 	.word	0x40020000
 8004744:	bffdfbf8 	.word	0xbffdfbf8
 8004748:	40020400 	.word	0x40020400

0800474c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
 8004758:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800475a:	2300      	movs	r3, #0
 800475c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004764:	2b01      	cmp	r3, #1
 8004766:	d101      	bne.n	800476c <HAL_DMA_Start_IT+0x20>
 8004768:	2302      	movs	r3, #2
 800476a:	e066      	b.n	800483a <HAL_DMA_Start_IT+0xee>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2b01      	cmp	r3, #1
 800477e:	d155      	bne.n	800482c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0201 	bic.w	r2, r2, #1
 800479c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	68b9      	ldr	r1, [r7, #8]
 80047a4:	68f8      	ldr	r0, [r7, #12]
 80047a6:	f000 f9bb 	bl	8004b20 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d008      	beq.n	80047c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f042 020e 	orr.w	r2, r2, #14
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	e00f      	b.n	80047e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 0204 	bic.w	r2, r2, #4
 80047d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f042 020a 	orr.w	r2, r2, #10
 80047e2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d007      	beq.n	8004802 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004800:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004806:	2b00      	cmp	r3, #0
 8004808:	d007      	beq.n	800481a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004814:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004818:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f042 0201 	orr.w	r2, r2, #1
 8004828:	601a      	str	r2, [r3, #0]
 800482a:	e005      	b.n	8004838 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004834:	2302      	movs	r3, #2
 8004836:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004838:	7dfb      	ldrb	r3, [r7, #23]
}
 800483a:	4618      	mov	r0, r3
 800483c:	3718      	adds	r7, #24
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004842:	b480      	push	{r7}
 8004844:	b085      	sub	sp, #20
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800484a:	2300      	movs	r3, #0
 800484c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b02      	cmp	r3, #2
 8004858:	d005      	beq.n	8004866 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2204      	movs	r2, #4
 800485e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	73fb      	strb	r3, [r7, #15]
 8004864:	e037      	b.n	80048d6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 020e 	bic.w	r2, r2, #14
 8004874:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004880:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004884:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0201 	bic.w	r2, r2, #1
 8004894:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489a:	f003 021f 	and.w	r2, r3, #31
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a2:	2101      	movs	r1, #1
 80048a4:	fa01 f202 	lsl.w	r2, r1, r2
 80048a8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048b2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d00c      	beq.n	80048d6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048ca:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048d4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80048e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048fc:	2300      	movs	r3, #0
 80048fe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004906:	b2db      	uxtb	r3, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d00d      	beq.n	8004928 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2204      	movs	r2, #4
 8004910:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	73fb      	strb	r3, [r7, #15]
 8004926:	e047      	b.n	80049b8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f022 020e 	bic.w	r2, r2, #14
 8004936:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f022 0201 	bic.w	r2, r2, #1
 8004946:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004952:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004956:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495c:	f003 021f 	and.w	r2, r3, #31
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004964:	2101      	movs	r1, #1
 8004966:	fa01 f202 	lsl.w	r2, r1, r2
 800496a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004974:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00c      	beq.n	8004998 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004988:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800498c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004996:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	4798      	blx	r3
    }
  }
  return status;
 80049b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b084      	sub	sp, #16
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049de:	f003 031f 	and.w	r3, r3, #31
 80049e2:	2204      	movs	r2, #4
 80049e4:	409a      	lsls	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	4013      	ands	r3, r2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d026      	beq.n	8004a3c <HAL_DMA_IRQHandler+0x7a>
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d021      	beq.n	8004a3c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0320 	and.w	r3, r3, #32
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d107      	bne.n	8004a16 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f022 0204 	bic.w	r2, r2, #4
 8004a14:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1a:	f003 021f 	and.w	r2, r3, #31
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a22:	2104      	movs	r1, #4
 8004a24:	fa01 f202 	lsl.w	r2, r1, r2
 8004a28:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d071      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004a3a:	e06c      	b.n	8004b16 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	2202      	movs	r2, #2
 8004a46:	409a      	lsls	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d02e      	beq.n	8004aae <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d029      	beq.n	8004aae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0320 	and.w	r3, r3, #32
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d10b      	bne.n	8004a80 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 020a 	bic.w	r2, r2, #10
 8004a76:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a84:	f003 021f 	and.w	r2, r3, #31
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	2102      	movs	r1, #2
 8004a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a92:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d038      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004aac:	e033      	b.n	8004b16 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab2:	f003 031f 	and.w	r3, r3, #31
 8004ab6:	2208      	movs	r2, #8
 8004ab8:	409a      	lsls	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	4013      	ands	r3, r2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d02a      	beq.n	8004b18 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f003 0308 	and.w	r3, r3, #8
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d025      	beq.n	8004b18 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 020e 	bic.w	r2, r2, #14
 8004ada:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae0:	f003 021f 	and.w	r2, r3, #31
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae8:	2101      	movs	r1, #1
 8004aea:	fa01 f202 	lsl.w	r2, r1, r2
 8004aee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d004      	beq.n	8004b18 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004b16:	bf00      	nop
 8004b18:	bf00      	nop
}
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
 8004b2c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b36:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d004      	beq.n	8004b4a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b48:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4e:	f003 021f 	and.w	r2, r3, #31
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b56:	2101      	movs	r1, #1
 8004b58:	fa01 f202 	lsl.w	r2, r1, r2
 8004b5c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	683a      	ldr	r2, [r7, #0]
 8004b64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	2b10      	cmp	r3, #16
 8004b6c:	d108      	bne.n	8004b80 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b7e:	e007      	b.n	8004b90 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	60da      	str	r2, [r3, #12]
}
 8004b90:	bf00      	nop
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	461a      	mov	r2, r3
 8004baa:	4b16      	ldr	r3, [pc, #88]	@ (8004c04 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d802      	bhi.n	8004bb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004bb0:	4b15      	ldr	r3, [pc, #84]	@ (8004c08 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004bb2:	617b      	str	r3, [r7, #20]
 8004bb4:	e001      	b.n	8004bba <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004bb6:	4b15      	ldr	r3, [pc, #84]	@ (8004c0c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004bb8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	3b08      	subs	r3, #8
 8004bc6:	4a12      	ldr	r2, [pc, #72]	@ (8004c10 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bcc:	091b      	lsrs	r3, r3, #4
 8004bce:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bd4:	089b      	lsrs	r3, r3, #2
 8004bd6:	009a      	lsls	r2, r3, #2
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	4413      	add	r3, r2
 8004bdc:	461a      	mov	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a0b      	ldr	r2, [pc, #44]	@ (8004c14 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004be6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f003 031f 	and.w	r3, r3, #31
 8004bee:	2201      	movs	r2, #1
 8004bf0:	409a      	lsls	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004bf6:	bf00      	nop
 8004bf8:	371c      	adds	r7, #28
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40020407 	.word	0x40020407
 8004c08:	40020800 	.word	0x40020800
 8004c0c:	40020820 	.word	0x40020820
 8004c10:	cccccccd 	.word	0xcccccccd
 8004c14:	40020880 	.word	0x40020880

08004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004c2c:	4413      	add	r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	461a      	mov	r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a08      	ldr	r2, [pc, #32]	@ (8004c5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004c3a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	f003 031f 	and.w	r3, r3, #31
 8004c44:	2201      	movs	r2, #1
 8004c46:	409a      	lsls	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004c4c:	bf00      	nop
 8004c4e:	3714      	adds	r7, #20
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr
 8004c58:	1000823f 	.word	0x1000823f
 8004c5c:	40020940 	.word	0x40020940

08004c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b087      	sub	sp, #28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004c6e:	e15a      	b.n	8004f26 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	2101      	movs	r1, #1
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	fa01 f303 	lsl.w	r3, r1, r3
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	f000 814c 	beq.w	8004f20 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f003 0303 	and.w	r3, r3, #3
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d005      	beq.n	8004ca0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d130      	bne.n	8004d02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	2203      	movs	r2, #3
 8004cac:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb0:	43db      	mvns	r3, r3
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	68da      	ldr	r2, [r3, #12]
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	005b      	lsls	r3, r3, #1
 8004cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	fa02 f303 	lsl.w	r3, r2, r3
 8004cde:	43db      	mvns	r3, r3
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	091b      	lsrs	r3, r3, #4
 8004cec:	f003 0201 	and.w	r2, r3, #1
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	f003 0303 	and.w	r3, r3, #3
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	d017      	beq.n	8004d3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	2203      	movs	r2, #3
 8004d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1e:	43db      	mvns	r3, r3
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4013      	ands	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f003 0303 	and.w	r3, r3, #3
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d123      	bne.n	8004d92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	08da      	lsrs	r2, r3, #3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	3208      	adds	r2, #8
 8004d52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	f003 0307 	and.w	r3, r3, #7
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	220f      	movs	r2, #15
 8004d62:	fa02 f303 	lsl.w	r3, r2, r3
 8004d66:	43db      	mvns	r3, r3
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	691a      	ldr	r2, [r3, #16]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	f003 0307 	and.w	r3, r3, #7
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	08da      	lsrs	r2, r3, #3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	3208      	adds	r2, #8
 8004d8c:	6939      	ldr	r1, [r7, #16]
 8004d8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	2203      	movs	r2, #3
 8004d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004da2:	43db      	mvns	r3, r3
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	4013      	ands	r3, r2
 8004da8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f003 0203 	and.w	r2, r3, #3
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f000 80a6 	beq.w	8004f20 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dd4:	4b5b      	ldr	r3, [pc, #364]	@ (8004f44 <HAL_GPIO_Init+0x2e4>)
 8004dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dd8:	4a5a      	ldr	r2, [pc, #360]	@ (8004f44 <HAL_GPIO_Init+0x2e4>)
 8004dda:	f043 0301 	orr.w	r3, r3, #1
 8004dde:	6613      	str	r3, [r2, #96]	@ 0x60
 8004de0:	4b58      	ldr	r3, [pc, #352]	@ (8004f44 <HAL_GPIO_Init+0x2e4>)
 8004de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	60bb      	str	r3, [r7, #8]
 8004dea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004dec:	4a56      	ldr	r2, [pc, #344]	@ (8004f48 <HAL_GPIO_Init+0x2e8>)
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	089b      	lsrs	r3, r3, #2
 8004df2:	3302      	adds	r3, #2
 8004df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f003 0303 	and.w	r3, r3, #3
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	220f      	movs	r2, #15
 8004e04:	fa02 f303 	lsl.w	r3, r2, r3
 8004e08:	43db      	mvns	r3, r3
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004e16:	d01f      	beq.n	8004e58 <HAL_GPIO_Init+0x1f8>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a4c      	ldr	r2, [pc, #304]	@ (8004f4c <HAL_GPIO_Init+0x2ec>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d019      	beq.n	8004e54 <HAL_GPIO_Init+0x1f4>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4a4b      	ldr	r2, [pc, #300]	@ (8004f50 <HAL_GPIO_Init+0x2f0>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d013      	beq.n	8004e50 <HAL_GPIO_Init+0x1f0>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a4a      	ldr	r2, [pc, #296]	@ (8004f54 <HAL_GPIO_Init+0x2f4>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d00d      	beq.n	8004e4c <HAL_GPIO_Init+0x1ec>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a49      	ldr	r2, [pc, #292]	@ (8004f58 <HAL_GPIO_Init+0x2f8>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d007      	beq.n	8004e48 <HAL_GPIO_Init+0x1e8>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a48      	ldr	r2, [pc, #288]	@ (8004f5c <HAL_GPIO_Init+0x2fc>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d101      	bne.n	8004e44 <HAL_GPIO_Init+0x1e4>
 8004e40:	2305      	movs	r3, #5
 8004e42:	e00a      	b.n	8004e5a <HAL_GPIO_Init+0x1fa>
 8004e44:	2306      	movs	r3, #6
 8004e46:	e008      	b.n	8004e5a <HAL_GPIO_Init+0x1fa>
 8004e48:	2304      	movs	r3, #4
 8004e4a:	e006      	b.n	8004e5a <HAL_GPIO_Init+0x1fa>
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e004      	b.n	8004e5a <HAL_GPIO_Init+0x1fa>
 8004e50:	2302      	movs	r3, #2
 8004e52:	e002      	b.n	8004e5a <HAL_GPIO_Init+0x1fa>
 8004e54:	2301      	movs	r3, #1
 8004e56:	e000      	b.n	8004e5a <HAL_GPIO_Init+0x1fa>
 8004e58:	2300      	movs	r3, #0
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	f002 0203 	and.w	r2, r2, #3
 8004e60:	0092      	lsls	r2, r2, #2
 8004e62:	4093      	lsls	r3, r2
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e6a:	4937      	ldr	r1, [pc, #220]	@ (8004f48 <HAL_GPIO_Init+0x2e8>)
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	089b      	lsrs	r3, r3, #2
 8004e70:	3302      	adds	r3, #2
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e78:	4b39      	ldr	r3, [pc, #228]	@ (8004f60 <HAL_GPIO_Init+0x300>)
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	43db      	mvns	r3, r3
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	4013      	ands	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004e94:	693a      	ldr	r2, [r7, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e9c:	4a30      	ldr	r2, [pc, #192]	@ (8004f60 <HAL_GPIO_Init+0x300>)
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8004f60 <HAL_GPIO_Init+0x300>)
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	43db      	mvns	r3, r3
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	4013      	ands	r3, r2
 8004eb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ec6:	4a26      	ldr	r2, [pc, #152]	@ (8004f60 <HAL_GPIO_Init+0x300>)
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004ecc:	4b24      	ldr	r3, [pc, #144]	@ (8004f60 <HAL_GPIO_Init+0x300>)
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	43db      	mvns	r3, r3
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	4013      	ands	r3, r2
 8004eda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004ef0:	4a1b      	ldr	r2, [pc, #108]	@ (8004f60 <HAL_GPIO_Init+0x300>)
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8004f60 <HAL_GPIO_Init+0x300>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	43db      	mvns	r3, r3
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	4013      	ands	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004f1a:	4a11      	ldr	r2, [pc, #68]	@ (8004f60 <HAL_GPIO_Init+0x300>)
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	3301      	adds	r3, #1
 8004f24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f47f ae9d 	bne.w	8004c70 <HAL_GPIO_Init+0x10>
  }
}
 8004f36:	bf00      	nop
 8004f38:	bf00      	nop
 8004f3a:	371c      	adds	r7, #28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	40021000 	.word	0x40021000
 8004f48:	40010000 	.word	0x40010000
 8004f4c:	48000400 	.word	0x48000400
 8004f50:	48000800 	.word	0x48000800
 8004f54:	48000c00 	.word	0x48000c00
 8004f58:	48001000 	.word	0x48001000
 8004f5c:	48001400 	.word	0x48001400
 8004f60:	40010400 	.word	0x40010400

08004f64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	807b      	strh	r3, [r7, #2]
 8004f70:	4613      	mov	r3, r2
 8004f72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f74:	787b      	ldrb	r3, [r7, #1]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f7a:	887a      	ldrh	r2, [r7, #2]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f80:	e002      	b.n	8004f88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f82:	887a      	ldrh	r2, [r7, #2]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004f88:	bf00      	nop
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b085      	sub	sp, #20
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004fa6:	887a      	ldrh	r2, [r7, #2]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	4013      	ands	r3, r2
 8004fac:	041a      	lsls	r2, r3, #16
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	43d9      	mvns	r1, r3
 8004fb2:	887b      	ldrh	r3, [r7, #2]
 8004fb4:	400b      	ands	r3, r1
 8004fb6:	431a      	orrs	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	619a      	str	r2, [r3, #24]
}
 8004fbc:	bf00      	nop
 8004fbe:	3714      	adds	r7, #20
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	4603      	mov	r3, r0
 8004fd0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004fd2:	4b08      	ldr	r3, [pc, #32]	@ (8004ff4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fd4:	695a      	ldr	r2, [r3, #20]
 8004fd6:	88fb      	ldrh	r3, [r7, #6]
 8004fd8:	4013      	ands	r3, r2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d006      	beq.n	8004fec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004fde:	4a05      	ldr	r2, [pc, #20]	@ (8004ff4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fe0:	88fb      	ldrh	r3, [r7, #6]
 8004fe2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004fe4:	88fb      	ldrh	r3, [r7, #6]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 f806 	bl	8004ff8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004fec:	bf00      	nop
 8004fee:	3708      	adds	r7, #8
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	40010400 	.word	0x40010400

08004ff8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	4603      	mov	r3, r0
 8005000:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
	...

08005010 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d141      	bne.n	80050a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800501e:	4b4b      	ldr	r3, [pc, #300]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005026:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800502a:	d131      	bne.n	8005090 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800502c:	4b47      	ldr	r3, [pc, #284]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800502e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005032:	4a46      	ldr	r2, [pc, #280]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005034:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005038:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800503c:	4b43      	ldr	r3, [pc, #268]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005044:	4a41      	ldr	r2, [pc, #260]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005046:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800504a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800504c:	4b40      	ldr	r3, [pc, #256]	@ (8005150 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2232      	movs	r2, #50	@ 0x32
 8005052:	fb02 f303 	mul.w	r3, r2, r3
 8005056:	4a3f      	ldr	r2, [pc, #252]	@ (8005154 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005058:	fba2 2303 	umull	r2, r3, r2, r3
 800505c:	0c9b      	lsrs	r3, r3, #18
 800505e:	3301      	adds	r3, #1
 8005060:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005062:	e002      	b.n	800506a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	3b01      	subs	r3, #1
 8005068:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800506a:	4b38      	ldr	r3, [pc, #224]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005072:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005076:	d102      	bne.n	800507e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1f2      	bne.n	8005064 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800507e:	4b33      	ldr	r3, [pc, #204]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800508a:	d158      	bne.n	800513e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e057      	b.n	8005140 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005090:	4b2e      	ldr	r3, [pc, #184]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005096:	4a2d      	ldr	r2, [pc, #180]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005098:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800509c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80050a0:	e04d      	b.n	800513e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050a8:	d141      	bne.n	800512e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80050aa:	4b28      	ldr	r3, [pc, #160]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80050b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b6:	d131      	bne.n	800511c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050b8:	4b24      	ldr	r3, [pc, #144]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050be:	4a23      	ldr	r2, [pc, #140]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80050c8:	4b20      	ldr	r3, [pc, #128]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80050d0:	4a1e      	ldr	r2, [pc, #120]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80050d8:	4b1d      	ldr	r3, [pc, #116]	@ (8005150 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2232      	movs	r2, #50	@ 0x32
 80050de:	fb02 f303 	mul.w	r3, r2, r3
 80050e2:	4a1c      	ldr	r2, [pc, #112]	@ (8005154 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80050e4:	fba2 2303 	umull	r2, r3, r2, r3
 80050e8:	0c9b      	lsrs	r3, r3, #18
 80050ea:	3301      	adds	r3, #1
 80050ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050ee:	e002      	b.n	80050f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	3b01      	subs	r3, #1
 80050f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050f6:	4b15      	ldr	r3, [pc, #84]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005102:	d102      	bne.n	800510a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1f2      	bne.n	80050f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800510a:	4b10      	ldr	r3, [pc, #64]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005112:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005116:	d112      	bne.n	800513e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e011      	b.n	8005140 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800511c:	4b0b      	ldr	r3, [pc, #44]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800511e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005122:	4a0a      	ldr	r2, [pc, #40]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005124:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005128:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800512c:	e007      	b.n	800513e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800512e:	4b07      	ldr	r3, [pc, #28]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005136:	4a05      	ldr	r2, [pc, #20]	@ (800514c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005138:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800513c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	3714      	adds	r7, #20
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr
 800514c:	40007000 	.word	0x40007000
 8005150:	20000000 	.word	0x20000000
 8005154:	431bde83 	.word	0x431bde83

08005158 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005158:	b480      	push	{r7}
 800515a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800515c:	4b05      	ldr	r3, [pc, #20]	@ (8005174 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	4a04      	ldr	r2, [pc, #16]	@ (8005174 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005162:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005166:	6093      	str	r3, [r2, #8]
}
 8005168:	bf00      	nop
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	40007000 	.word	0x40007000

08005178 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b088      	sub	sp, #32
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e2fe      	b.n	8005788 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d075      	beq.n	8005282 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005196:	4b97      	ldr	r3, [pc, #604]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f003 030c 	and.w	r3, r3, #12
 800519e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051a0:	4b94      	ldr	r3, [pc, #592]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f003 0303 	and.w	r3, r3, #3
 80051a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	2b0c      	cmp	r3, #12
 80051ae:	d102      	bne.n	80051b6 <HAL_RCC_OscConfig+0x3e>
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	2b03      	cmp	r3, #3
 80051b4:	d002      	beq.n	80051bc <HAL_RCC_OscConfig+0x44>
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	2b08      	cmp	r3, #8
 80051ba:	d10b      	bne.n	80051d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051bc:	4b8d      	ldr	r3, [pc, #564]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d05b      	beq.n	8005280 <HAL_RCC_OscConfig+0x108>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d157      	bne.n	8005280 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e2d9      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051dc:	d106      	bne.n	80051ec <HAL_RCC_OscConfig+0x74>
 80051de:	4b85      	ldr	r3, [pc, #532]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a84      	ldr	r2, [pc, #528]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80051e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051e8:	6013      	str	r3, [r2, #0]
 80051ea:	e01d      	b.n	8005228 <HAL_RCC_OscConfig+0xb0>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051f4:	d10c      	bne.n	8005210 <HAL_RCC_OscConfig+0x98>
 80051f6:	4b7f      	ldr	r3, [pc, #508]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a7e      	ldr	r2, [pc, #504]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80051fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005200:	6013      	str	r3, [r2, #0]
 8005202:	4b7c      	ldr	r3, [pc, #496]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a7b      	ldr	r2, [pc, #492]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800520c:	6013      	str	r3, [r2, #0]
 800520e:	e00b      	b.n	8005228 <HAL_RCC_OscConfig+0xb0>
 8005210:	4b78      	ldr	r3, [pc, #480]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a77      	ldr	r2, [pc, #476]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800521a:	6013      	str	r3, [r2, #0]
 800521c:	4b75      	ldr	r3, [pc, #468]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a74      	ldr	r2, [pc, #464]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005222:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005226:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d013      	beq.n	8005258 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005230:	f7fd fc80 	bl	8002b34 <HAL_GetTick>
 8005234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005236:	e008      	b.n	800524a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005238:	f7fd fc7c 	bl	8002b34 <HAL_GetTick>
 800523c:	4602      	mov	r2, r0
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	2b64      	cmp	r3, #100	@ 0x64
 8005244:	d901      	bls.n	800524a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e29e      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800524a:	4b6a      	ldr	r3, [pc, #424]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d0f0      	beq.n	8005238 <HAL_RCC_OscConfig+0xc0>
 8005256:	e014      	b.n	8005282 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005258:	f7fd fc6c 	bl	8002b34 <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005260:	f7fd fc68 	bl	8002b34 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b64      	cmp	r3, #100	@ 0x64
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e28a      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005272:	4b60      	ldr	r3, [pc, #384]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1f0      	bne.n	8005260 <HAL_RCC_OscConfig+0xe8>
 800527e:	e000      	b.n	8005282 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	2b00      	cmp	r3, #0
 800528c:	d075      	beq.n	800537a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800528e:	4b59      	ldr	r3, [pc, #356]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f003 030c 	and.w	r3, r3, #12
 8005296:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005298:	4b56      	ldr	r3, [pc, #344]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f003 0303 	and.w	r3, r3, #3
 80052a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	2b0c      	cmp	r3, #12
 80052a6:	d102      	bne.n	80052ae <HAL_RCC_OscConfig+0x136>
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d002      	beq.n	80052b4 <HAL_RCC_OscConfig+0x13c>
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	2b04      	cmp	r3, #4
 80052b2:	d11f      	bne.n	80052f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052b4:	4b4f      	ldr	r3, [pc, #316]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d005      	beq.n	80052cc <HAL_RCC_OscConfig+0x154>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d101      	bne.n	80052cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e25d      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052cc:	4b49      	ldr	r3, [pc, #292]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	061b      	lsls	r3, r3, #24
 80052da:	4946      	ldr	r1, [pc, #280]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80052e0:	4b45      	ldr	r3, [pc, #276]	@ (80053f8 <HAL_RCC_OscConfig+0x280>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7fc f93d 	bl	8001564 <HAL_InitTick>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d043      	beq.n	8005378 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e249      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d023      	beq.n	8005344 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052fc:	4b3d      	ldr	r3, [pc, #244]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a3c      	ldr	r2, [pc, #240]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005306:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005308:	f7fd fc14 	bl	8002b34 <HAL_GetTick>
 800530c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800530e:	e008      	b.n	8005322 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005310:	f7fd fc10 	bl	8002b34 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	2b02      	cmp	r3, #2
 800531c:	d901      	bls.n	8005322 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e232      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005322:	4b34      	ldr	r3, [pc, #208]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800532a:	2b00      	cmp	r3, #0
 800532c:	d0f0      	beq.n	8005310 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800532e:	4b31      	ldr	r3, [pc, #196]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	061b      	lsls	r3, r3, #24
 800533c:	492d      	ldr	r1, [pc, #180]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 800533e:	4313      	orrs	r3, r2
 8005340:	604b      	str	r3, [r1, #4]
 8005342:	e01a      	b.n	800537a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005344:	4b2b      	ldr	r3, [pc, #172]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a2a      	ldr	r2, [pc, #168]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 800534a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800534e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005350:	f7fd fbf0 	bl	8002b34 <HAL_GetTick>
 8005354:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005356:	e008      	b.n	800536a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005358:	f7fd fbec 	bl	8002b34 <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	2b02      	cmp	r3, #2
 8005364:	d901      	bls.n	800536a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e20e      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800536a:	4b22      	ldr	r3, [pc, #136]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1f0      	bne.n	8005358 <HAL_RCC_OscConfig+0x1e0>
 8005376:	e000      	b.n	800537a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005378:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0308 	and.w	r3, r3, #8
 8005382:	2b00      	cmp	r3, #0
 8005384:	d041      	beq.n	800540a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d01c      	beq.n	80053c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800538e:	4b19      	ldr	r3, [pc, #100]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005390:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005394:	4a17      	ldr	r2, [pc, #92]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 8005396:	f043 0301 	orr.w	r3, r3, #1
 800539a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800539e:	f7fd fbc9 	bl	8002b34 <HAL_GetTick>
 80053a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053a4:	e008      	b.n	80053b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053a6:	f7fd fbc5 	bl	8002b34 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d901      	bls.n	80053b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e1e7      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053b8:	4b0e      	ldr	r3, [pc, #56]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80053ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0ef      	beq.n	80053a6 <HAL_RCC_OscConfig+0x22e>
 80053c6:	e020      	b.n	800540a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053c8:	4b0a      	ldr	r3, [pc, #40]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80053ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ce:	4a09      	ldr	r2, [pc, #36]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80053d0:	f023 0301 	bic.w	r3, r3, #1
 80053d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d8:	f7fd fbac 	bl	8002b34 <HAL_GetTick>
 80053dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053de:	e00d      	b.n	80053fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053e0:	f7fd fba8 	bl	8002b34 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d906      	bls.n	80053fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e1ca      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
 80053f2:	bf00      	nop
 80053f4:	40021000 	.word	0x40021000
 80053f8:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053fc:	4b8c      	ldr	r3, [pc, #560]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80053fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1ea      	bne.n	80053e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0304 	and.w	r3, r3, #4
 8005412:	2b00      	cmp	r3, #0
 8005414:	f000 80a6 	beq.w	8005564 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005418:	2300      	movs	r3, #0
 800541a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800541c:	4b84      	ldr	r3, [pc, #528]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 800541e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <HAL_RCC_OscConfig+0x2b4>
 8005428:	2301      	movs	r3, #1
 800542a:	e000      	b.n	800542e <HAL_RCC_OscConfig+0x2b6>
 800542c:	2300      	movs	r3, #0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00d      	beq.n	800544e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005432:	4b7f      	ldr	r3, [pc, #508]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 8005434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005436:	4a7e      	ldr	r2, [pc, #504]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 8005438:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800543c:	6593      	str	r3, [r2, #88]	@ 0x58
 800543e:	4b7c      	ldr	r3, [pc, #496]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 8005440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005446:	60fb      	str	r3, [r7, #12]
 8005448:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800544a:	2301      	movs	r3, #1
 800544c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800544e:	4b79      	ldr	r3, [pc, #484]	@ (8005634 <HAL_RCC_OscConfig+0x4bc>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005456:	2b00      	cmp	r3, #0
 8005458:	d118      	bne.n	800548c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800545a:	4b76      	ldr	r3, [pc, #472]	@ (8005634 <HAL_RCC_OscConfig+0x4bc>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a75      	ldr	r2, [pc, #468]	@ (8005634 <HAL_RCC_OscConfig+0x4bc>)
 8005460:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005464:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005466:	f7fd fb65 	bl	8002b34 <HAL_GetTick>
 800546a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800546c:	e008      	b.n	8005480 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800546e:	f7fd fb61 	bl	8002b34 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	2b02      	cmp	r3, #2
 800547a:	d901      	bls.n	8005480 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e183      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005480:	4b6c      	ldr	r3, [pc, #432]	@ (8005634 <HAL_RCC_OscConfig+0x4bc>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005488:	2b00      	cmp	r3, #0
 800548a:	d0f0      	beq.n	800546e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d108      	bne.n	80054a6 <HAL_RCC_OscConfig+0x32e>
 8005494:	4b66      	ldr	r3, [pc, #408]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 8005496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549a:	4a65      	ldr	r2, [pc, #404]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 800549c:	f043 0301 	orr.w	r3, r3, #1
 80054a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054a4:	e024      	b.n	80054f0 <HAL_RCC_OscConfig+0x378>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	2b05      	cmp	r3, #5
 80054ac:	d110      	bne.n	80054d0 <HAL_RCC_OscConfig+0x358>
 80054ae:	4b60      	ldr	r3, [pc, #384]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80054b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054b4:	4a5e      	ldr	r2, [pc, #376]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80054b6:	f043 0304 	orr.w	r3, r3, #4
 80054ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054be:	4b5c      	ldr	r3, [pc, #368]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80054c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054c4:	4a5a      	ldr	r2, [pc, #360]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80054c6:	f043 0301 	orr.w	r3, r3, #1
 80054ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054ce:	e00f      	b.n	80054f0 <HAL_RCC_OscConfig+0x378>
 80054d0:	4b57      	ldr	r3, [pc, #348]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80054d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d6:	4a56      	ldr	r2, [pc, #344]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80054d8:	f023 0301 	bic.w	r3, r3, #1
 80054dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054e0:	4b53      	ldr	r3, [pc, #332]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80054e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054e6:	4a52      	ldr	r2, [pc, #328]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80054e8:	f023 0304 	bic.w	r3, r3, #4
 80054ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d016      	beq.n	8005526 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f8:	f7fd fb1c 	bl	8002b34 <HAL_GetTick>
 80054fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054fe:	e00a      	b.n	8005516 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005500:	f7fd fb18 	bl	8002b34 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800550e:	4293      	cmp	r3, r2
 8005510:	d901      	bls.n	8005516 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e138      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005516:	4b46      	ldr	r3, [pc, #280]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 8005518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d0ed      	beq.n	8005500 <HAL_RCC_OscConfig+0x388>
 8005524:	e015      	b.n	8005552 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005526:	f7fd fb05 	bl	8002b34 <HAL_GetTick>
 800552a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800552c:	e00a      	b.n	8005544 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800552e:	f7fd fb01 	bl	8002b34 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	f241 3288 	movw	r2, #5000	@ 0x1388
 800553c:	4293      	cmp	r3, r2
 800553e:	d901      	bls.n	8005544 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e121      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005544:	4b3a      	ldr	r3, [pc, #232]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 8005546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800554a:	f003 0302 	and.w	r3, r3, #2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1ed      	bne.n	800552e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005552:	7ffb      	ldrb	r3, [r7, #31]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d105      	bne.n	8005564 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005558:	4b35      	ldr	r3, [pc, #212]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 800555a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800555c:	4a34      	ldr	r2, [pc, #208]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 800555e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005562:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0320 	and.w	r3, r3, #32
 800556c:	2b00      	cmp	r3, #0
 800556e:	d03c      	beq.n	80055ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d01c      	beq.n	80055b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005578:	4b2d      	ldr	r3, [pc, #180]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 800557a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800557e:	4a2c      	ldr	r2, [pc, #176]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 8005580:	f043 0301 	orr.w	r3, r3, #1
 8005584:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005588:	f7fd fad4 	bl	8002b34 <HAL_GetTick>
 800558c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800558e:	e008      	b.n	80055a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005590:	f7fd fad0 	bl	8002b34 <HAL_GetTick>
 8005594:	4602      	mov	r2, r0
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	2b02      	cmp	r3, #2
 800559c:	d901      	bls.n	80055a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e0f2      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055a2:	4b23      	ldr	r3, [pc, #140]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80055a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055a8:	f003 0302 	and.w	r3, r3, #2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d0ef      	beq.n	8005590 <HAL_RCC_OscConfig+0x418>
 80055b0:	e01b      	b.n	80055ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80055b2:	4b1f      	ldr	r3, [pc, #124]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80055b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80055ba:	f023 0301 	bic.w	r3, r3, #1
 80055be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055c2:	f7fd fab7 	bl	8002b34 <HAL_GetTick>
 80055c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055c8:	e008      	b.n	80055dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055ca:	f7fd fab3 	bl	8002b34 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d901      	bls.n	80055dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e0d5      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055dc:	4b14      	ldr	r3, [pc, #80]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80055de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1ef      	bne.n	80055ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69db      	ldr	r3, [r3, #28]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f000 80c9 	beq.w	8005786 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	f003 030c 	and.w	r3, r3, #12
 80055fc:	2b0c      	cmp	r3, #12
 80055fe:	f000 8083 	beq.w	8005708 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d15e      	bne.n	80056c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800560a:	4b09      	ldr	r3, [pc, #36]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a08      	ldr	r2, [pc, #32]	@ (8005630 <HAL_RCC_OscConfig+0x4b8>)
 8005610:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005614:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005616:	f7fd fa8d 	bl	8002b34 <HAL_GetTick>
 800561a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800561c:	e00c      	b.n	8005638 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800561e:	f7fd fa89 	bl	8002b34 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	2b02      	cmp	r3, #2
 800562a:	d905      	bls.n	8005638 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e0ab      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
 8005630:	40021000 	.word	0x40021000
 8005634:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005638:	4b55      	ldr	r3, [pc, #340]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1ec      	bne.n	800561e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005644:	4b52      	ldr	r3, [pc, #328]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 8005646:	68da      	ldr	r2, [r3, #12]
 8005648:	4b52      	ldr	r3, [pc, #328]	@ (8005794 <HAL_RCC_OscConfig+0x61c>)
 800564a:	4013      	ands	r3, r2
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	6a11      	ldr	r1, [r2, #32]
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005654:	3a01      	subs	r2, #1
 8005656:	0112      	lsls	r2, r2, #4
 8005658:	4311      	orrs	r1, r2
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800565e:	0212      	lsls	r2, r2, #8
 8005660:	4311      	orrs	r1, r2
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005666:	0852      	lsrs	r2, r2, #1
 8005668:	3a01      	subs	r2, #1
 800566a:	0552      	lsls	r2, r2, #21
 800566c:	4311      	orrs	r1, r2
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005672:	0852      	lsrs	r2, r2, #1
 8005674:	3a01      	subs	r2, #1
 8005676:	0652      	lsls	r2, r2, #25
 8005678:	4311      	orrs	r1, r2
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800567e:	06d2      	lsls	r2, r2, #27
 8005680:	430a      	orrs	r2, r1
 8005682:	4943      	ldr	r1, [pc, #268]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 8005684:	4313      	orrs	r3, r2
 8005686:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005688:	4b41      	ldr	r3, [pc, #260]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a40      	ldr	r2, [pc, #256]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 800568e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005692:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005694:	4b3e      	ldr	r3, [pc, #248]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	4a3d      	ldr	r2, [pc, #244]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 800569a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800569e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056a0:	f7fd fa48 	bl	8002b34 <HAL_GetTick>
 80056a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056a6:	e008      	b.n	80056ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a8:	f7fd fa44 	bl	8002b34 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e066      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056ba:	4b35      	ldr	r3, [pc, #212]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d0f0      	beq.n	80056a8 <HAL_RCC_OscConfig+0x530>
 80056c6:	e05e      	b.n	8005786 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056c8:	4b31      	ldr	r3, [pc, #196]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a30      	ldr	r2, [pc, #192]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 80056ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d4:	f7fd fa2e 	bl	8002b34 <HAL_GetTick>
 80056d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056da:	e008      	b.n	80056ee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056dc:	f7fd fa2a 	bl	8002b34 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e04c      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056ee:	4b28      	ldr	r3, [pc, #160]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1f0      	bne.n	80056dc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80056fa:	4b25      	ldr	r3, [pc, #148]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	4924      	ldr	r1, [pc, #144]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 8005700:	4b25      	ldr	r3, [pc, #148]	@ (8005798 <HAL_RCC_OscConfig+0x620>)
 8005702:	4013      	ands	r3, r2
 8005704:	60cb      	str	r3, [r1, #12]
 8005706:	e03e      	b.n	8005786 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	69db      	ldr	r3, [r3, #28]
 800570c:	2b01      	cmp	r3, #1
 800570e:	d101      	bne.n	8005714 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e039      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005714:	4b1e      	ldr	r3, [pc, #120]	@ (8005790 <HAL_RCC_OscConfig+0x618>)
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f003 0203 	and.w	r2, r3, #3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	429a      	cmp	r2, r3
 8005726:	d12c      	bne.n	8005782 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005732:	3b01      	subs	r3, #1
 8005734:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005736:	429a      	cmp	r2, r3
 8005738:	d123      	bne.n	8005782 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005744:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005746:	429a      	cmp	r2, r3
 8005748:	d11b      	bne.n	8005782 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005754:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005756:	429a      	cmp	r2, r3
 8005758:	d113      	bne.n	8005782 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005764:	085b      	lsrs	r3, r3, #1
 8005766:	3b01      	subs	r3, #1
 8005768:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800576a:	429a      	cmp	r2, r3
 800576c:	d109      	bne.n	8005782 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005778:	085b      	lsrs	r3, r3, #1
 800577a:	3b01      	subs	r3, #1
 800577c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800577e:	429a      	cmp	r2, r3
 8005780:	d001      	beq.n	8005786 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e000      	b.n	8005788 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3720      	adds	r7, #32
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}
 8005790:	40021000 	.word	0x40021000
 8005794:	019f800c 	.word	0x019f800c
 8005798:	feeefffc 	.word	0xfeeefffc

0800579c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80057a6:	2300      	movs	r3, #0
 80057a8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e11e      	b.n	80059f2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057b4:	4b91      	ldr	r3, [pc, #580]	@ (80059fc <HAL_RCC_ClockConfig+0x260>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 030f 	and.w	r3, r3, #15
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d910      	bls.n	80057e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057c2:	4b8e      	ldr	r3, [pc, #568]	@ (80059fc <HAL_RCC_ClockConfig+0x260>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f023 020f 	bic.w	r2, r3, #15
 80057ca:	498c      	ldr	r1, [pc, #560]	@ (80059fc <HAL_RCC_ClockConfig+0x260>)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d2:	4b8a      	ldr	r3, [pc, #552]	@ (80059fc <HAL_RCC_ClockConfig+0x260>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 030f 	and.w	r3, r3, #15
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d001      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e106      	b.n	80059f2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d073      	beq.n	80058d8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	2b03      	cmp	r3, #3
 80057f6:	d129      	bne.n	800584c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057f8:	4b81      	ldr	r3, [pc, #516]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d101      	bne.n	8005808 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e0f4      	b.n	80059f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005808:	f000 f9d0 	bl	8005bac <RCC_GetSysClockFreqFromPLLSource>
 800580c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	4a7c      	ldr	r2, [pc, #496]	@ (8005a04 <HAL_RCC_ClockConfig+0x268>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d93f      	bls.n	8005896 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005816:	4b7a      	ldr	r3, [pc, #488]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d009      	beq.n	8005836 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800582a:	2b00      	cmp	r3, #0
 800582c:	d033      	beq.n	8005896 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005832:	2b00      	cmp	r3, #0
 8005834:	d12f      	bne.n	8005896 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005836:	4b72      	ldr	r3, [pc, #456]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800583e:	4a70      	ldr	r2, [pc, #448]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005844:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005846:	2380      	movs	r3, #128	@ 0x80
 8005848:	617b      	str	r3, [r7, #20]
 800584a:	e024      	b.n	8005896 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	2b02      	cmp	r3, #2
 8005852:	d107      	bne.n	8005864 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005854:	4b6a      	ldr	r3, [pc, #424]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d109      	bne.n	8005874 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e0c6      	b.n	80059f2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005864:	4b66      	ldr	r3, [pc, #408]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e0be      	b.n	80059f2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005874:	f000 f8ce 	bl	8005a14 <HAL_RCC_GetSysClockFreq>
 8005878:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	4a61      	ldr	r2, [pc, #388]	@ (8005a04 <HAL_RCC_ClockConfig+0x268>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d909      	bls.n	8005896 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005882:	4b5f      	ldr	r3, [pc, #380]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800588a:	4a5d      	ldr	r2, [pc, #372]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 800588c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005890:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005892:	2380      	movs	r3, #128	@ 0x80
 8005894:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005896:	4b5a      	ldr	r3, [pc, #360]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f023 0203 	bic.w	r2, r3, #3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	4957      	ldr	r1, [pc, #348]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80058a4:	4313      	orrs	r3, r2
 80058a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058a8:	f7fd f944 	bl	8002b34 <HAL_GetTick>
 80058ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ae:	e00a      	b.n	80058c6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058b0:	f7fd f940 	bl	8002b34 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058be:	4293      	cmp	r3, r2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e095      	b.n	80059f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058c6:	4b4e      	ldr	r3, [pc, #312]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80058c8:	689b      	ldr	r3, [r3, #8]
 80058ca:	f003 020c 	and.w	r2, r3, #12
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d1eb      	bne.n	80058b0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f003 0302 	and.w	r3, r3, #2
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d023      	beq.n	800592c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0304 	and.w	r3, r3, #4
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d005      	beq.n	80058fc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058f0:	4b43      	ldr	r3, [pc, #268]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	4a42      	ldr	r2, [pc, #264]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80058f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80058fa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0308 	and.w	r3, r3, #8
 8005904:	2b00      	cmp	r3, #0
 8005906:	d007      	beq.n	8005918 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005908:	4b3d      	ldr	r3, [pc, #244]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005910:	4a3b      	ldr	r2, [pc, #236]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005912:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005916:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005918:	4b39      	ldr	r3, [pc, #228]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	4936      	ldr	r1, [pc, #216]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005926:	4313      	orrs	r3, r2
 8005928:	608b      	str	r3, [r1, #8]
 800592a:	e008      	b.n	800593e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	2b80      	cmp	r3, #128	@ 0x80
 8005930:	d105      	bne.n	800593e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005932:	4b33      	ldr	r3, [pc, #204]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	4a32      	ldr	r2, [pc, #200]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005938:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800593c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800593e:	4b2f      	ldr	r3, [pc, #188]	@ (80059fc <HAL_RCC_ClockConfig+0x260>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 030f 	and.w	r3, r3, #15
 8005946:	683a      	ldr	r2, [r7, #0]
 8005948:	429a      	cmp	r2, r3
 800594a:	d21d      	bcs.n	8005988 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800594c:	4b2b      	ldr	r3, [pc, #172]	@ (80059fc <HAL_RCC_ClockConfig+0x260>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f023 020f 	bic.w	r2, r3, #15
 8005954:	4929      	ldr	r1, [pc, #164]	@ (80059fc <HAL_RCC_ClockConfig+0x260>)
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	4313      	orrs	r3, r2
 800595a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800595c:	f7fd f8ea 	bl	8002b34 <HAL_GetTick>
 8005960:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005962:	e00a      	b.n	800597a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005964:	f7fd f8e6 	bl	8002b34 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005972:	4293      	cmp	r3, r2
 8005974:	d901      	bls.n	800597a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e03b      	b.n	80059f2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800597a:	4b20      	ldr	r3, [pc, #128]	@ (80059fc <HAL_RCC_ClockConfig+0x260>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 030f 	and.w	r3, r3, #15
 8005982:	683a      	ldr	r2, [r7, #0]
 8005984:	429a      	cmp	r2, r3
 8005986:	d1ed      	bne.n	8005964 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 0304 	and.w	r3, r3, #4
 8005990:	2b00      	cmp	r3, #0
 8005992:	d008      	beq.n	80059a6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005994:	4b1a      	ldr	r3, [pc, #104]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	4917      	ldr	r1, [pc, #92]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0308 	and.w	r3, r3, #8
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d009      	beq.n	80059c6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059b2:	4b13      	ldr	r3, [pc, #76]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	00db      	lsls	r3, r3, #3
 80059c0:	490f      	ldr	r1, [pc, #60]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80059c6:	f000 f825 	bl	8005a14 <HAL_RCC_GetSysClockFreq>
 80059ca:	4602      	mov	r2, r0
 80059cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005a00 <HAL_RCC_ClockConfig+0x264>)
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	091b      	lsrs	r3, r3, #4
 80059d2:	f003 030f 	and.w	r3, r3, #15
 80059d6:	490c      	ldr	r1, [pc, #48]	@ (8005a08 <HAL_RCC_ClockConfig+0x26c>)
 80059d8:	5ccb      	ldrb	r3, [r1, r3]
 80059da:	f003 031f 	and.w	r3, r3, #31
 80059de:	fa22 f303 	lsr.w	r3, r2, r3
 80059e2:	4a0a      	ldr	r2, [pc, #40]	@ (8005a0c <HAL_RCC_ClockConfig+0x270>)
 80059e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80059e6:	4b0a      	ldr	r3, [pc, #40]	@ (8005a10 <HAL_RCC_ClockConfig+0x274>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7fb fdba 	bl	8001564 <HAL_InitTick>
 80059f0:	4603      	mov	r3, r0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3718      	adds	r7, #24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	40022000 	.word	0x40022000
 8005a00:	40021000 	.word	0x40021000
 8005a04:	04c4b400 	.word	0x04c4b400
 8005a08:	0800b2bc 	.word	0x0800b2bc
 8005a0c:	20000000 	.word	0x20000000
 8005a10:	20000008 	.word	0x20000008

08005a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b087      	sub	sp, #28
 8005a18:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f003 030c 	and.w	r3, r3, #12
 8005a22:	2b04      	cmp	r3, #4
 8005a24:	d102      	bne.n	8005a2c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005a26:	4b2a      	ldr	r3, [pc, #168]	@ (8005ad0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005a28:	613b      	str	r3, [r7, #16]
 8005a2a:	e047      	b.n	8005abc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005a2c:	4b27      	ldr	r3, [pc, #156]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f003 030c 	and.w	r3, r3, #12
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	d102      	bne.n	8005a3e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a38:	4b26      	ldr	r3, [pc, #152]	@ (8005ad4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005a3a:	613b      	str	r3, [r7, #16]
 8005a3c:	e03e      	b.n	8005abc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005a3e:	4b23      	ldr	r3, [pc, #140]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f003 030c 	and.w	r3, r3, #12
 8005a46:	2b0c      	cmp	r3, #12
 8005a48:	d136      	bne.n	8005ab8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a4a:	4b20      	ldr	r3, [pc, #128]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	f003 0303 	and.w	r3, r3, #3
 8005a52:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a54:	4b1d      	ldr	r3, [pc, #116]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	091b      	lsrs	r3, r3, #4
 8005a5a:	f003 030f 	and.w	r3, r3, #15
 8005a5e:	3301      	adds	r3, #1
 8005a60:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2b03      	cmp	r3, #3
 8005a66:	d10c      	bne.n	8005a82 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a68:	4a1a      	ldr	r2, [pc, #104]	@ (8005ad4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a70:	4a16      	ldr	r2, [pc, #88]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a72:	68d2      	ldr	r2, [r2, #12]
 8005a74:	0a12      	lsrs	r2, r2, #8
 8005a76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a7a:	fb02 f303 	mul.w	r3, r2, r3
 8005a7e:	617b      	str	r3, [r7, #20]
      break;
 8005a80:	e00c      	b.n	8005a9c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a82:	4a13      	ldr	r2, [pc, #76]	@ (8005ad0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8a:	4a10      	ldr	r2, [pc, #64]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a8c:	68d2      	ldr	r2, [r2, #12]
 8005a8e:	0a12      	lsrs	r2, r2, #8
 8005a90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a94:	fb02 f303 	mul.w	r3, r2, r3
 8005a98:	617b      	str	r3, [r7, #20]
      break;
 8005a9a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8005acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	0e5b      	lsrs	r3, r3, #25
 8005aa2:	f003 0303 	and.w	r3, r3, #3
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab4:	613b      	str	r3, [r7, #16]
 8005ab6:	e001      	b.n	8005abc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005abc:	693b      	ldr	r3, [r7, #16]
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	371c      	adds	r7, #28
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	40021000 	.word	0x40021000
 8005ad0:	00f42400 	.word	0x00f42400
 8005ad4:	016e3600 	.word	0x016e3600

08005ad8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005adc:	4b03      	ldr	r3, [pc, #12]	@ (8005aec <HAL_RCC_GetHCLKFreq+0x14>)
 8005ade:	681b      	ldr	r3, [r3, #0]
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	20000000 	.word	0x20000000

08005af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005af4:	f7ff fff0 	bl	8005ad8 <HAL_RCC_GetHCLKFreq>
 8005af8:	4602      	mov	r2, r0
 8005afa:	4b06      	ldr	r3, [pc, #24]	@ (8005b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	0a1b      	lsrs	r3, r3, #8
 8005b00:	f003 0307 	and.w	r3, r3, #7
 8005b04:	4904      	ldr	r1, [pc, #16]	@ (8005b18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005b06:	5ccb      	ldrb	r3, [r1, r3]
 8005b08:	f003 031f 	and.w	r3, r3, #31
 8005b0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	40021000 	.word	0x40021000
 8005b18:	0800b2cc 	.word	0x0800b2cc

08005b1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005b20:	f7ff ffda 	bl	8005ad8 <HAL_RCC_GetHCLKFreq>
 8005b24:	4602      	mov	r2, r0
 8005b26:	4b06      	ldr	r3, [pc, #24]	@ (8005b40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	0adb      	lsrs	r3, r3, #11
 8005b2c:	f003 0307 	and.w	r3, r3, #7
 8005b30:	4904      	ldr	r1, [pc, #16]	@ (8005b44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005b32:	5ccb      	ldrb	r3, [r1, r3]
 8005b34:	f003 031f 	and.w	r3, r3, #31
 8005b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	40021000 	.word	0x40021000
 8005b44:	0800b2cc 	.word	0x0800b2cc

08005b48 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	220f      	movs	r2, #15
 8005b56:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005b58:	4b12      	ldr	r3, [pc, #72]	@ (8005ba4 <HAL_RCC_GetClockConfig+0x5c>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f003 0203 	and.w	r2, r3, #3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005b64:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba4 <HAL_RCC_GetClockConfig+0x5c>)
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005b70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba4 <HAL_RCC_GetClockConfig+0x5c>)
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005b7c:	4b09      	ldr	r3, [pc, #36]	@ (8005ba4 <HAL_RCC_GetClockConfig+0x5c>)
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	08db      	lsrs	r3, r3, #3
 8005b82:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005b8a:	4b07      	ldr	r3, [pc, #28]	@ (8005ba8 <HAL_RCC_GetClockConfig+0x60>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 020f 	and.w	r2, r3, #15
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	601a      	str	r2, [r3, #0]
}
 8005b96:	bf00      	nop
 8005b98:	370c      	adds	r7, #12
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	40021000 	.word	0x40021000
 8005ba8:	40022000 	.word	0x40022000

08005bac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b087      	sub	sp, #28
 8005bb0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	f003 0303 	and.w	r3, r3, #3
 8005bba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	091b      	lsrs	r3, r3, #4
 8005bc2:	f003 030f 	and.w	r3, r3, #15
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	2b03      	cmp	r3, #3
 8005bce:	d10c      	bne.n	8005bea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bd0:	4a17      	ldr	r2, [pc, #92]	@ (8005c30 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd8:	4a14      	ldr	r2, [pc, #80]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bda:	68d2      	ldr	r2, [r2, #12]
 8005bdc:	0a12      	lsrs	r2, r2, #8
 8005bde:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005be2:	fb02 f303 	mul.w	r3, r2, r3
 8005be6:	617b      	str	r3, [r7, #20]
    break;
 8005be8:	e00c      	b.n	8005c04 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bea:	4a12      	ldr	r2, [pc, #72]	@ (8005c34 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bf2:	4a0e      	ldr	r2, [pc, #56]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005bf4:	68d2      	ldr	r2, [r2, #12]
 8005bf6:	0a12      	lsrs	r2, r2, #8
 8005bf8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005bfc:	fb02 f303 	mul.w	r3, r2, r3
 8005c00:	617b      	str	r3, [r7, #20]
    break;
 8005c02:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c04:	4b09      	ldr	r3, [pc, #36]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	0e5b      	lsrs	r3, r3, #25
 8005c0a:	f003 0303 	and.w	r3, r3, #3
 8005c0e:	3301      	adds	r3, #1
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005c1e:	687b      	ldr	r3, [r7, #4]
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	371c      	adds	r7, #28
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	016e3600 	.word	0x016e3600
 8005c34:	00f42400 	.word	0x00f42400

08005c38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b086      	sub	sp, #24
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c40:	2300      	movs	r3, #0
 8005c42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c44:	2300      	movs	r3, #0
 8005c46:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f000 8098 	beq.w	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c56:	2300      	movs	r3, #0
 8005c58:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c5a:	4b43      	ldr	r3, [pc, #268]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10d      	bne.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c66:	4b40      	ldr	r3, [pc, #256]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c6a:	4a3f      	ldr	r2, [pc, #252]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c70:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c72:	4b3d      	ldr	r3, [pc, #244]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c7a:	60bb      	str	r3, [r7, #8]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c82:	4b3a      	ldr	r3, [pc, #232]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a39      	ldr	r2, [pc, #228]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c8c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c8e:	f7fc ff51 	bl	8002b34 <HAL_GetTick>
 8005c92:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c94:	e009      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c96:	f7fc ff4d 	bl	8002b34 <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d902      	bls.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	74fb      	strb	r3, [r7, #19]
        break;
 8005ca8:	e005      	b.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005caa:	4b30      	ldr	r3, [pc, #192]	@ (8005d6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d0ef      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005cb6:	7cfb      	ldrb	r3, [r7, #19]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d159      	bne.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005cbc:	4b2a      	ldr	r3, [pc, #168]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cc6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d01e      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d019      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005cd8:	4b23      	ldr	r3, [pc, #140]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ce2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ce4:	4b20      	ldr	r3, [pc, #128]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cea:	4a1f      	ldr	r2, [pc, #124]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005cf4:	4b1c      	ldr	r3, [pc, #112]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005cfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005d04:	4a18      	ldr	r2, [pc, #96]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f003 0301 	and.w	r3, r3, #1
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d016      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d16:	f7fc ff0d 	bl	8002b34 <HAL_GetTick>
 8005d1a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d1c:	e00b      	b.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d1e:	f7fc ff09 	bl	8002b34 <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d902      	bls.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	74fb      	strb	r3, [r7, #19]
            break;
 8005d34:	e006      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d36:	4b0c      	ldr	r3, [pc, #48]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d0ec      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005d44:	7cfb      	ldrb	r3, [r7, #19]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10b      	bne.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d4a:	4b07      	ldr	r3, [pc, #28]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d58:	4903      	ldr	r1, [pc, #12]	@ (8005d68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005d60:	e008      	b.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005d62:	7cfb      	ldrb	r3, [r7, #19]
 8005d64:	74bb      	strb	r3, [r7, #18]
 8005d66:	e005      	b.n	8005d74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005d68:	40021000 	.word	0x40021000
 8005d6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d70:	7cfb      	ldrb	r3, [r7, #19]
 8005d72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d74:	7c7b      	ldrb	r3, [r7, #17]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d105      	bne.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d7a:	4ba7      	ldr	r3, [pc, #668]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d7e:	4aa6      	ldr	r2, [pc, #664]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d84:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00a      	beq.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d92:	4ba1      	ldr	r3, [pc, #644]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d98:	f023 0203 	bic.w	r2, r3, #3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	499d      	ldr	r1, [pc, #628]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0302 	and.w	r3, r3, #2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00a      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005db4:	4b98      	ldr	r3, [pc, #608]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dba:	f023 020c 	bic.w	r2, r3, #12
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	4995      	ldr	r1, [pc, #596]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0304 	and.w	r3, r3, #4
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00a      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005dd6:	4b90      	ldr	r3, [pc, #576]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ddc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	498c      	ldr	r1, [pc, #560]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005de6:	4313      	orrs	r3, r2
 8005de8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0308 	and.w	r3, r3, #8
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00a      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005df8:	4b87      	ldr	r3, [pc, #540]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dfe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	4984      	ldr	r1, [pc, #528]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0310 	and.w	r3, r3, #16
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00a      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005e1a:	4b7f      	ldr	r3, [pc, #508]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	695b      	ldr	r3, [r3, #20]
 8005e28:	497b      	ldr	r1, [pc, #492]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0320 	and.w	r3, r3, #32
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d00a      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e3c:	4b76      	ldr	r3, [pc, #472]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	4973      	ldr	r1, [pc, #460]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00a      	beq.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e5e:	4b6e      	ldr	r3, [pc, #440]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e64:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	69db      	ldr	r3, [r3, #28]
 8005e6c:	496a      	ldr	r1, [pc, #424]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00a      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e80:	4b65      	ldr	r3, [pc, #404]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e86:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	4962      	ldr	r1, [pc, #392]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e90:	4313      	orrs	r3, r2
 8005e92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d00a      	beq.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ea2:	4b5d      	ldr	r3, [pc, #372]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ea8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb0:	4959      	ldr	r1, [pc, #356]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d00a      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ec4:	4b54      	ldr	r3, [pc, #336]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ec6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eca:	f023 0203 	bic.w	r2, r3, #3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed2:	4951      	ldr	r1, [pc, #324]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00a      	beq.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ee6:	4b4c      	ldr	r3, [pc, #304]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef4:	4948      	ldr	r1, [pc, #288]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d015      	beq.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f08:	4b43      	ldr	r3, [pc, #268]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f16:	4940      	ldr	r1, [pc, #256]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f26:	d105      	bne.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f28:	4b3b      	ldr	r3, [pc, #236]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	4a3a      	ldr	r2, [pc, #232]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f32:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d015      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005f40:	4b35      	ldr	r3, [pc, #212]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f4e:	4932      	ldr	r1, [pc, #200]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f50:	4313      	orrs	r3, r2
 8005f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f5e:	d105      	bne.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f60:	4b2d      	ldr	r3, [pc, #180]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	4a2c      	ldr	r2, [pc, #176]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f6a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d015      	beq.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f78:	4b27      	ldr	r3, [pc, #156]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f7e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f86:	4924      	ldr	r1, [pc, #144]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f96:	d105      	bne.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f98:	4b1f      	ldr	r3, [pc, #124]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	4a1e      	ldr	r2, [pc, #120]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fa2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d015      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005fb0:	4b19      	ldr	r3, [pc, #100]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fbe:	4916      	ldr	r1, [pc, #88]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fce:	d105      	bne.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fd0:	4b11      	ldr	r3, [pc, #68]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	4a10      	ldr	r2, [pc, #64]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fda:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d019      	beq.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff6:	4908      	ldr	r1, [pc, #32]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006006:	d109      	bne.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006008:	4b03      	ldr	r3, [pc, #12]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	4a02      	ldr	r2, [pc, #8]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800600e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006012:	60d3      	str	r3, [r2, #12]
 8006014:	e002      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006016:	bf00      	nop
 8006018:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006024:	2b00      	cmp	r3, #0
 8006026:	d015      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006028:	4b29      	ldr	r3, [pc, #164]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800602a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800602e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006036:	4926      	ldr	r1, [pc, #152]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006038:	4313      	orrs	r3, r2
 800603a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006046:	d105      	bne.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006048:	4b21      	ldr	r3, [pc, #132]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	4a20      	ldr	r2, [pc, #128]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800604e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006052:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d015      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006060:	4b1b      	ldr	r3, [pc, #108]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006066:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800606e:	4918      	ldr	r1, [pc, #96]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006070:	4313      	orrs	r3, r2
 8006072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800607a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800607e:	d105      	bne.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006080:	4b13      	ldr	r3, [pc, #76]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006082:	68db      	ldr	r3, [r3, #12]
 8006084:	4a12      	ldr	r2, [pc, #72]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006086:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800608a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d015      	beq.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006098:	4b0d      	ldr	r3, [pc, #52]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800609a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800609e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060a6:	490a      	ldr	r1, [pc, #40]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060b6:	d105      	bne.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060b8:	4b05      	ldr	r3, [pc, #20]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	4a04      	ldr	r2, [pc, #16]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80060be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060c2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80060c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3718      	adds	r7, #24
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	40021000 	.word	0x40021000

080060d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b082      	sub	sp, #8
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e049      	b.n	800617a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d106      	bne.n	8006100 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7fb fd1a 	bl	8001b34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3304      	adds	r3, #4
 8006110:	4619      	mov	r1, r3
 8006112:	4610      	mov	r0, r2
 8006114:	f001 f8be 	bl	8007294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3708      	adds	r7, #8
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
	...

08006184 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b01      	cmp	r3, #1
 8006196:	d001      	beq.n	800619c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e054      	b.n	8006246 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68da      	ldr	r2, [r3, #12]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f042 0201 	orr.w	r2, r2, #1
 80061b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a26      	ldr	r2, [pc, #152]	@ (8006254 <HAL_TIM_Base_Start_IT+0xd0>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d022      	beq.n	8006204 <HAL_TIM_Base_Start_IT+0x80>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061c6:	d01d      	beq.n	8006204 <HAL_TIM_Base_Start_IT+0x80>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a22      	ldr	r2, [pc, #136]	@ (8006258 <HAL_TIM_Base_Start_IT+0xd4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d018      	beq.n	8006204 <HAL_TIM_Base_Start_IT+0x80>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a21      	ldr	r2, [pc, #132]	@ (800625c <HAL_TIM_Base_Start_IT+0xd8>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d013      	beq.n	8006204 <HAL_TIM_Base_Start_IT+0x80>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a1f      	ldr	r2, [pc, #124]	@ (8006260 <HAL_TIM_Base_Start_IT+0xdc>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d00e      	beq.n	8006204 <HAL_TIM_Base_Start_IT+0x80>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a1e      	ldr	r2, [pc, #120]	@ (8006264 <HAL_TIM_Base_Start_IT+0xe0>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d009      	beq.n	8006204 <HAL_TIM_Base_Start_IT+0x80>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006268 <HAL_TIM_Base_Start_IT+0xe4>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d004      	beq.n	8006204 <HAL_TIM_Base_Start_IT+0x80>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a1b      	ldr	r2, [pc, #108]	@ (800626c <HAL_TIM_Base_Start_IT+0xe8>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d115      	bne.n	8006230 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	689a      	ldr	r2, [r3, #8]
 800620a:	4b19      	ldr	r3, [pc, #100]	@ (8006270 <HAL_TIM_Base_Start_IT+0xec>)
 800620c:	4013      	ands	r3, r2
 800620e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2b06      	cmp	r3, #6
 8006214:	d015      	beq.n	8006242 <HAL_TIM_Base_Start_IT+0xbe>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800621c:	d011      	beq.n	8006242 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f042 0201 	orr.w	r2, r2, #1
 800622c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800622e:	e008      	b.n	8006242 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f042 0201 	orr.w	r2, r2, #1
 800623e:	601a      	str	r2, [r3, #0]
 8006240:	e000      	b.n	8006244 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006242:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	40012c00 	.word	0x40012c00
 8006258:	40000400 	.word	0x40000400
 800625c:	40000800 	.word	0x40000800
 8006260:	40000c00 	.word	0x40000c00
 8006264:	40013400 	.word	0x40013400
 8006268:	40014000 	.word	0x40014000
 800626c:	40015000 	.word	0x40015000
 8006270:	00010007 	.word	0x00010007

08006274 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0201 	bic.w	r2, r2, #1
 800628a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6a1a      	ldr	r2, [r3, #32]
 8006292:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006296:	4013      	ands	r3, r2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10f      	bne.n	80062bc <HAL_TIM_Base_Stop_IT+0x48>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6a1a      	ldr	r2, [r3, #32]
 80062a2:	f244 4344 	movw	r3, #17476	@ 0x4444
 80062a6:	4013      	ands	r3, r2
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d107      	bne.n	80062bc <HAL_TIM_Base_Stop_IT+0x48>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0201 	bic.w	r2, r2, #1
 80062ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr

080062d2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b082      	sub	sp, #8
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d101      	bne.n	80062e4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e049      	b.n	8006378 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d106      	bne.n	80062fe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 f841 	bl	8006380 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2202      	movs	r2, #2
 8006302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	3304      	adds	r3, #4
 800630e:	4619      	mov	r1, r3
 8006310:	4610      	mov	r0, r2
 8006312:	f000 ffbf 	bl	8007294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2201      	movs	r2, #1
 8006332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	3708      	adds	r7, #8
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}

08006380 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d109      	bne.n	80063b8 <HAL_TIM_PWM_Start+0x24>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	bf14      	ite	ne
 80063b0:	2301      	movne	r3, #1
 80063b2:	2300      	moveq	r3, #0
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	e03c      	b.n	8006432 <HAL_TIM_PWM_Start+0x9e>
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d109      	bne.n	80063d2 <HAL_TIM_PWM_Start+0x3e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	bf14      	ite	ne
 80063ca:	2301      	movne	r3, #1
 80063cc:	2300      	moveq	r3, #0
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	e02f      	b.n	8006432 <HAL_TIM_PWM_Start+0x9e>
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2b08      	cmp	r3, #8
 80063d6:	d109      	bne.n	80063ec <HAL_TIM_PWM_Start+0x58>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	bf14      	ite	ne
 80063e4:	2301      	movne	r3, #1
 80063e6:	2300      	moveq	r3, #0
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	e022      	b.n	8006432 <HAL_TIM_PWM_Start+0x9e>
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	2b0c      	cmp	r3, #12
 80063f0:	d109      	bne.n	8006406 <HAL_TIM_PWM_Start+0x72>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	bf14      	ite	ne
 80063fe:	2301      	movne	r3, #1
 8006400:	2300      	moveq	r3, #0
 8006402:	b2db      	uxtb	r3, r3
 8006404:	e015      	b.n	8006432 <HAL_TIM_PWM_Start+0x9e>
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	2b10      	cmp	r3, #16
 800640a:	d109      	bne.n	8006420 <HAL_TIM_PWM_Start+0x8c>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b01      	cmp	r3, #1
 8006416:	bf14      	ite	ne
 8006418:	2301      	movne	r3, #1
 800641a:	2300      	moveq	r3, #0
 800641c:	b2db      	uxtb	r3, r3
 800641e:	e008      	b.n	8006432 <HAL_TIM_PWM_Start+0x9e>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b01      	cmp	r3, #1
 800642a:	bf14      	ite	ne
 800642c:	2301      	movne	r3, #1
 800642e:	2300      	moveq	r3, #0
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e0a6      	b.n	8006588 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d104      	bne.n	800644a <HAL_TIM_PWM_Start+0xb6>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006448:	e023      	b.n	8006492 <HAL_TIM_PWM_Start+0xfe>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b04      	cmp	r3, #4
 800644e:	d104      	bne.n	800645a <HAL_TIM_PWM_Start+0xc6>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006458:	e01b      	b.n	8006492 <HAL_TIM_PWM_Start+0xfe>
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	2b08      	cmp	r3, #8
 800645e:	d104      	bne.n	800646a <HAL_TIM_PWM_Start+0xd6>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006468:	e013      	b.n	8006492 <HAL_TIM_PWM_Start+0xfe>
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2b0c      	cmp	r3, #12
 800646e:	d104      	bne.n	800647a <HAL_TIM_PWM_Start+0xe6>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2202      	movs	r2, #2
 8006474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006478:	e00b      	b.n	8006492 <HAL_TIM_PWM_Start+0xfe>
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	2b10      	cmp	r3, #16
 800647e:	d104      	bne.n	800648a <HAL_TIM_PWM_Start+0xf6>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2202      	movs	r2, #2
 8006484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006488:	e003      	b.n	8006492 <HAL_TIM_PWM_Start+0xfe>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2202      	movs	r2, #2
 800648e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2201      	movs	r2, #1
 8006498:	6839      	ldr	r1, [r7, #0]
 800649a:	4618      	mov	r0, r3
 800649c:	f001 fc9e 	bl	8007ddc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a3a      	ldr	r2, [pc, #232]	@ (8006590 <HAL_TIM_PWM_Start+0x1fc>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d018      	beq.n	80064dc <HAL_TIM_PWM_Start+0x148>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a39      	ldr	r2, [pc, #228]	@ (8006594 <HAL_TIM_PWM_Start+0x200>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d013      	beq.n	80064dc <HAL_TIM_PWM_Start+0x148>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a37      	ldr	r2, [pc, #220]	@ (8006598 <HAL_TIM_PWM_Start+0x204>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d00e      	beq.n	80064dc <HAL_TIM_PWM_Start+0x148>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a36      	ldr	r2, [pc, #216]	@ (800659c <HAL_TIM_PWM_Start+0x208>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d009      	beq.n	80064dc <HAL_TIM_PWM_Start+0x148>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a34      	ldr	r2, [pc, #208]	@ (80065a0 <HAL_TIM_PWM_Start+0x20c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d004      	beq.n	80064dc <HAL_TIM_PWM_Start+0x148>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a33      	ldr	r2, [pc, #204]	@ (80065a4 <HAL_TIM_PWM_Start+0x210>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d101      	bne.n	80064e0 <HAL_TIM_PWM_Start+0x14c>
 80064dc:	2301      	movs	r3, #1
 80064de:	e000      	b.n	80064e2 <HAL_TIM_PWM_Start+0x14e>
 80064e0:	2300      	movs	r3, #0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d007      	beq.n	80064f6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a25      	ldr	r2, [pc, #148]	@ (8006590 <HAL_TIM_PWM_Start+0x1fc>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d022      	beq.n	8006546 <HAL_TIM_PWM_Start+0x1b2>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006508:	d01d      	beq.n	8006546 <HAL_TIM_PWM_Start+0x1b2>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a26      	ldr	r2, [pc, #152]	@ (80065a8 <HAL_TIM_PWM_Start+0x214>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d018      	beq.n	8006546 <HAL_TIM_PWM_Start+0x1b2>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a24      	ldr	r2, [pc, #144]	@ (80065ac <HAL_TIM_PWM_Start+0x218>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d013      	beq.n	8006546 <HAL_TIM_PWM_Start+0x1b2>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a23      	ldr	r2, [pc, #140]	@ (80065b0 <HAL_TIM_PWM_Start+0x21c>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d00e      	beq.n	8006546 <HAL_TIM_PWM_Start+0x1b2>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a19      	ldr	r2, [pc, #100]	@ (8006594 <HAL_TIM_PWM_Start+0x200>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d009      	beq.n	8006546 <HAL_TIM_PWM_Start+0x1b2>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a18      	ldr	r2, [pc, #96]	@ (8006598 <HAL_TIM_PWM_Start+0x204>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d004      	beq.n	8006546 <HAL_TIM_PWM_Start+0x1b2>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a18      	ldr	r2, [pc, #96]	@ (80065a4 <HAL_TIM_PWM_Start+0x210>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d115      	bne.n	8006572 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	689a      	ldr	r2, [r3, #8]
 800654c:	4b19      	ldr	r3, [pc, #100]	@ (80065b4 <HAL_TIM_PWM_Start+0x220>)
 800654e:	4013      	ands	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2b06      	cmp	r3, #6
 8006556:	d015      	beq.n	8006584 <HAL_TIM_PWM_Start+0x1f0>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800655e:	d011      	beq.n	8006584 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0201 	orr.w	r2, r2, #1
 800656e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006570:	e008      	b.n	8006584 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f042 0201 	orr.w	r2, r2, #1
 8006580:	601a      	str	r2, [r3, #0]
 8006582:	e000      	b.n	8006586 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006584:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3710      	adds	r7, #16
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	40012c00 	.word	0x40012c00
 8006594:	40013400 	.word	0x40013400
 8006598:	40014000 	.word	0x40014000
 800659c:	40014400 	.word	0x40014400
 80065a0:	40014800 	.word	0x40014800
 80065a4:	40015000 	.word	0x40015000
 80065a8:	40000400 	.word	0x40000400
 80065ac:	40000800 	.word	0x40000800
 80065b0:	40000c00 	.word	0x40000c00
 80065b4:	00010007 	.word	0x00010007

080065b8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2200      	movs	r2, #0
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	4618      	mov	r0, r3
 80065cc:	f001 fc06 	bl	8007ddc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a40      	ldr	r2, [pc, #256]	@ (80066d8 <HAL_TIM_PWM_Stop+0x120>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d018      	beq.n	800660c <HAL_TIM_PWM_Stop+0x54>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a3f      	ldr	r2, [pc, #252]	@ (80066dc <HAL_TIM_PWM_Stop+0x124>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d013      	beq.n	800660c <HAL_TIM_PWM_Stop+0x54>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a3d      	ldr	r2, [pc, #244]	@ (80066e0 <HAL_TIM_PWM_Stop+0x128>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00e      	beq.n	800660c <HAL_TIM_PWM_Stop+0x54>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a3c      	ldr	r2, [pc, #240]	@ (80066e4 <HAL_TIM_PWM_Stop+0x12c>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d009      	beq.n	800660c <HAL_TIM_PWM_Stop+0x54>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a3a      	ldr	r2, [pc, #232]	@ (80066e8 <HAL_TIM_PWM_Stop+0x130>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d004      	beq.n	800660c <HAL_TIM_PWM_Stop+0x54>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a39      	ldr	r2, [pc, #228]	@ (80066ec <HAL_TIM_PWM_Stop+0x134>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d101      	bne.n	8006610 <HAL_TIM_PWM_Stop+0x58>
 800660c:	2301      	movs	r3, #1
 800660e:	e000      	b.n	8006612 <HAL_TIM_PWM_Stop+0x5a>
 8006610:	2300      	movs	r3, #0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d017      	beq.n	8006646 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6a1a      	ldr	r2, [r3, #32]
 800661c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006620:	4013      	ands	r3, r2
 8006622:	2b00      	cmp	r3, #0
 8006624:	d10f      	bne.n	8006646 <HAL_TIM_PWM_Stop+0x8e>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6a1a      	ldr	r2, [r3, #32]
 800662c:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006630:	4013      	ands	r3, r2
 8006632:	2b00      	cmp	r3, #0
 8006634:	d107      	bne.n	8006646 <HAL_TIM_PWM_Stop+0x8e>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006644:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	6a1a      	ldr	r2, [r3, #32]
 800664c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006650:	4013      	ands	r3, r2
 8006652:	2b00      	cmp	r3, #0
 8006654:	d10f      	bne.n	8006676 <HAL_TIM_PWM_Stop+0xbe>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6a1a      	ldr	r2, [r3, #32]
 800665c:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006660:	4013      	ands	r3, r2
 8006662:	2b00      	cmp	r3, #0
 8006664:	d107      	bne.n	8006676 <HAL_TIM_PWM_Stop+0xbe>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f022 0201 	bic.w	r2, r2, #1
 8006674:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d104      	bne.n	8006686 <HAL_TIM_PWM_Stop+0xce>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006684:	e023      	b.n	80066ce <HAL_TIM_PWM_Stop+0x116>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b04      	cmp	r3, #4
 800668a:	d104      	bne.n	8006696 <HAL_TIM_PWM_Stop+0xde>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006694:	e01b      	b.n	80066ce <HAL_TIM_PWM_Stop+0x116>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	2b08      	cmp	r3, #8
 800669a:	d104      	bne.n	80066a6 <HAL_TIM_PWM_Stop+0xee>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066a4:	e013      	b.n	80066ce <HAL_TIM_PWM_Stop+0x116>
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	2b0c      	cmp	r3, #12
 80066aa:	d104      	bne.n	80066b6 <HAL_TIM_PWM_Stop+0xfe>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80066b4:	e00b      	b.n	80066ce <HAL_TIM_PWM_Stop+0x116>
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	2b10      	cmp	r3, #16
 80066ba:	d104      	bne.n	80066c6 <HAL_TIM_PWM_Stop+0x10e>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066c4:	e003      	b.n	80066ce <HAL_TIM_PWM_Stop+0x116>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3708      	adds	r7, #8
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	40012c00 	.word	0x40012c00
 80066dc:	40013400 	.word	0x40013400
 80066e0:	40014000 	.word	0x40014000
 80066e4:	40014400 	.word	0x40014400
 80066e8:	40014800 	.word	0x40014800
 80066ec:	40015000 	.word	0x40015000

080066f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b082      	sub	sp, #8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d101      	bne.n	8006702 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e049      	b.n	8006796 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d106      	bne.n	800671c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f7fb fa60 	bl	8001bdc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2202      	movs	r2, #2
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	3304      	adds	r3, #4
 800672c:	4619      	mov	r1, r3
 800672e:	4610      	mov	r0, r2
 8006730:	f000 fdb0 	bl	8007294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3708      	adds	r7, #8
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}

0800679e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800679e:	b580      	push	{r7, lr}
 80067a0:	b086      	sub	sp, #24
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
 80067a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e097      	b.n	80068e2 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d106      	bne.n	80067cc <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f88f 	bl	80068ea <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2202      	movs	r2, #2
 80067d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	6812      	ldr	r2, [r2, #0]
 80067de:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80067e2:	f023 0307 	bic.w	r3, r3, #7
 80067e6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	3304      	adds	r3, #4
 80067f0:	4619      	mov	r1, r3
 80067f2:	4610      	mov	r0, r2
 80067f4:	f000 fd4e 	bl	8007294 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6a1b      	ldr	r3, [r3, #32]
 800680e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	697a      	ldr	r2, [r7, #20]
 8006816:	4313      	orrs	r3, r2
 8006818:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006820:	f023 0303 	bic.w	r3, r3, #3
 8006824:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	689a      	ldr	r2, [r3, #8]
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	699b      	ldr	r3, [r3, #24]
 800682e:	021b      	lsls	r3, r3, #8
 8006830:	4313      	orrs	r3, r2
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800683e:	f023 030c 	bic.w	r3, r3, #12
 8006842:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800684a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800684e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	68da      	ldr	r2, [r3, #12]
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	69db      	ldr	r3, [r3, #28]
 8006858:	021b      	lsls	r3, r3, #8
 800685a:	4313      	orrs	r3, r2
 800685c:	693a      	ldr	r2, [r7, #16]
 800685e:	4313      	orrs	r3, r2
 8006860:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	011a      	lsls	r2, r3, #4
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	031b      	lsls	r3, r3, #12
 800686e:	4313      	orrs	r3, r2
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	4313      	orrs	r3, r2
 8006874:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800687c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006884:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	685a      	ldr	r2, [r3, #4]
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	695b      	ldr	r3, [r3, #20]
 800688e:	011b      	lsls	r3, r3, #4
 8006890:	4313      	orrs	r3, r2
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4313      	orrs	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	693a      	ldr	r2, [r7, #16]
 80068a6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68fa      	ldr	r2, [r7, #12]
 80068ae:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3718      	adds	r7, #24
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}

080068ea <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 80068ea:	b480      	push	{r7}
 80068ec:	b083      	sub	sp, #12
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 80068f2:	bf00      	nop
 80068f4:	370c      	adds	r7, #12
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr

080068fe <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068fe:	b580      	push	{r7, lr}
 8006900:	b084      	sub	sp, #16
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
 8006906:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800690e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006916:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800691e:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006926:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d110      	bne.n	8006950 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800692e:	7bfb      	ldrb	r3, [r7, #15]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d102      	bne.n	800693a <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006934:	7b7b      	ldrb	r3, [r7, #13]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d001      	beq.n	800693e <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	e069      	b.n	8006a12 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2202      	movs	r2, #2
 8006942:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2202      	movs	r2, #2
 800694a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800694e:	e031      	b.n	80069b4 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	2b04      	cmp	r3, #4
 8006954:	d110      	bne.n	8006978 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006956:	7bbb      	ldrb	r3, [r7, #14]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d102      	bne.n	8006962 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800695c:	7b3b      	ldrb	r3, [r7, #12]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d001      	beq.n	8006966 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e055      	b.n	8006a12 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2202      	movs	r2, #2
 800696a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2202      	movs	r2, #2
 8006972:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006976:	e01d      	b.n	80069b4 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006978:	7bfb      	ldrb	r3, [r7, #15]
 800697a:	2b01      	cmp	r3, #1
 800697c:	d108      	bne.n	8006990 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800697e:	7bbb      	ldrb	r3, [r7, #14]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d105      	bne.n	8006990 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006984:	7b7b      	ldrb	r3, [r7, #13]
 8006986:	2b01      	cmp	r3, #1
 8006988:	d102      	bne.n	8006990 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800698a:	7b3b      	ldrb	r3, [r7, #12]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d001      	beq.n	8006994 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e03e      	b.n	8006a12 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2202      	movs	r2, #2
 80069a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2202      	movs	r2, #2
 80069b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d003      	beq.n	80069c2 <HAL_TIM_Encoder_Start+0xc4>
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	2b04      	cmp	r3, #4
 80069be:	d008      	beq.n	80069d2 <HAL_TIM_Encoder_Start+0xd4>
 80069c0:	e00f      	b.n	80069e2 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2201      	movs	r2, #1
 80069c8:	2100      	movs	r1, #0
 80069ca:	4618      	mov	r0, r3
 80069cc:	f001 fa06 	bl	8007ddc <TIM_CCxChannelCmd>
      break;
 80069d0:	e016      	b.n	8006a00 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2201      	movs	r2, #1
 80069d8:	2104      	movs	r1, #4
 80069da:	4618      	mov	r0, r3
 80069dc:	f001 f9fe 	bl	8007ddc <TIM_CCxChannelCmd>
      break;
 80069e0:	e00e      	b.n	8006a00 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2201      	movs	r2, #1
 80069e8:	2100      	movs	r1, #0
 80069ea:	4618      	mov	r0, r3
 80069ec:	f001 f9f6 	bl	8007ddc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2201      	movs	r2, #1
 80069f6:	2104      	movs	r1, #4
 80069f8:	4618      	mov	r0, r3
 80069fa:	f001 f9ef 	bl	8007ddc <TIM_CCxChannelCmd>
      break;
 80069fe:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f042 0201 	orr.w	r2, r2, #1
 8006a0e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b084      	sub	sp, #16
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f003 0302 	and.w	r3, r3, #2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d020      	beq.n	8006a7e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f003 0302 	and.w	r3, r3, #2
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d01b      	beq.n	8006a7e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f06f 0202 	mvn.w	r2, #2
 8006a4e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	f003 0303 	and.w	r3, r3, #3
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d003      	beq.n	8006a6c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 fbf7 	bl	8007258 <HAL_TIM_IC_CaptureCallback>
 8006a6a:	e005      	b.n	8006a78 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 fbe9 	bl	8007244 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 fbfa 	bl	800726c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	f003 0304 	and.w	r3, r3, #4
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d020      	beq.n	8006aca <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f003 0304 	and.w	r3, r3, #4
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d01b      	beq.n	8006aca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f06f 0204 	mvn.w	r2, #4
 8006a9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	699b      	ldr	r3, [r3, #24]
 8006aa8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d003      	beq.n	8006ab8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 fbd1 	bl	8007258 <HAL_TIM_IC_CaptureCallback>
 8006ab6:	e005      	b.n	8006ac4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 fbc3 	bl	8007244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fbd4 	bl	800726c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	f003 0308 	and.w	r3, r3, #8
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d020      	beq.n	8006b16 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f003 0308 	and.w	r3, r3, #8
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d01b      	beq.n	8006b16 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f06f 0208 	mvn.w	r2, #8
 8006ae6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2204      	movs	r2, #4
 8006aec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	69db      	ldr	r3, [r3, #28]
 8006af4:	f003 0303 	and.w	r3, r3, #3
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d003      	beq.n	8006b04 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 fbab 	bl	8007258 <HAL_TIM_IC_CaptureCallback>
 8006b02:	e005      	b.n	8006b10 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fb9d 	bl	8007244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fbae 	bl	800726c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	f003 0310 	and.w	r3, r3, #16
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d020      	beq.n	8006b62 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f003 0310 	and.w	r3, r3, #16
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d01b      	beq.n	8006b62 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f06f 0210 	mvn.w	r2, #16
 8006b32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2208      	movs	r2, #8
 8006b38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	69db      	ldr	r3, [r3, #28]
 8006b40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d003      	beq.n	8006b50 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 fb85 	bl	8007258 <HAL_TIM_IC_CaptureCallback>
 8006b4e:	e005      	b.n	8006b5c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f000 fb77 	bl	8007244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 fb88 	bl	800726c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d00c      	beq.n	8006b86 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f003 0301 	and.w	r3, r3, #1
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d007      	beq.n	8006b86 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f06f 0201 	mvn.w	r2, #1
 8006b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f7fa fcb3 	bl	80014ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d104      	bne.n	8006b9a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00c      	beq.n	8006bb4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d007      	beq.n	8006bb4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f001 fba4 	bl	80082fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00c      	beq.n	8006bd8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d007      	beq.n	8006bd8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f001 fb9c 	bl	8008310 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d00c      	beq.n	8006bfc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d007      	beq.n	8006bfc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 fb42 	bl	8007280 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	f003 0320 	and.w	r3, r3, #32
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00c      	beq.n	8006c20 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f003 0320 	and.w	r3, r3, #32
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d007      	beq.n	8006c20 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f06f 0220 	mvn.w	r2, #32
 8006c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f001 fb64 	bl	80082e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d00c      	beq.n	8006c44 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d007      	beq.n	8006c44 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f001 fb70 	bl	8008324 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d00c      	beq.n	8006c68 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d007      	beq.n	8006c68 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f001 fb68 	bl	8008338 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00c      	beq.n	8006c8c <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d007      	beq.n	8006c8c <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f001 fb60 	bl	800834c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00c      	beq.n	8006cb0 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d007      	beq.n	8006cb0 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f001 fb58 	bl	8008360 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cb0:	bf00      	nop
 8006cb2:	3710      	adds	r7, #16
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b086      	sub	sp, #24
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d101      	bne.n	8006cd6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	e088      	b.n	8006de8 <HAL_TIM_IC_ConfigChannel+0x130>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d11b      	bne.n	8006d1c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006cf4:	f000 feac 	bl	8007a50 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	699a      	ldr	r2, [r3, #24]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f022 020c 	bic.w	r2, r2, #12
 8006d06:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6999      	ldr	r1, [r3, #24]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	689a      	ldr	r2, [r3, #8]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	430a      	orrs	r2, r1
 8006d18:	619a      	str	r2, [r3, #24]
 8006d1a:	e060      	b.n	8006dde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2b04      	cmp	r3, #4
 8006d20:	d11c      	bne.n	8006d5c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006d32:	f000 ff30 	bl	8007b96 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	699a      	ldr	r2, [r3, #24]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006d44:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	6999      	ldr	r1, [r3, #24]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	021a      	lsls	r2, r3, #8
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	430a      	orrs	r2, r1
 8006d58:	619a      	str	r2, [r3, #24]
 8006d5a:	e040      	b.n	8006dde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b08      	cmp	r3, #8
 8006d60:	d11b      	bne.n	8006d9a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006d72:	f000 ff7d 	bl	8007c70 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	69da      	ldr	r2, [r3, #28]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 020c 	bic.w	r2, r2, #12
 8006d84:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	69d9      	ldr	r1, [r3, #28]
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	689a      	ldr	r2, [r3, #8]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	430a      	orrs	r2, r1
 8006d96:	61da      	str	r2, [r3, #28]
 8006d98:	e021      	b.n	8006dde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2b0c      	cmp	r3, #12
 8006d9e:	d11c      	bne.n	8006dda <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006db0:	f000 ff9a 	bl	8007ce8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	69da      	ldr	r2, [r3, #28]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006dc2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	69d9      	ldr	r1, [r3, #28]
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	021a      	lsls	r2, r3, #8
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	61da      	str	r2, [r3, #28]
 8006dd8:	e001      	b.n	8006dde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006de6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3718      	adds	r7, #24
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b086      	sub	sp, #24
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d101      	bne.n	8006e0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006e0a:	2302      	movs	r3, #2
 8006e0c:	e0ff      	b.n	800700e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2b14      	cmp	r3, #20
 8006e1a:	f200 80f0 	bhi.w	8006ffe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e24:	08006e79 	.word	0x08006e79
 8006e28:	08006fff 	.word	0x08006fff
 8006e2c:	08006fff 	.word	0x08006fff
 8006e30:	08006fff 	.word	0x08006fff
 8006e34:	08006eb9 	.word	0x08006eb9
 8006e38:	08006fff 	.word	0x08006fff
 8006e3c:	08006fff 	.word	0x08006fff
 8006e40:	08006fff 	.word	0x08006fff
 8006e44:	08006efb 	.word	0x08006efb
 8006e48:	08006fff 	.word	0x08006fff
 8006e4c:	08006fff 	.word	0x08006fff
 8006e50:	08006fff 	.word	0x08006fff
 8006e54:	08006f3b 	.word	0x08006f3b
 8006e58:	08006fff 	.word	0x08006fff
 8006e5c:	08006fff 	.word	0x08006fff
 8006e60:	08006fff 	.word	0x08006fff
 8006e64:	08006f7d 	.word	0x08006f7d
 8006e68:	08006fff 	.word	0x08006fff
 8006e6c:	08006fff 	.word	0x08006fff
 8006e70:	08006fff 	.word	0x08006fff
 8006e74:	08006fbd 	.word	0x08006fbd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68b9      	ldr	r1, [r7, #8]
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f000 fabc 	bl	80073fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	699a      	ldr	r2, [r3, #24]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f042 0208 	orr.w	r2, r2, #8
 8006e92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	699a      	ldr	r2, [r3, #24]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 0204 	bic.w	r2, r2, #4
 8006ea2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	6999      	ldr	r1, [r3, #24]
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	691a      	ldr	r2, [r3, #16]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	619a      	str	r2, [r3, #24]
      break;
 8006eb6:	e0a5      	b.n	8007004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68b9      	ldr	r1, [r7, #8]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 fb36 	bl	8007530 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	699a      	ldr	r2, [r3, #24]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	699a      	ldr	r2, [r3, #24]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6999      	ldr	r1, [r3, #24]
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	021a      	lsls	r2, r3, #8
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	430a      	orrs	r2, r1
 8006ef6:	619a      	str	r2, [r3, #24]
      break;
 8006ef8:	e084      	b.n	8007004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	68b9      	ldr	r1, [r7, #8]
 8006f00:	4618      	mov	r0, r3
 8006f02:	f000 fba9 	bl	8007658 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	69da      	ldr	r2, [r3, #28]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f042 0208 	orr.w	r2, r2, #8
 8006f14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	69da      	ldr	r2, [r3, #28]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f022 0204 	bic.w	r2, r2, #4
 8006f24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	69d9      	ldr	r1, [r3, #28]
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	691a      	ldr	r2, [r3, #16]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	430a      	orrs	r2, r1
 8006f36:	61da      	str	r2, [r3, #28]
      break;
 8006f38:	e064      	b.n	8007004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	68b9      	ldr	r1, [r7, #8]
 8006f40:	4618      	mov	r0, r3
 8006f42:	f000 fc1b 	bl	800777c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	69da      	ldr	r2, [r3, #28]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	69da      	ldr	r2, [r3, #28]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69d9      	ldr	r1, [r3, #28]
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	021a      	lsls	r2, r3, #8
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	430a      	orrs	r2, r1
 8006f78:	61da      	str	r2, [r3, #28]
      break;
 8006f7a:	e043      	b.n	8007004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	68b9      	ldr	r1, [r7, #8]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f000 fc8e 	bl	80078a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f042 0208 	orr.w	r2, r2, #8
 8006f96:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f022 0204 	bic.w	r2, r2, #4
 8006fa6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	691a      	ldr	r2, [r3, #16]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	430a      	orrs	r2, r1
 8006fb8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006fba:	e023      	b.n	8007004 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68b9      	ldr	r1, [r7, #8]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f000 fcd8 	bl	8007978 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fd6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fe6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	691b      	ldr	r3, [r3, #16]
 8006ff2:	021a      	lsls	r2, r3, #8
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	430a      	orrs	r2, r1
 8006ffa:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006ffc:	e002      	b.n	8007004 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	75fb      	strb	r3, [r7, #23]
      break;
 8007002:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800700c:	7dfb      	ldrb	r3, [r7, #23]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3718      	adds	r7, #24
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop

08007018 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007022:	2300      	movs	r3, #0
 8007024:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800702c:	2b01      	cmp	r3, #1
 800702e:	d101      	bne.n	8007034 <HAL_TIM_ConfigClockSource+0x1c>
 8007030:	2302      	movs	r3, #2
 8007032:	e0f6      	b.n	8007222 <HAL_TIM_ConfigClockSource+0x20a>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2202      	movs	r2, #2
 8007040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007052:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007056:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800705e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a6f      	ldr	r2, [pc, #444]	@ (800722c <HAL_TIM_ConfigClockSource+0x214>)
 800706e:	4293      	cmp	r3, r2
 8007070:	f000 80c1 	beq.w	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 8007074:	4a6d      	ldr	r2, [pc, #436]	@ (800722c <HAL_TIM_ConfigClockSource+0x214>)
 8007076:	4293      	cmp	r3, r2
 8007078:	f200 80c6 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 800707c:	4a6c      	ldr	r2, [pc, #432]	@ (8007230 <HAL_TIM_ConfigClockSource+0x218>)
 800707e:	4293      	cmp	r3, r2
 8007080:	f000 80b9 	beq.w	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 8007084:	4a6a      	ldr	r2, [pc, #424]	@ (8007230 <HAL_TIM_ConfigClockSource+0x218>)
 8007086:	4293      	cmp	r3, r2
 8007088:	f200 80be 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 800708c:	4a69      	ldr	r2, [pc, #420]	@ (8007234 <HAL_TIM_ConfigClockSource+0x21c>)
 800708e:	4293      	cmp	r3, r2
 8007090:	f000 80b1 	beq.w	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 8007094:	4a67      	ldr	r2, [pc, #412]	@ (8007234 <HAL_TIM_ConfigClockSource+0x21c>)
 8007096:	4293      	cmp	r3, r2
 8007098:	f200 80b6 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 800709c:	4a66      	ldr	r2, [pc, #408]	@ (8007238 <HAL_TIM_ConfigClockSource+0x220>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	f000 80a9 	beq.w	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 80070a4:	4a64      	ldr	r2, [pc, #400]	@ (8007238 <HAL_TIM_ConfigClockSource+0x220>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	f200 80ae 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 80070ac:	4a63      	ldr	r2, [pc, #396]	@ (800723c <HAL_TIM_ConfigClockSource+0x224>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	f000 80a1 	beq.w	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 80070b4:	4a61      	ldr	r2, [pc, #388]	@ (800723c <HAL_TIM_ConfigClockSource+0x224>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	f200 80a6 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 80070bc:	4a60      	ldr	r2, [pc, #384]	@ (8007240 <HAL_TIM_ConfigClockSource+0x228>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	f000 8099 	beq.w	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 80070c4:	4a5e      	ldr	r2, [pc, #376]	@ (8007240 <HAL_TIM_ConfigClockSource+0x228>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	f200 809e 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 80070cc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80070d0:	f000 8091 	beq.w	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 80070d4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80070d8:	f200 8096 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 80070dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070e0:	f000 8089 	beq.w	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 80070e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070e8:	f200 808e 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 80070ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070f0:	d03e      	beq.n	8007170 <HAL_TIM_ConfigClockSource+0x158>
 80070f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070f6:	f200 8087 	bhi.w	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 80070fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070fe:	f000 8086 	beq.w	800720e <HAL_TIM_ConfigClockSource+0x1f6>
 8007102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007106:	d87f      	bhi.n	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 8007108:	2b70      	cmp	r3, #112	@ 0x70
 800710a:	d01a      	beq.n	8007142 <HAL_TIM_ConfigClockSource+0x12a>
 800710c:	2b70      	cmp	r3, #112	@ 0x70
 800710e:	d87b      	bhi.n	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 8007110:	2b60      	cmp	r3, #96	@ 0x60
 8007112:	d050      	beq.n	80071b6 <HAL_TIM_ConfigClockSource+0x19e>
 8007114:	2b60      	cmp	r3, #96	@ 0x60
 8007116:	d877      	bhi.n	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 8007118:	2b50      	cmp	r3, #80	@ 0x50
 800711a:	d03c      	beq.n	8007196 <HAL_TIM_ConfigClockSource+0x17e>
 800711c:	2b50      	cmp	r3, #80	@ 0x50
 800711e:	d873      	bhi.n	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 8007120:	2b40      	cmp	r3, #64	@ 0x40
 8007122:	d058      	beq.n	80071d6 <HAL_TIM_ConfigClockSource+0x1be>
 8007124:	2b40      	cmp	r3, #64	@ 0x40
 8007126:	d86f      	bhi.n	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 8007128:	2b30      	cmp	r3, #48	@ 0x30
 800712a:	d064      	beq.n	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 800712c:	2b30      	cmp	r3, #48	@ 0x30
 800712e:	d86b      	bhi.n	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 8007130:	2b20      	cmp	r3, #32
 8007132:	d060      	beq.n	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 8007134:	2b20      	cmp	r3, #32
 8007136:	d867      	bhi.n	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
 8007138:	2b00      	cmp	r3, #0
 800713a:	d05c      	beq.n	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 800713c:	2b10      	cmp	r3, #16
 800713e:	d05a      	beq.n	80071f6 <HAL_TIM_ConfigClockSource+0x1de>
 8007140:	e062      	b.n	8007208 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007152:	f000 fe23 	bl	8007d9c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007164:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	609a      	str	r2, [r3, #8]
      break;
 800716e:	e04f      	b.n	8007210 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007180:	f000 fe0c 	bl	8007d9c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	689a      	ldr	r2, [r3, #8]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007192:	609a      	str	r2, [r3, #8]
      break;
 8007194:	e03c      	b.n	8007210 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071a2:	461a      	mov	r2, r3
 80071a4:	f000 fcc8 	bl	8007b38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	2150      	movs	r1, #80	@ 0x50
 80071ae:	4618      	mov	r0, r3
 80071b0:	f000 fdd7 	bl	8007d62 <TIM_ITRx_SetConfig>
      break;
 80071b4:	e02c      	b.n	8007210 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80071c2:	461a      	mov	r2, r3
 80071c4:	f000 fd24 	bl	8007c10 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2160      	movs	r1, #96	@ 0x60
 80071ce:	4618      	mov	r0, r3
 80071d0:	f000 fdc7 	bl	8007d62 <TIM_ITRx_SetConfig>
      break;
 80071d4:	e01c      	b.n	8007210 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071e2:	461a      	mov	r2, r3
 80071e4:	f000 fca8 	bl	8007b38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2140      	movs	r1, #64	@ 0x40
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 fdb7 	bl	8007d62 <TIM_ITRx_SetConfig>
      break;
 80071f4:	e00c      	b.n	8007210 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4619      	mov	r1, r3
 8007200:	4610      	mov	r0, r2
 8007202:	f000 fdae 	bl	8007d62 <TIM_ITRx_SetConfig>
      break;
 8007206:	e003      	b.n	8007210 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	73fb      	strb	r3, [r7, #15]
      break;
 800720c:	e000      	b.n	8007210 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800720e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007220:	7bfb      	ldrb	r3, [r7, #15]
}
 8007222:	4618      	mov	r0, r3
 8007224:	3710      	adds	r7, #16
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop
 800722c:	00100070 	.word	0x00100070
 8007230:	00100060 	.word	0x00100060
 8007234:	00100050 	.word	0x00100050
 8007238:	00100040 	.word	0x00100040
 800723c:	00100030 	.word	0x00100030
 8007240:	00100020 	.word	0x00100020

08007244 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007274:	bf00      	nop
 8007276:	370c      	adds	r7, #12
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007294:	b480      	push	{r7}
 8007296:	b085      	sub	sp, #20
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a4c      	ldr	r2, [pc, #304]	@ (80073d8 <TIM_Base_SetConfig+0x144>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d017      	beq.n	80072dc <TIM_Base_SetConfig+0x48>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072b2:	d013      	beq.n	80072dc <TIM_Base_SetConfig+0x48>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a49      	ldr	r2, [pc, #292]	@ (80073dc <TIM_Base_SetConfig+0x148>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d00f      	beq.n	80072dc <TIM_Base_SetConfig+0x48>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a48      	ldr	r2, [pc, #288]	@ (80073e0 <TIM_Base_SetConfig+0x14c>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d00b      	beq.n	80072dc <TIM_Base_SetConfig+0x48>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a47      	ldr	r2, [pc, #284]	@ (80073e4 <TIM_Base_SetConfig+0x150>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d007      	beq.n	80072dc <TIM_Base_SetConfig+0x48>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a46      	ldr	r2, [pc, #280]	@ (80073e8 <TIM_Base_SetConfig+0x154>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d003      	beq.n	80072dc <TIM_Base_SetConfig+0x48>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4a45      	ldr	r2, [pc, #276]	@ (80073ec <TIM_Base_SetConfig+0x158>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d108      	bne.n	80072ee <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	68fa      	ldr	r2, [r7, #12]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a39      	ldr	r2, [pc, #228]	@ (80073d8 <TIM_Base_SetConfig+0x144>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d023      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072fc:	d01f      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4a36      	ldr	r2, [pc, #216]	@ (80073dc <TIM_Base_SetConfig+0x148>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d01b      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a35      	ldr	r2, [pc, #212]	@ (80073e0 <TIM_Base_SetConfig+0x14c>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d017      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a34      	ldr	r2, [pc, #208]	@ (80073e4 <TIM_Base_SetConfig+0x150>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d013      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a33      	ldr	r2, [pc, #204]	@ (80073e8 <TIM_Base_SetConfig+0x154>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d00f      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a33      	ldr	r2, [pc, #204]	@ (80073f0 <TIM_Base_SetConfig+0x15c>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d00b      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a32      	ldr	r2, [pc, #200]	@ (80073f4 <TIM_Base_SetConfig+0x160>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d007      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a31      	ldr	r2, [pc, #196]	@ (80073f8 <TIM_Base_SetConfig+0x164>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d003      	beq.n	800733e <TIM_Base_SetConfig+0xaa>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a2c      	ldr	r2, [pc, #176]	@ (80073ec <TIM_Base_SetConfig+0x158>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d108      	bne.n	8007350 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007344:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	4313      	orrs	r3, r2
 800734e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	695b      	ldr	r3, [r3, #20]
 800735a:	4313      	orrs	r3, r2
 800735c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	689a      	ldr	r2, [r3, #8]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a18      	ldr	r2, [pc, #96]	@ (80073d8 <TIM_Base_SetConfig+0x144>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d013      	beq.n	80073a4 <TIM_Base_SetConfig+0x110>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	4a1a      	ldr	r2, [pc, #104]	@ (80073e8 <TIM_Base_SetConfig+0x154>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d00f      	beq.n	80073a4 <TIM_Base_SetConfig+0x110>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	4a1a      	ldr	r2, [pc, #104]	@ (80073f0 <TIM_Base_SetConfig+0x15c>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d00b      	beq.n	80073a4 <TIM_Base_SetConfig+0x110>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	4a19      	ldr	r2, [pc, #100]	@ (80073f4 <TIM_Base_SetConfig+0x160>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d007      	beq.n	80073a4 <TIM_Base_SetConfig+0x110>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	4a18      	ldr	r2, [pc, #96]	@ (80073f8 <TIM_Base_SetConfig+0x164>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d003      	beq.n	80073a4 <TIM_Base_SetConfig+0x110>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	4a13      	ldr	r2, [pc, #76]	@ (80073ec <TIM_Base_SetConfig+0x158>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d103      	bne.n	80073ac <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	691a      	ldr	r2, [r3, #16]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	691b      	ldr	r3, [r3, #16]
 80073b6:	f003 0301 	and.w	r3, r3, #1
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d105      	bne.n	80073ca <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	f023 0201 	bic.w	r2, r3, #1
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	611a      	str	r2, [r3, #16]
  }
}
 80073ca:	bf00      	nop
 80073cc:	3714      	adds	r7, #20
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop
 80073d8:	40012c00 	.word	0x40012c00
 80073dc:	40000400 	.word	0x40000400
 80073e0:	40000800 	.word	0x40000800
 80073e4:	40000c00 	.word	0x40000c00
 80073e8:	40013400 	.word	0x40013400
 80073ec:	40015000 	.word	0x40015000
 80073f0:	40014000 	.word	0x40014000
 80073f4:	40014400 	.word	0x40014400
 80073f8:	40014800 	.word	0x40014800

080073fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b087      	sub	sp, #28
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a1b      	ldr	r3, [r3, #32]
 800740a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6a1b      	ldr	r3, [r3, #32]
 8007410:	f023 0201 	bic.w	r2, r3, #1
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800742a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800742e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f023 0303 	bic.w	r3, r3, #3
 8007436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68fa      	ldr	r2, [r7, #12]
 800743e:	4313      	orrs	r3, r2
 8007440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	f023 0302 	bic.w	r3, r3, #2
 8007448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	697a      	ldr	r2, [r7, #20]
 8007450:	4313      	orrs	r3, r2
 8007452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	4a30      	ldr	r2, [pc, #192]	@ (8007518 <TIM_OC1_SetConfig+0x11c>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d013      	beq.n	8007484 <TIM_OC1_SetConfig+0x88>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a2f      	ldr	r2, [pc, #188]	@ (800751c <TIM_OC1_SetConfig+0x120>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d00f      	beq.n	8007484 <TIM_OC1_SetConfig+0x88>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a2e      	ldr	r2, [pc, #184]	@ (8007520 <TIM_OC1_SetConfig+0x124>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d00b      	beq.n	8007484 <TIM_OC1_SetConfig+0x88>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a2d      	ldr	r2, [pc, #180]	@ (8007524 <TIM_OC1_SetConfig+0x128>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d007      	beq.n	8007484 <TIM_OC1_SetConfig+0x88>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a2c      	ldr	r2, [pc, #176]	@ (8007528 <TIM_OC1_SetConfig+0x12c>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d003      	beq.n	8007484 <TIM_OC1_SetConfig+0x88>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a2b      	ldr	r2, [pc, #172]	@ (800752c <TIM_OC1_SetConfig+0x130>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d10c      	bne.n	800749e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	f023 0308 	bic.w	r3, r3, #8
 800748a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	4313      	orrs	r3, r2
 8007494:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	f023 0304 	bic.w	r3, r3, #4
 800749c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007518 <TIM_OC1_SetConfig+0x11c>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d013      	beq.n	80074ce <TIM_OC1_SetConfig+0xd2>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a1c      	ldr	r2, [pc, #112]	@ (800751c <TIM_OC1_SetConfig+0x120>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d00f      	beq.n	80074ce <TIM_OC1_SetConfig+0xd2>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a1b      	ldr	r2, [pc, #108]	@ (8007520 <TIM_OC1_SetConfig+0x124>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d00b      	beq.n	80074ce <TIM_OC1_SetConfig+0xd2>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a1a      	ldr	r2, [pc, #104]	@ (8007524 <TIM_OC1_SetConfig+0x128>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d007      	beq.n	80074ce <TIM_OC1_SetConfig+0xd2>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a19      	ldr	r2, [pc, #100]	@ (8007528 <TIM_OC1_SetConfig+0x12c>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d003      	beq.n	80074ce <TIM_OC1_SetConfig+0xd2>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a18      	ldr	r2, [pc, #96]	@ (800752c <TIM_OC1_SetConfig+0x130>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d111      	bne.n	80074f2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80074dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	693a      	ldr	r2, [r7, #16]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	699b      	ldr	r3, [r3, #24]
 80074ec:	693a      	ldr	r2, [r7, #16]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	693a      	ldr	r2, [r7, #16]
 80074f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	697a      	ldr	r2, [r7, #20]
 800750a:	621a      	str	r2, [r3, #32]
}
 800750c:	bf00      	nop
 800750e:	371c      	adds	r7, #28
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr
 8007518:	40012c00 	.word	0x40012c00
 800751c:	40013400 	.word	0x40013400
 8007520:	40014000 	.word	0x40014000
 8007524:	40014400 	.word	0x40014400
 8007528:	40014800 	.word	0x40014800
 800752c:	40015000 	.word	0x40015000

08007530 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007530:	b480      	push	{r7}
 8007532:	b087      	sub	sp, #28
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a1b      	ldr	r3, [r3, #32]
 800753e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a1b      	ldr	r3, [r3, #32]
 8007544:	f023 0210 	bic.w	r2, r3, #16
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800755e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800756a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	021b      	lsls	r3, r3, #8
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	4313      	orrs	r3, r2
 8007576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	f023 0320 	bic.w	r3, r3, #32
 800757e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	011b      	lsls	r3, r3, #4
 8007586:	697a      	ldr	r2, [r7, #20]
 8007588:	4313      	orrs	r3, r2
 800758a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a2c      	ldr	r2, [pc, #176]	@ (8007640 <TIM_OC2_SetConfig+0x110>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d007      	beq.n	80075a4 <TIM_OC2_SetConfig+0x74>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a2b      	ldr	r2, [pc, #172]	@ (8007644 <TIM_OC2_SetConfig+0x114>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d003      	beq.n	80075a4 <TIM_OC2_SetConfig+0x74>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	4a2a      	ldr	r2, [pc, #168]	@ (8007648 <TIM_OC2_SetConfig+0x118>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d10d      	bne.n	80075c0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	68db      	ldr	r3, [r3, #12]
 80075b0:	011b      	lsls	r3, r3, #4
 80075b2:	697a      	ldr	r2, [r7, #20]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a1f      	ldr	r2, [pc, #124]	@ (8007640 <TIM_OC2_SetConfig+0x110>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d013      	beq.n	80075f0 <TIM_OC2_SetConfig+0xc0>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a1e      	ldr	r2, [pc, #120]	@ (8007644 <TIM_OC2_SetConfig+0x114>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d00f      	beq.n	80075f0 <TIM_OC2_SetConfig+0xc0>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a1e      	ldr	r2, [pc, #120]	@ (800764c <TIM_OC2_SetConfig+0x11c>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d00b      	beq.n	80075f0 <TIM_OC2_SetConfig+0xc0>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a1d      	ldr	r2, [pc, #116]	@ (8007650 <TIM_OC2_SetConfig+0x120>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d007      	beq.n	80075f0 <TIM_OC2_SetConfig+0xc0>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007654 <TIM_OC2_SetConfig+0x124>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d003      	beq.n	80075f0 <TIM_OC2_SetConfig+0xc0>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a17      	ldr	r2, [pc, #92]	@ (8007648 <TIM_OC2_SetConfig+0x118>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d113      	bne.n	8007618 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80075f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80075fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	695b      	ldr	r3, [r3, #20]
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	4313      	orrs	r3, r2
 800760a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	699b      	ldr	r3, [r3, #24]
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	4313      	orrs	r3, r2
 8007616:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	693a      	ldr	r2, [r7, #16]
 800761c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	685a      	ldr	r2, [r3, #4]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	621a      	str	r2, [r3, #32]
}
 8007632:	bf00      	nop
 8007634:	371c      	adds	r7, #28
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	40012c00 	.word	0x40012c00
 8007644:	40013400 	.word	0x40013400
 8007648:	40015000 	.word	0x40015000
 800764c:	40014000 	.word	0x40014000
 8007650:	40014400 	.word	0x40014400
 8007654:	40014800 	.word	0x40014800

08007658 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007658:	b480      	push	{r7}
 800765a:	b087      	sub	sp, #28
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6a1b      	ldr	r3, [r3, #32]
 800766c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	69db      	ldr	r3, [r3, #28]
 800767e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800768a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f023 0303 	bic.w	r3, r3, #3
 8007692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	4313      	orrs	r3, r2
 800769c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80076a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	021b      	lsls	r3, r3, #8
 80076ac:	697a      	ldr	r2, [r7, #20]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a2b      	ldr	r2, [pc, #172]	@ (8007764 <TIM_OC3_SetConfig+0x10c>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d007      	beq.n	80076ca <TIM_OC3_SetConfig+0x72>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a2a      	ldr	r2, [pc, #168]	@ (8007768 <TIM_OC3_SetConfig+0x110>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d003      	beq.n	80076ca <TIM_OC3_SetConfig+0x72>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a29      	ldr	r2, [pc, #164]	@ (800776c <TIM_OC3_SetConfig+0x114>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d10d      	bne.n	80076e6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80076d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	021b      	lsls	r3, r3, #8
 80076d8:	697a      	ldr	r2, [r7, #20]
 80076da:	4313      	orrs	r3, r2
 80076dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80076e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a1e      	ldr	r2, [pc, #120]	@ (8007764 <TIM_OC3_SetConfig+0x10c>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d013      	beq.n	8007716 <TIM_OC3_SetConfig+0xbe>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007768 <TIM_OC3_SetConfig+0x110>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d00f      	beq.n	8007716 <TIM_OC3_SetConfig+0xbe>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007770 <TIM_OC3_SetConfig+0x118>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d00b      	beq.n	8007716 <TIM_OC3_SetConfig+0xbe>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a1c      	ldr	r2, [pc, #112]	@ (8007774 <TIM_OC3_SetConfig+0x11c>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d007      	beq.n	8007716 <TIM_OC3_SetConfig+0xbe>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a1b      	ldr	r2, [pc, #108]	@ (8007778 <TIM_OC3_SetConfig+0x120>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d003      	beq.n	8007716 <TIM_OC3_SetConfig+0xbe>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a16      	ldr	r2, [pc, #88]	@ (800776c <TIM_OC3_SetConfig+0x114>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d113      	bne.n	800773e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800771c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007724:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	011b      	lsls	r3, r3, #4
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	4313      	orrs	r3, r2
 8007730:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	699b      	ldr	r3, [r3, #24]
 8007736:	011b      	lsls	r3, r3, #4
 8007738:	693a      	ldr	r2, [r7, #16]
 800773a:	4313      	orrs	r3, r2
 800773c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	693a      	ldr	r2, [r7, #16]
 8007742:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	68fa      	ldr	r2, [r7, #12]
 8007748:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	685a      	ldr	r2, [r3, #4]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	697a      	ldr	r2, [r7, #20]
 8007756:	621a      	str	r2, [r3, #32]
}
 8007758:	bf00      	nop
 800775a:	371c      	adds	r7, #28
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr
 8007764:	40012c00 	.word	0x40012c00
 8007768:	40013400 	.word	0x40013400
 800776c:	40015000 	.word	0x40015000
 8007770:	40014000 	.word	0x40014000
 8007774:	40014400 	.word	0x40014400
 8007778:	40014800 	.word	0x40014800

0800777c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800777c:	b480      	push	{r7}
 800777e:	b087      	sub	sp, #28
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a1b      	ldr	r3, [r3, #32]
 8007790:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	69db      	ldr	r3, [r3, #28]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	021b      	lsls	r3, r3, #8
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80077ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	031b      	lsls	r3, r3, #12
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a2c      	ldr	r2, [pc, #176]	@ (800788c <TIM_OC4_SetConfig+0x110>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d007      	beq.n	80077f0 <TIM_OC4_SetConfig+0x74>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	4a2b      	ldr	r2, [pc, #172]	@ (8007890 <TIM_OC4_SetConfig+0x114>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d003      	beq.n	80077f0 <TIM_OC4_SetConfig+0x74>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	4a2a      	ldr	r2, [pc, #168]	@ (8007894 <TIM_OC4_SetConfig+0x118>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d10d      	bne.n	800780c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80077f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	031b      	lsls	r3, r3, #12
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	4313      	orrs	r3, r2
 8007802:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800780a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a1f      	ldr	r2, [pc, #124]	@ (800788c <TIM_OC4_SetConfig+0x110>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d013      	beq.n	800783c <TIM_OC4_SetConfig+0xc0>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a1e      	ldr	r2, [pc, #120]	@ (8007890 <TIM_OC4_SetConfig+0x114>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d00f      	beq.n	800783c <TIM_OC4_SetConfig+0xc0>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4a1e      	ldr	r2, [pc, #120]	@ (8007898 <TIM_OC4_SetConfig+0x11c>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d00b      	beq.n	800783c <TIM_OC4_SetConfig+0xc0>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a1d      	ldr	r2, [pc, #116]	@ (800789c <TIM_OC4_SetConfig+0x120>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d007      	beq.n	800783c <TIM_OC4_SetConfig+0xc0>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	4a1c      	ldr	r2, [pc, #112]	@ (80078a0 <TIM_OC4_SetConfig+0x124>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d003      	beq.n	800783c <TIM_OC4_SetConfig+0xc0>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a17      	ldr	r2, [pc, #92]	@ (8007894 <TIM_OC4_SetConfig+0x118>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d113      	bne.n	8007864 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007842:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800784a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	695b      	ldr	r3, [r3, #20]
 8007850:	019b      	lsls	r3, r3, #6
 8007852:	693a      	ldr	r2, [r7, #16]
 8007854:	4313      	orrs	r3, r2
 8007856:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	699b      	ldr	r3, [r3, #24]
 800785c:	019b      	lsls	r3, r3, #6
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	4313      	orrs	r3, r2
 8007862:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	693a      	ldr	r2, [r7, #16]
 8007868:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	685a      	ldr	r2, [r3, #4]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	621a      	str	r2, [r3, #32]
}
 800787e:	bf00      	nop
 8007880:	371c      	adds	r7, #28
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr
 800788a:	bf00      	nop
 800788c:	40012c00 	.word	0x40012c00
 8007890:	40013400 	.word	0x40013400
 8007894:	40015000 	.word	0x40015000
 8007898:	40014000 	.word	0x40014000
 800789c:	40014400 	.word	0x40014400
 80078a0:	40014800 	.word	0x40014800

080078a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b087      	sub	sp, #28
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a1b      	ldr	r3, [r3, #32]
 80078b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a1b      	ldr	r3, [r3, #32]
 80078b8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	4313      	orrs	r3, r2
 80078e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80078e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	041b      	lsls	r3, r3, #16
 80078f0:	693a      	ldr	r2, [r7, #16]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a19      	ldr	r2, [pc, #100]	@ (8007960 <TIM_OC5_SetConfig+0xbc>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d013      	beq.n	8007926 <TIM_OC5_SetConfig+0x82>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a18      	ldr	r2, [pc, #96]	@ (8007964 <TIM_OC5_SetConfig+0xc0>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d00f      	beq.n	8007926 <TIM_OC5_SetConfig+0x82>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a17      	ldr	r2, [pc, #92]	@ (8007968 <TIM_OC5_SetConfig+0xc4>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d00b      	beq.n	8007926 <TIM_OC5_SetConfig+0x82>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a16      	ldr	r2, [pc, #88]	@ (800796c <TIM_OC5_SetConfig+0xc8>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d007      	beq.n	8007926 <TIM_OC5_SetConfig+0x82>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a15      	ldr	r2, [pc, #84]	@ (8007970 <TIM_OC5_SetConfig+0xcc>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d003      	beq.n	8007926 <TIM_OC5_SetConfig+0x82>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a14      	ldr	r2, [pc, #80]	@ (8007974 <TIM_OC5_SetConfig+0xd0>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d109      	bne.n	800793a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800792c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	695b      	ldr	r3, [r3, #20]
 8007932:	021b      	lsls	r3, r3, #8
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	4313      	orrs	r3, r2
 8007938:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	68fa      	ldr	r2, [r7, #12]
 8007944:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	685a      	ldr	r2, [r3, #4]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	693a      	ldr	r2, [r7, #16]
 8007952:	621a      	str	r2, [r3, #32]
}
 8007954:	bf00      	nop
 8007956:	371c      	adds	r7, #28
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr
 8007960:	40012c00 	.word	0x40012c00
 8007964:	40013400 	.word	0x40013400
 8007968:	40014000 	.word	0x40014000
 800796c:	40014400 	.word	0x40014400
 8007970:	40014800 	.word	0x40014800
 8007974:	40015000 	.word	0x40015000

08007978 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007978:	b480      	push	{r7}
 800797a:	b087      	sub	sp, #28
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a1b      	ldr	r3, [r3, #32]
 800798c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800799e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80079a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	021b      	lsls	r3, r3, #8
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80079be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	051b      	lsls	r3, r3, #20
 80079c6:	693a      	ldr	r2, [r7, #16]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a1a      	ldr	r2, [pc, #104]	@ (8007a38 <TIM_OC6_SetConfig+0xc0>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d013      	beq.n	80079fc <TIM_OC6_SetConfig+0x84>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a19      	ldr	r2, [pc, #100]	@ (8007a3c <TIM_OC6_SetConfig+0xc4>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d00f      	beq.n	80079fc <TIM_OC6_SetConfig+0x84>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a18      	ldr	r2, [pc, #96]	@ (8007a40 <TIM_OC6_SetConfig+0xc8>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d00b      	beq.n	80079fc <TIM_OC6_SetConfig+0x84>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a17      	ldr	r2, [pc, #92]	@ (8007a44 <TIM_OC6_SetConfig+0xcc>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d007      	beq.n	80079fc <TIM_OC6_SetConfig+0x84>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a16      	ldr	r2, [pc, #88]	@ (8007a48 <TIM_OC6_SetConfig+0xd0>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d003      	beq.n	80079fc <TIM_OC6_SetConfig+0x84>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a15      	ldr	r2, [pc, #84]	@ (8007a4c <TIM_OC6_SetConfig+0xd4>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d109      	bne.n	8007a10 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	695b      	ldr	r3, [r3, #20]
 8007a08:	029b      	lsls	r3, r3, #10
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	68fa      	ldr	r2, [r7, #12]
 8007a1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	693a      	ldr	r2, [r7, #16]
 8007a28:	621a      	str	r2, [r3, #32]
}
 8007a2a:	bf00      	nop
 8007a2c:	371c      	adds	r7, #28
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	40012c00 	.word	0x40012c00
 8007a3c:	40013400 	.word	0x40013400
 8007a40:	40014000 	.word	0x40014000
 8007a44:	40014400 	.word	0x40014400
 8007a48:	40014800 	.word	0x40014800
 8007a4c:	40015000 	.word	0x40015000

08007a50 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b087      	sub	sp, #28
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
 8007a5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6a1b      	ldr	r3, [r3, #32]
 8007a62:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6a1b      	ldr	r3, [r3, #32]
 8007a68:	f023 0201 	bic.w	r2, r3, #1
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	699b      	ldr	r3, [r3, #24]
 8007a74:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	4a28      	ldr	r2, [pc, #160]	@ (8007b1c <TIM_TI1_SetConfig+0xcc>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d01b      	beq.n	8007ab6 <TIM_TI1_SetConfig+0x66>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a84:	d017      	beq.n	8007ab6 <TIM_TI1_SetConfig+0x66>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	4a25      	ldr	r2, [pc, #148]	@ (8007b20 <TIM_TI1_SetConfig+0xd0>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d013      	beq.n	8007ab6 <TIM_TI1_SetConfig+0x66>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	4a24      	ldr	r2, [pc, #144]	@ (8007b24 <TIM_TI1_SetConfig+0xd4>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d00f      	beq.n	8007ab6 <TIM_TI1_SetConfig+0x66>
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	4a23      	ldr	r2, [pc, #140]	@ (8007b28 <TIM_TI1_SetConfig+0xd8>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d00b      	beq.n	8007ab6 <TIM_TI1_SetConfig+0x66>
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	4a22      	ldr	r2, [pc, #136]	@ (8007b2c <TIM_TI1_SetConfig+0xdc>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d007      	beq.n	8007ab6 <TIM_TI1_SetConfig+0x66>
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	4a21      	ldr	r2, [pc, #132]	@ (8007b30 <TIM_TI1_SetConfig+0xe0>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d003      	beq.n	8007ab6 <TIM_TI1_SetConfig+0x66>
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	4a20      	ldr	r2, [pc, #128]	@ (8007b34 <TIM_TI1_SetConfig+0xe4>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d101      	bne.n	8007aba <TIM_TI1_SetConfig+0x6a>
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e000      	b.n	8007abc <TIM_TI1_SetConfig+0x6c>
 8007aba:	2300      	movs	r3, #0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d008      	beq.n	8007ad2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	f023 0303 	bic.w	r3, r3, #3
 8007ac6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007ac8:	697a      	ldr	r2, [r7, #20]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	617b      	str	r3, [r7, #20]
 8007ad0:	e003      	b.n	8007ada <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	f043 0301 	orr.w	r3, r3, #1
 8007ad8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ae0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	011b      	lsls	r3, r3, #4
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	697a      	ldr	r2, [r7, #20]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	f023 030a 	bic.w	r3, r3, #10
 8007af4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	f003 030a 	and.w	r3, r3, #10
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	621a      	str	r2, [r3, #32]
}
 8007b0e:	bf00      	nop
 8007b10:	371c      	adds	r7, #28
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	40012c00 	.word	0x40012c00
 8007b20:	40000400 	.word	0x40000400
 8007b24:	40000800 	.word	0x40000800
 8007b28:	40000c00 	.word	0x40000c00
 8007b2c:	40013400 	.word	0x40013400
 8007b30:	40014000 	.word	0x40014000
 8007b34:	40015000 	.word	0x40015000

08007b38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b087      	sub	sp, #28
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6a1b      	ldr	r3, [r3, #32]
 8007b48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6a1b      	ldr	r3, [r3, #32]
 8007b4e:	f023 0201 	bic.w	r2, r3, #1
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	699b      	ldr	r3, [r3, #24]
 8007b5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	011b      	lsls	r3, r3, #4
 8007b68:	693a      	ldr	r2, [r7, #16]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	f023 030a 	bic.w	r3, r3, #10
 8007b74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b76:	697a      	ldr	r2, [r7, #20]
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	693a      	ldr	r2, [r7, #16]
 8007b82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	621a      	str	r2, [r3, #32]
}
 8007b8a:	bf00      	nop
 8007b8c:	371c      	adds	r7, #28
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr

08007b96 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b96:	b480      	push	{r7}
 8007b98:	b087      	sub	sp, #28
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	60f8      	str	r0, [r7, #12]
 8007b9e:	60b9      	str	r1, [r7, #8]
 8007ba0:	607a      	str	r2, [r7, #4]
 8007ba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6a1b      	ldr	r3, [r3, #32]
 8007ba8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	f023 0210 	bic.w	r2, r3, #16
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	699b      	ldr	r3, [r3, #24]
 8007bba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	021b      	lsls	r3, r3, #8
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bd4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	031b      	lsls	r3, r3, #12
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	693a      	ldr	r2, [r7, #16]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007be8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	011b      	lsls	r3, r3, #4
 8007bee:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007bf2:	697a      	ldr	r2, [r7, #20]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	693a      	ldr	r2, [r7, #16]
 8007bfc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	697a      	ldr	r2, [r7, #20]
 8007c02:	621a      	str	r2, [r3, #32]
}
 8007c04:	bf00      	nop
 8007c06:	371c      	adds	r7, #28
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b087      	sub	sp, #28
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6a1b      	ldr	r3, [r3, #32]
 8007c20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6a1b      	ldr	r3, [r3, #32]
 8007c26:	f023 0210 	bic.w	r2, r3, #16
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	031b      	lsls	r3, r3, #12
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c4c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	011b      	lsls	r3, r3, #4
 8007c52:	697a      	ldr	r2, [r7, #20]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	693a      	ldr	r2, [r7, #16]
 8007c5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	621a      	str	r2, [r3, #32]
}
 8007c64:	bf00      	nop
 8007c66:	371c      	adds	r7, #28
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a1b      	ldr	r3, [r3, #32]
 8007c88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	f023 0303 	bic.w	r3, r3, #3
 8007c9c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007c9e:	693a      	ldr	r2, [r7, #16]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cac:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	011b      	lsls	r3, r3, #4
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	021b      	lsls	r3, r3, #8
 8007cc6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007cca:	697a      	ldr	r2, [r7, #20]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	693a      	ldr	r2, [r7, #16]
 8007cd4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	697a      	ldr	r2, [r7, #20]
 8007cda:	621a      	str	r2, [r3, #32]
}
 8007cdc:	bf00      	nop
 8007cde:	371c      	adds	r7, #28
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b087      	sub	sp, #28
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	607a      	str	r2, [r7, #4]
 8007cf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6a1b      	ldr	r3, [r3, #32]
 8007d00:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	69db      	ldr	r3, [r3, #28]
 8007d0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d14:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	021b      	lsls	r3, r3, #8
 8007d1a:	693a      	ldr	r2, [r7, #16]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007d26:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	031b      	lsls	r3, r3, #12
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	693a      	ldr	r2, [r7, #16]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007d3a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	031b      	lsls	r3, r3, #12
 8007d40:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007d44:	697a      	ldr	r2, [r7, #20]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	693a      	ldr	r2, [r7, #16]
 8007d4e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	621a      	str	r2, [r3, #32]
}
 8007d56:	bf00      	nop
 8007d58:	371c      	adds	r7, #28
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr

08007d62 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d62:	b480      	push	{r7}
 8007d64:	b085      	sub	sp, #20
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007d78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d7e:	683a      	ldr	r2, [r7, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	4313      	orrs	r3, r2
 8007d84:	f043 0307 	orr.w	r3, r3, #7
 8007d88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	68fa      	ldr	r2, [r7, #12]
 8007d8e:	609a      	str	r2, [r3, #8]
}
 8007d90:	bf00      	nop
 8007d92:	3714      	adds	r7, #20
 8007d94:	46bd      	mov	sp, r7
 8007d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9a:	4770      	bx	lr

08007d9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b087      	sub	sp, #28
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
 8007da8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007db6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	021a      	lsls	r2, r3, #8
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	431a      	orrs	r2, r3
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	697a      	ldr	r2, [r7, #20]
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	697a      	ldr	r2, [r7, #20]
 8007dce:	609a      	str	r2, [r3, #8]
}
 8007dd0:	bf00      	nop
 8007dd2:	371c      	adds	r7, #28
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr

08007ddc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b087      	sub	sp, #28
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	f003 031f 	and.w	r3, r3, #31
 8007dee:	2201      	movs	r2, #1
 8007df0:	fa02 f303 	lsl.w	r3, r2, r3
 8007df4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6a1a      	ldr	r2, [r3, #32]
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	43db      	mvns	r3, r3
 8007dfe:	401a      	ands	r2, r3
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6a1a      	ldr	r2, [r3, #32]
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	f003 031f 	and.w	r3, r3, #31
 8007e0e:	6879      	ldr	r1, [r7, #4]
 8007e10:	fa01 f303 	lsl.w	r3, r1, r3
 8007e14:	431a      	orrs	r2, r3
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	621a      	str	r2, [r3, #32]
}
 8007e1a:	bf00      	nop
 8007e1c:	371c      	adds	r7, #28
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
	...

08007e28 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d109      	bne.n	8007e4c <HAL_TIMEx_PWMN_Start+0x24>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	bf14      	ite	ne
 8007e44:	2301      	movne	r3, #1
 8007e46:	2300      	moveq	r3, #0
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	e022      	b.n	8007e92 <HAL_TIMEx_PWMN_Start+0x6a>
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	2b04      	cmp	r3, #4
 8007e50:	d109      	bne.n	8007e66 <HAL_TIMEx_PWMN_Start+0x3e>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	bf14      	ite	ne
 8007e5e:	2301      	movne	r3, #1
 8007e60:	2300      	moveq	r3, #0
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	e015      	b.n	8007e92 <HAL_TIMEx_PWMN_Start+0x6a>
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	2b08      	cmp	r3, #8
 8007e6a:	d109      	bne.n	8007e80 <HAL_TIMEx_PWMN_Start+0x58>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	bf14      	ite	ne
 8007e78:	2301      	movne	r3, #1
 8007e7a:	2300      	moveq	r3, #0
 8007e7c:	b2db      	uxtb	r3, r3
 8007e7e:	e008      	b.n	8007e92 <HAL_TIMEx_PWMN_Start+0x6a>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	bf14      	ite	ne
 8007e8c:	2301      	movne	r3, #1
 8007e8e:	2300      	moveq	r3, #0
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d001      	beq.n	8007e9a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e073      	b.n	8007f82 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d104      	bne.n	8007eaa <HAL_TIMEx_PWMN_Start+0x82>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2202      	movs	r2, #2
 8007ea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ea8:	e013      	b.n	8007ed2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	2b04      	cmp	r3, #4
 8007eae:	d104      	bne.n	8007eba <HAL_TIMEx_PWMN_Start+0x92>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007eb8:	e00b      	b.n	8007ed2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	2b08      	cmp	r3, #8
 8007ebe:	d104      	bne.n	8007eca <HAL_TIMEx_PWMN_Start+0xa2>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2202      	movs	r2, #2
 8007ec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ec8:	e003      	b.n	8007ed2 <HAL_TIMEx_PWMN_Start+0xaa>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2202      	movs	r2, #2
 8007ece:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	2204      	movs	r2, #4
 8007ed8:	6839      	ldr	r1, [r7, #0]
 8007eda:	4618      	mov	r0, r3
 8007edc:	f000 fa4a 	bl	8008374 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007eee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a25      	ldr	r2, [pc, #148]	@ (8007f8c <HAL_TIMEx_PWMN_Start+0x164>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d022      	beq.n	8007f40 <HAL_TIMEx_PWMN_Start+0x118>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f02:	d01d      	beq.n	8007f40 <HAL_TIMEx_PWMN_Start+0x118>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a21      	ldr	r2, [pc, #132]	@ (8007f90 <HAL_TIMEx_PWMN_Start+0x168>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d018      	beq.n	8007f40 <HAL_TIMEx_PWMN_Start+0x118>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a20      	ldr	r2, [pc, #128]	@ (8007f94 <HAL_TIMEx_PWMN_Start+0x16c>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d013      	beq.n	8007f40 <HAL_TIMEx_PWMN_Start+0x118>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a1e      	ldr	r2, [pc, #120]	@ (8007f98 <HAL_TIMEx_PWMN_Start+0x170>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d00e      	beq.n	8007f40 <HAL_TIMEx_PWMN_Start+0x118>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a1d      	ldr	r2, [pc, #116]	@ (8007f9c <HAL_TIMEx_PWMN_Start+0x174>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d009      	beq.n	8007f40 <HAL_TIMEx_PWMN_Start+0x118>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a1b      	ldr	r2, [pc, #108]	@ (8007fa0 <HAL_TIMEx_PWMN_Start+0x178>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d004      	beq.n	8007f40 <HAL_TIMEx_PWMN_Start+0x118>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a1a      	ldr	r2, [pc, #104]	@ (8007fa4 <HAL_TIMEx_PWMN_Start+0x17c>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d115      	bne.n	8007f6c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	689a      	ldr	r2, [r3, #8]
 8007f46:	4b18      	ldr	r3, [pc, #96]	@ (8007fa8 <HAL_TIMEx_PWMN_Start+0x180>)
 8007f48:	4013      	ands	r3, r2
 8007f4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2b06      	cmp	r3, #6
 8007f50:	d015      	beq.n	8007f7e <HAL_TIMEx_PWMN_Start+0x156>
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f58:	d011      	beq.n	8007f7e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f042 0201 	orr.w	r2, r2, #1
 8007f68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f6a:	e008      	b.n	8007f7e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f042 0201 	orr.w	r2, r2, #1
 8007f7a:	601a      	str	r2, [r3, #0]
 8007f7c:	e000      	b.n	8007f80 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f7e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3710      	adds	r7, #16
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	40012c00 	.word	0x40012c00
 8007f90:	40000400 	.word	0x40000400
 8007f94:	40000800 	.word	0x40000800
 8007f98:	40000c00 	.word	0x40000c00
 8007f9c:	40013400 	.word	0x40013400
 8007fa0:	40014000 	.word	0x40014000
 8007fa4:	40015000 	.word	0x40015000
 8007fa8:	00010007 	.word	0x00010007

08007fac <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	6839      	ldr	r1, [r7, #0]
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f000 f9d8 	bl	8008374 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6a1a      	ldr	r2, [r3, #32]
 8007fca:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007fce:	4013      	ands	r3, r2
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10f      	bne.n	8007ff4 <HAL_TIMEx_PWMN_Stop+0x48>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	6a1a      	ldr	r2, [r3, #32]
 8007fda:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007fde:	4013      	ands	r3, r2
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d107      	bne.n	8007ff4 <HAL_TIMEx_PWMN_Stop+0x48>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007ff2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	6a1a      	ldr	r2, [r3, #32]
 8007ffa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007ffe:	4013      	ands	r3, r2
 8008000:	2b00      	cmp	r3, #0
 8008002:	d10f      	bne.n	8008024 <HAL_TIMEx_PWMN_Stop+0x78>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	6a1a      	ldr	r2, [r3, #32]
 800800a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800800e:	4013      	ands	r3, r2
 8008010:	2b00      	cmp	r3, #0
 8008012:	d107      	bne.n	8008024 <HAL_TIMEx_PWMN_Stop+0x78>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f022 0201 	bic.w	r2, r2, #1
 8008022:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d104      	bne.n	8008034 <HAL_TIMEx_PWMN_Stop+0x88>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008032:	e013      	b.n	800805c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	2b04      	cmp	r3, #4
 8008038:	d104      	bne.n	8008044 <HAL_TIMEx_PWMN_Stop+0x98>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008042:	e00b      	b.n	800805c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	2b08      	cmp	r3, #8
 8008048:	d104      	bne.n	8008054 <HAL_TIMEx_PWMN_Stop+0xa8>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008052:	e003      	b.n	800805c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 800805c:	2300      	movs	r3, #0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
	...

08008068 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008068:	b480      	push	{r7}
 800806a:	b085      	sub	sp, #20
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008078:	2b01      	cmp	r3, #1
 800807a:	d101      	bne.n	8008080 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800807c:	2302      	movs	r3, #2
 800807e:	e074      	b.n	800816a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2202      	movs	r2, #2
 800808c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a34      	ldr	r2, [pc, #208]	@ (8008178 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d009      	beq.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a33      	ldr	r2, [pc, #204]	@ (800817c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d004      	beq.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a31      	ldr	r2, [pc, #196]	@ (8008180 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d108      	bne.n	80080d0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80080c4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80080d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	68fa      	ldr	r2, [r7, #12]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a21      	ldr	r2, [pc, #132]	@ (8008178 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d022      	beq.n	800813e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008100:	d01d      	beq.n	800813e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a1f      	ldr	r2, [pc, #124]	@ (8008184 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d018      	beq.n	800813e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a1d      	ldr	r2, [pc, #116]	@ (8008188 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d013      	beq.n	800813e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a1c      	ldr	r2, [pc, #112]	@ (800818c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d00e      	beq.n	800813e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a15      	ldr	r2, [pc, #84]	@ (800817c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d009      	beq.n	800813e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a18      	ldr	r2, [pc, #96]	@ (8008190 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d004      	beq.n	800813e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a11      	ldr	r2, [pc, #68]	@ (8008180 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d10c      	bne.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008144:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	68ba      	ldr	r2, [r7, #8]
 800814c:	4313      	orrs	r3, r2
 800814e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	68ba      	ldr	r2, [r7, #8]
 8008156:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3714      	adds	r7, #20
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr
 8008176:	bf00      	nop
 8008178:	40012c00 	.word	0x40012c00
 800817c:	40013400 	.word	0x40013400
 8008180:	40015000 	.word	0x40015000
 8008184:	40000400 	.word	0x40000400
 8008188:	40000800 	.word	0x40000800
 800818c:	40000c00 	.word	0x40000c00
 8008190:	40014000 	.word	0x40014000

08008194 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800819e:	2300      	movs	r3, #0
 80081a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d101      	bne.n	80081b0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80081ac:	2302      	movs	r3, #2
 80081ae:	e078      	b.n	80082a2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	4313      	orrs	r3, r2
 80081d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	4313      	orrs	r3, r2
 80081e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	4313      	orrs	r3, r2
 80081fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	695b      	ldr	r3, [r3, #20]
 8008208:	4313      	orrs	r3, r2
 800820a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008216:	4313      	orrs	r3, r2
 8008218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	699b      	ldr	r3, [r3, #24]
 8008224:	041b      	lsls	r3, r3, #16
 8008226:	4313      	orrs	r3, r2
 8008228:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	69db      	ldr	r3, [r3, #28]
 8008234:	4313      	orrs	r3, r2
 8008236:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a1c      	ldr	r2, [pc, #112]	@ (80082b0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d009      	beq.n	8008256 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a1b      	ldr	r2, [pc, #108]	@ (80082b4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d004      	beq.n	8008256 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a19      	ldr	r2, [pc, #100]	@ (80082b8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d11c      	bne.n	8008290 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008260:	051b      	lsls	r3, r3, #20
 8008262:	4313      	orrs	r3, r2
 8008264:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	6a1b      	ldr	r3, [r3, #32]
 8008270:	4313      	orrs	r3, r2
 8008272:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800827e:	4313      	orrs	r3, r2
 8008280:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800828c:	4313      	orrs	r3, r2
 800828e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3714      	adds	r7, #20
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	40012c00 	.word	0x40012c00
 80082b4:	40013400 	.word	0x40013400
 80082b8:	40015000 	.word	0x40015000

080082bc <HAL_TIMEx_ConfigDeadTime>:
  * @param  Deadtime Deadtime value
  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigDeadTime(TIM_HandleTypeDef *htim, uint32_t Deadtime)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DEADTIME(Deadtime));

  MODIFY_REG(htim->Instance->BDTR, TIM_BDTR_DTG, Deadtime);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082cc:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	683a      	ldr	r2, [r7, #0]
 80082d6:	430a      	orrs	r2, r1
 80082d8:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80082f0:	bf00      	nop
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr

080082fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008304:	bf00      	nop
 8008306:	370c      	adds	r7, #12
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008318:	bf00      	nop
 800831a:	370c      	adds	r7, #12
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008340:	bf00      	nop
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800834c:	b480      	push	{r7}
 800834e:	b083      	sub	sp, #12
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008354:	bf00      	nop
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008368:	bf00      	nop
 800836a:	370c      	adds	r7, #12
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008374:	b480      	push	{r7}
 8008376:	b087      	sub	sp, #28
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	f003 030f 	and.w	r3, r3, #15
 8008386:	2204      	movs	r2, #4
 8008388:	fa02 f303 	lsl.w	r3, r2, r3
 800838c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6a1a      	ldr	r2, [r3, #32]
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	43db      	mvns	r3, r3
 8008396:	401a      	ands	r2, r3
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6a1a      	ldr	r2, [r3, #32]
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f003 030f 	and.w	r3, r3, #15
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	fa01 f303 	lsl.w	r3, r1, r3
 80083ac:	431a      	orrs	r2, r3
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	621a      	str	r2, [r3, #32]
}
 80083b2:	bf00      	nop
 80083b4:	371c      	adds	r7, #28
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr

080083be <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b082      	sub	sp, #8
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e042      	b.n	8008456 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d106      	bne.n	80083e8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f7f9 fd5c 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2224      	movs	r2, #36	@ 0x24
 80083ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f022 0201 	bic.w	r2, r2, #1
 80083fe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008404:	2b00      	cmp	r3, #0
 8008406:	d002      	beq.n	800840e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 ff61 	bl	80092d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 fc62 	bl	8008cd8 <UART_SetConfig>
 8008414:	4603      	mov	r3, r0
 8008416:	2b01      	cmp	r3, #1
 8008418:	d101      	bne.n	800841e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e01b      	b.n	8008456 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800842c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689a      	ldr	r2, [r3, #8]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800843c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f042 0201 	orr.w	r2, r2, #1
 800844c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 ffe0 	bl	8009414 <UART_CheckIdleState>
 8008454:	4603      	mov	r3, r0
}
 8008456:	4618      	mov	r0, r3
 8008458:	3708      	adds	r7, #8
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800845e:	b580      	push	{r7, lr}
 8008460:	b08a      	sub	sp, #40	@ 0x28
 8008462:	af02      	add	r7, sp, #8
 8008464:	60f8      	str	r0, [r7, #12]
 8008466:	60b9      	str	r1, [r7, #8]
 8008468:	603b      	str	r3, [r7, #0]
 800846a:	4613      	mov	r3, r2
 800846c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008474:	2b20      	cmp	r3, #32
 8008476:	d17b      	bne.n	8008570 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d002      	beq.n	8008484 <HAL_UART_Transmit+0x26>
 800847e:	88fb      	ldrh	r3, [r7, #6]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d101      	bne.n	8008488 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008484:	2301      	movs	r3, #1
 8008486:	e074      	b.n	8008572 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2200      	movs	r2, #0
 800848c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2221      	movs	r2, #33	@ 0x21
 8008494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008498:	f7fa fb4c 	bl	8002b34 <HAL_GetTick>
 800849c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	88fa      	ldrh	r2, [r7, #6]
 80084a2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	88fa      	ldrh	r2, [r7, #6]
 80084aa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084b6:	d108      	bne.n	80084ca <HAL_UART_Transmit+0x6c>
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d104      	bne.n	80084ca <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80084c0:	2300      	movs	r3, #0
 80084c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	61bb      	str	r3, [r7, #24]
 80084c8:	e003      	b.n	80084d2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084ce:	2300      	movs	r3, #0
 80084d0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80084d2:	e030      	b.n	8008536 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	9300      	str	r3, [sp, #0]
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2200      	movs	r2, #0
 80084dc:	2180      	movs	r1, #128	@ 0x80
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f001 f842 	bl	8009568 <UART_WaitOnFlagUntilTimeout>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d005      	beq.n	80084f6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2220      	movs	r2, #32
 80084ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e03d      	b.n	8008572 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10b      	bne.n	8008514 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80084fc:	69bb      	ldr	r3, [r7, #24]
 80084fe:	881b      	ldrh	r3, [r3, #0]
 8008500:	461a      	mov	r2, r3
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800850a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	3302      	adds	r3, #2
 8008510:	61bb      	str	r3, [r7, #24]
 8008512:	e007      	b.n	8008524 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	781a      	ldrb	r2, [r3, #0]
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	3301      	adds	r3, #1
 8008522:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800852a:	b29b      	uxth	r3, r3
 800852c:	3b01      	subs	r3, #1
 800852e:	b29a      	uxth	r2, r3
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800853c:	b29b      	uxth	r3, r3
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1c8      	bne.n	80084d4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	9300      	str	r3, [sp, #0]
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	2200      	movs	r2, #0
 800854a:	2140      	movs	r1, #64	@ 0x40
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f001 f80b 	bl	8009568 <UART_WaitOnFlagUntilTimeout>
 8008552:	4603      	mov	r3, r0
 8008554:	2b00      	cmp	r3, #0
 8008556:	d005      	beq.n	8008564 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2220      	movs	r2, #32
 800855c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008560:	2303      	movs	r3, #3
 8008562:	e006      	b.n	8008572 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2220      	movs	r2, #32
 8008568:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800856c:	2300      	movs	r3, #0
 800856e:	e000      	b.n	8008572 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008570:	2302      	movs	r3, #2
  }
}
 8008572:	4618      	mov	r0, r3
 8008574:	3720      	adds	r7, #32
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
	...

0800857c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b08a      	sub	sp, #40	@ 0x28
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	4613      	mov	r3, r2
 8008588:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008590:	2b20      	cmp	r3, #32
 8008592:	d137      	bne.n	8008604 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <HAL_UART_Receive_IT+0x24>
 800859a:	88fb      	ldrh	r3, [r7, #6]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d101      	bne.n	80085a4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	e030      	b.n	8008606 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a18      	ldr	r2, [pc, #96]	@ (8008610 <HAL_UART_Receive_IT+0x94>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d01f      	beq.n	80085f4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d018      	beq.n	80085f4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	e853 3f00 	ldrex	r3, [r3]
 80085ce:	613b      	str	r3, [r7, #16]
   return(result);
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80085d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	461a      	mov	r2, r3
 80085de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e0:	623b      	str	r3, [r7, #32]
 80085e2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e4:	69f9      	ldr	r1, [r7, #28]
 80085e6:	6a3a      	ldr	r2, [r7, #32]
 80085e8:	e841 2300 	strex	r3, r2, [r1]
 80085ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1e6      	bne.n	80085c2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80085f4:	88fb      	ldrh	r3, [r7, #6]
 80085f6:	461a      	mov	r2, r3
 80085f8:	68b9      	ldr	r1, [r7, #8]
 80085fa:	68f8      	ldr	r0, [r7, #12]
 80085fc:	f001 f822 	bl	8009644 <UART_Start_Receive_IT>
 8008600:	4603      	mov	r3, r0
 8008602:	e000      	b.n	8008606 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008604:	2302      	movs	r3, #2
  }
}
 8008606:	4618      	mov	r0, r3
 8008608:	3728      	adds	r7, #40	@ 0x28
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}
 800860e:	bf00      	nop
 8008610:	40008000 	.word	0x40008000

08008614 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b0ba      	sub	sp, #232	@ 0xe8
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	69db      	ldr	r3, [r3, #28]
 8008622:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800863a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800863e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008642:	4013      	ands	r3, r2
 8008644:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008648:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800864c:	2b00      	cmp	r3, #0
 800864e:	d11b      	bne.n	8008688 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008654:	f003 0320 	and.w	r3, r3, #32
 8008658:	2b00      	cmp	r3, #0
 800865a:	d015      	beq.n	8008688 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800865c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008660:	f003 0320 	and.w	r3, r3, #32
 8008664:	2b00      	cmp	r3, #0
 8008666:	d105      	bne.n	8008674 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008668:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800866c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008670:	2b00      	cmp	r3, #0
 8008672:	d009      	beq.n	8008688 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008678:	2b00      	cmp	r3, #0
 800867a:	f000 8300 	beq.w	8008c7e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	4798      	blx	r3
      }
      return;
 8008686:	e2fa      	b.n	8008c7e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008688:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800868c:	2b00      	cmp	r3, #0
 800868e:	f000 8123 	beq.w	80088d8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008692:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008696:	4b8d      	ldr	r3, [pc, #564]	@ (80088cc <HAL_UART_IRQHandler+0x2b8>)
 8008698:	4013      	ands	r3, r2
 800869a:	2b00      	cmp	r3, #0
 800869c:	d106      	bne.n	80086ac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800869e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80086a2:	4b8b      	ldr	r3, [pc, #556]	@ (80088d0 <HAL_UART_IRQHandler+0x2bc>)
 80086a4:	4013      	ands	r3, r2
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	f000 8116 	beq.w	80088d8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80086ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086b0:	f003 0301 	and.w	r3, r3, #1
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d011      	beq.n	80086dc <HAL_UART_IRQHandler+0xc8>
 80086b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00b      	beq.n	80086dc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2201      	movs	r2, #1
 80086ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086d2:	f043 0201 	orr.w	r2, r3, #1
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086e0:	f003 0302 	and.w	r3, r3, #2
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d011      	beq.n	800870c <HAL_UART_IRQHandler+0xf8>
 80086e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086ec:	f003 0301 	and.w	r3, r3, #1
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d00b      	beq.n	800870c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2202      	movs	r2, #2
 80086fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008702:	f043 0204 	orr.w	r2, r3, #4
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800870c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008710:	f003 0304 	and.w	r3, r3, #4
 8008714:	2b00      	cmp	r3, #0
 8008716:	d011      	beq.n	800873c <HAL_UART_IRQHandler+0x128>
 8008718:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800871c:	f003 0301 	and.w	r3, r3, #1
 8008720:	2b00      	cmp	r3, #0
 8008722:	d00b      	beq.n	800873c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	2204      	movs	r2, #4
 800872a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008732:	f043 0202 	orr.w	r2, r3, #2
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800873c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008740:	f003 0308 	and.w	r3, r3, #8
 8008744:	2b00      	cmp	r3, #0
 8008746:	d017      	beq.n	8008778 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800874c:	f003 0320 	and.w	r3, r3, #32
 8008750:	2b00      	cmp	r3, #0
 8008752:	d105      	bne.n	8008760 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008754:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008758:	4b5c      	ldr	r3, [pc, #368]	@ (80088cc <HAL_UART_IRQHandler+0x2b8>)
 800875a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800875c:	2b00      	cmp	r3, #0
 800875e:	d00b      	beq.n	8008778 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2208      	movs	r2, #8
 8008766:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800876e:	f043 0208 	orr.w	r2, r3, #8
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800877c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008780:	2b00      	cmp	r3, #0
 8008782:	d012      	beq.n	80087aa <HAL_UART_IRQHandler+0x196>
 8008784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008788:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00c      	beq.n	80087aa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008798:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087a0:	f043 0220 	orr.w	r2, r3, #32
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f000 8266 	beq.w	8008c82 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80087b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ba:	f003 0320 	and.w	r3, r3, #32
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d013      	beq.n	80087ea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80087c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087c6:	f003 0320 	and.w	r3, r3, #32
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d105      	bne.n	80087da <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80087ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d007      	beq.n	80087ea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d003      	beq.n	80087ea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087fe:	2b40      	cmp	r3, #64	@ 0x40
 8008800:	d005      	beq.n	800880e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008802:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008806:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800880a:	2b00      	cmp	r3, #0
 800880c:	d054      	beq.n	80088b8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f001 f83a 	bl	8009888 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800881e:	2b40      	cmp	r3, #64	@ 0x40
 8008820:	d146      	bne.n	80088b0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3308      	adds	r3, #8
 8008828:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008830:	e853 3f00 	ldrex	r3, [r3]
 8008834:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008838:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800883c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008840:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	3308      	adds	r3, #8
 800884a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800884e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008852:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008856:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800885a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800885e:	e841 2300 	strex	r3, r2, [r1]
 8008862:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008866:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1d9      	bne.n	8008822 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008874:	2b00      	cmp	r3, #0
 8008876:	d017      	beq.n	80088a8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800887e:	4a15      	ldr	r2, [pc, #84]	@ (80088d4 <HAL_UART_IRQHandler+0x2c0>)
 8008880:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008888:	4618      	mov	r0, r3
 800888a:	f7fc f833 	bl	80048f4 <HAL_DMA_Abort_IT>
 800888e:	4603      	mov	r3, r0
 8008890:	2b00      	cmp	r3, #0
 8008892:	d019      	beq.n	80088c8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800889a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80088a2:	4610      	mov	r0, r2
 80088a4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088a6:	e00f      	b.n	80088c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 f9ff 	bl	8008cac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ae:	e00b      	b.n	80088c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f000 f9fb 	bl	8008cac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088b6:	e007      	b.n	80088c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f000 f9f7 	bl	8008cac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80088c6:	e1dc      	b.n	8008c82 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c8:	bf00      	nop
    return;
 80088ca:	e1da      	b.n	8008c82 <HAL_UART_IRQHandler+0x66e>
 80088cc:	10000001 	.word	0x10000001
 80088d0:	04000120 	.word	0x04000120
 80088d4:	08009955 	.word	0x08009955

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088dc:	2b01      	cmp	r3, #1
 80088de:	f040 8170 	bne.w	8008bc2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80088e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088e6:	f003 0310 	and.w	r3, r3, #16
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f000 8169 	beq.w	8008bc2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80088f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088f4:	f003 0310 	and.w	r3, r3, #16
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 8162 	beq.w	8008bc2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2210      	movs	r2, #16
 8008904:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008910:	2b40      	cmp	r3, #64	@ 0x40
 8008912:	f040 80d8 	bne.w	8008ac6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008924:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008928:	2b00      	cmp	r3, #0
 800892a:	f000 80af 	beq.w	8008a8c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008934:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008938:	429a      	cmp	r2, r3
 800893a:	f080 80a7 	bcs.w	8008a8c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008944:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f003 0320 	and.w	r3, r3, #32
 8008956:	2b00      	cmp	r3, #0
 8008958:	f040 8087 	bne.w	8008a6a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008964:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008968:	e853 3f00 	ldrex	r3, [r3]
 800896c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008970:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008974:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008978:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	461a      	mov	r2, r3
 8008982:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008986:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800898a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008992:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008996:	e841 2300 	strex	r3, r2, [r1]
 800899a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800899e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d1da      	bne.n	800895c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	3308      	adds	r3, #8
 80089ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80089b0:	e853 3f00 	ldrex	r3, [r3]
 80089b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80089b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80089b8:	f023 0301 	bic.w	r3, r3, #1
 80089bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3308      	adds	r3, #8
 80089c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80089ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80089ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80089d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80089d6:	e841 2300 	strex	r3, r2, [r1]
 80089da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80089dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1e1      	bne.n	80089a6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	3308      	adds	r3, #8
 80089e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089ec:	e853 3f00 	ldrex	r3, [r3]
 80089f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	3308      	adds	r3, #8
 8008a02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008a06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008a08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008a0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008a0e:	e841 2300 	strex	r3, r2, [r1]
 8008a12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008a14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1e3      	bne.n	80089e2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2220      	movs	r2, #32
 8008a1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008a36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a38:	f023 0310 	bic.w	r3, r3, #16
 8008a3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	461a      	mov	r2, r3
 8008a46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a52:	e841 2300 	strex	r3, r2, [r1]
 8008a56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1e4      	bne.n	8008a28 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a64:	4618      	mov	r0, r3
 8008a66:	f7fb feec 	bl	8004842 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2202      	movs	r2, #2
 8008a6e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	1ad3      	subs	r3, r2, r3
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	4619      	mov	r1, r3
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 f91b 	bl	8008cc0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008a8a:	e0fc      	b.n	8008c86 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a96:	429a      	cmp	r2, r3
 8008a98:	f040 80f5 	bne.w	8008c86 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f003 0320 	and.w	r3, r3, #32
 8008aaa:	2b20      	cmp	r3, #32
 8008aac:	f040 80eb 	bne.w	8008c86 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008abc:	4619      	mov	r1, r3
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f000 f8fe 	bl	8008cc0 <HAL_UARTEx_RxEventCallback>
      return;
 8008ac4:	e0df      	b.n	8008c86 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	1ad3      	subs	r3, r2, r3
 8008ad6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f000 80d1 	beq.w	8008c8a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008ae8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	f000 80cc 	beq.w	8008c8a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008afa:	e853 3f00 	ldrex	r3, [r3]
 8008afe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	461a      	mov	r2, r3
 8008b10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008b14:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b1c:	e841 2300 	strex	r3, r2, [r1]
 8008b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d1e4      	bne.n	8008af2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	3308      	adds	r3, #8
 8008b2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b32:	e853 3f00 	ldrex	r3, [r3]
 8008b36:	623b      	str	r3, [r7, #32]
   return(result);
 8008b38:	6a3b      	ldr	r3, [r7, #32]
 8008b3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b3e:	f023 0301 	bic.w	r3, r3, #1
 8008b42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	3308      	adds	r3, #8
 8008b4c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008b50:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b58:	e841 2300 	strex	r3, r2, [r1]
 8008b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e1      	bne.n	8008b28 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	e853 3f00 	ldrex	r3, [r3]
 8008b84:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f023 0310 	bic.w	r3, r3, #16
 8008b8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	461a      	mov	r2, r3
 8008b96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008b9a:	61fb      	str	r3, [r7, #28]
 8008b9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9e:	69b9      	ldr	r1, [r7, #24]
 8008ba0:	69fa      	ldr	r2, [r7, #28]
 8008ba2:	e841 2300 	strex	r3, r2, [r1]
 8008ba6:	617b      	str	r3, [r7, #20]
   return(result);
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d1e4      	bne.n	8008b78 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2202      	movs	r2, #2
 8008bb2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008bb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008bb8:	4619      	mov	r1, r3
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 f880 	bl	8008cc0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008bc0:	e063      	b.n	8008c8a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00e      	beq.n	8008bec <HAL_UART_IRQHandler+0x5d8>
 8008bce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d008      	beq.n	8008bec <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008be2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f001 fc13 	bl	800a410 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bea:	e051      	b.n	8008c90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d014      	beq.n	8008c22 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d105      	bne.n	8008c10 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008c04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d008      	beq.n	8008c22 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d03a      	beq.n	8008c8e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	4798      	blx	r3
    }
    return;
 8008c20:	e035      	b.n	8008c8e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d009      	beq.n	8008c42 <HAL_UART_IRQHandler+0x62e>
 8008c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d003      	beq.n	8008c42 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f000 fe9c 	bl	8009978 <UART_EndTransmit_IT>
    return;
 8008c40:	e026      	b.n	8008c90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d009      	beq.n	8008c62 <HAL_UART_IRQHandler+0x64e>
 8008c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c52:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d003      	beq.n	8008c62 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f001 fbec 	bl	800a438 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c60:	e016      	b.n	8008c90 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d010      	beq.n	8008c90 <HAL_UART_IRQHandler+0x67c>
 8008c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	da0c      	bge.n	8008c90 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f001 fbd4 	bl	800a424 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c7c:	e008      	b.n	8008c90 <HAL_UART_IRQHandler+0x67c>
      return;
 8008c7e:	bf00      	nop
 8008c80:	e006      	b.n	8008c90 <HAL_UART_IRQHandler+0x67c>
    return;
 8008c82:	bf00      	nop
 8008c84:	e004      	b.n	8008c90 <HAL_UART_IRQHandler+0x67c>
      return;
 8008c86:	bf00      	nop
 8008c88:	e002      	b.n	8008c90 <HAL_UART_IRQHandler+0x67c>
      return;
 8008c8a:	bf00      	nop
 8008c8c:	e000      	b.n	8008c90 <HAL_UART_IRQHandler+0x67c>
    return;
 8008c8e:	bf00      	nop
  }
}
 8008c90:	37e8      	adds	r7, #232	@ 0xe8
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
 8008c96:	bf00      	nop

08008c98 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008ca0:	bf00      	nop
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008cb4:	bf00      	nop
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr

08008cc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	460b      	mov	r3, r1
 8008cca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ccc:	bf00      	nop
 8008cce:	370c      	adds	r7, #12
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cdc:	b08c      	sub	sp, #48	@ 0x30
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	689a      	ldr	r2, [r3, #8]
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	691b      	ldr	r3, [r3, #16]
 8008cf0:	431a      	orrs	r2, r3
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	695b      	ldr	r3, [r3, #20]
 8008cf6:	431a      	orrs	r2, r3
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	69db      	ldr	r3, [r3, #28]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	681a      	ldr	r2, [r3, #0]
 8008d06:	4baa      	ldr	r3, [pc, #680]	@ (8008fb0 <UART_SetConfig+0x2d8>)
 8008d08:	4013      	ands	r3, r2
 8008d0a:	697a      	ldr	r2, [r7, #20]
 8008d0c:	6812      	ldr	r2, [r2, #0]
 8008d0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d10:	430b      	orrs	r3, r1
 8008d12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	68da      	ldr	r2, [r3, #12]
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	430a      	orrs	r2, r1
 8008d28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	699b      	ldr	r3, [r3, #24]
 8008d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a9f      	ldr	r2, [pc, #636]	@ (8008fb4 <UART_SetConfig+0x2dc>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d004      	beq.n	8008d44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	6a1b      	ldr	r3, [r3, #32]
 8008d3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d40:	4313      	orrs	r3, r2
 8008d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008d4e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008d52:	697a      	ldr	r2, [r7, #20]
 8008d54:	6812      	ldr	r2, [r2, #0]
 8008d56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d58:	430b      	orrs	r3, r1
 8008d5a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d62:	f023 010f 	bic.w	r1, r3, #15
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	430a      	orrs	r2, r1
 8008d70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4a90      	ldr	r2, [pc, #576]	@ (8008fb8 <UART_SetConfig+0x2e0>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d125      	bne.n	8008dc8 <UART_SetConfig+0xf0>
 8008d7c:	4b8f      	ldr	r3, [pc, #572]	@ (8008fbc <UART_SetConfig+0x2e4>)
 8008d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d82:	f003 0303 	and.w	r3, r3, #3
 8008d86:	2b03      	cmp	r3, #3
 8008d88:	d81a      	bhi.n	8008dc0 <UART_SetConfig+0xe8>
 8008d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d90 <UART_SetConfig+0xb8>)
 8008d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d90:	08008da1 	.word	0x08008da1
 8008d94:	08008db1 	.word	0x08008db1
 8008d98:	08008da9 	.word	0x08008da9
 8008d9c:	08008db9 	.word	0x08008db9
 8008da0:	2301      	movs	r3, #1
 8008da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008da6:	e116      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008da8:	2302      	movs	r3, #2
 8008daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dae:	e112      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008db0:	2304      	movs	r3, #4
 8008db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008db6:	e10e      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008db8:	2308      	movs	r3, #8
 8008dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dbe:	e10a      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008dc0:	2310      	movs	r3, #16
 8008dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dc6:	e106      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a7c      	ldr	r2, [pc, #496]	@ (8008fc0 <UART_SetConfig+0x2e8>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d138      	bne.n	8008e44 <UART_SetConfig+0x16c>
 8008dd2:	4b7a      	ldr	r3, [pc, #488]	@ (8008fbc <UART_SetConfig+0x2e4>)
 8008dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dd8:	f003 030c 	and.w	r3, r3, #12
 8008ddc:	2b0c      	cmp	r3, #12
 8008dde:	d82d      	bhi.n	8008e3c <UART_SetConfig+0x164>
 8008de0:	a201      	add	r2, pc, #4	@ (adr r2, 8008de8 <UART_SetConfig+0x110>)
 8008de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008de6:	bf00      	nop
 8008de8:	08008e1d 	.word	0x08008e1d
 8008dec:	08008e3d 	.word	0x08008e3d
 8008df0:	08008e3d 	.word	0x08008e3d
 8008df4:	08008e3d 	.word	0x08008e3d
 8008df8:	08008e2d 	.word	0x08008e2d
 8008dfc:	08008e3d 	.word	0x08008e3d
 8008e00:	08008e3d 	.word	0x08008e3d
 8008e04:	08008e3d 	.word	0x08008e3d
 8008e08:	08008e25 	.word	0x08008e25
 8008e0c:	08008e3d 	.word	0x08008e3d
 8008e10:	08008e3d 	.word	0x08008e3d
 8008e14:	08008e3d 	.word	0x08008e3d
 8008e18:	08008e35 	.word	0x08008e35
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e22:	e0d8      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e24:	2302      	movs	r3, #2
 8008e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e2a:	e0d4      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e2c:	2304      	movs	r3, #4
 8008e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e32:	e0d0      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e34:	2308      	movs	r3, #8
 8008e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e3a:	e0cc      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e3c:	2310      	movs	r3, #16
 8008e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e42:	e0c8      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a5e      	ldr	r2, [pc, #376]	@ (8008fc4 <UART_SetConfig+0x2ec>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d125      	bne.n	8008e9a <UART_SetConfig+0x1c2>
 8008e4e:	4b5b      	ldr	r3, [pc, #364]	@ (8008fbc <UART_SetConfig+0x2e4>)
 8008e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008e58:	2b30      	cmp	r3, #48	@ 0x30
 8008e5a:	d016      	beq.n	8008e8a <UART_SetConfig+0x1b2>
 8008e5c:	2b30      	cmp	r3, #48	@ 0x30
 8008e5e:	d818      	bhi.n	8008e92 <UART_SetConfig+0x1ba>
 8008e60:	2b20      	cmp	r3, #32
 8008e62:	d00a      	beq.n	8008e7a <UART_SetConfig+0x1a2>
 8008e64:	2b20      	cmp	r3, #32
 8008e66:	d814      	bhi.n	8008e92 <UART_SetConfig+0x1ba>
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d002      	beq.n	8008e72 <UART_SetConfig+0x19a>
 8008e6c:	2b10      	cmp	r3, #16
 8008e6e:	d008      	beq.n	8008e82 <UART_SetConfig+0x1aa>
 8008e70:	e00f      	b.n	8008e92 <UART_SetConfig+0x1ba>
 8008e72:	2300      	movs	r3, #0
 8008e74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e78:	e0ad      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e7a:	2302      	movs	r3, #2
 8008e7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e80:	e0a9      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e82:	2304      	movs	r3, #4
 8008e84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e88:	e0a5      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e8a:	2308      	movs	r3, #8
 8008e8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e90:	e0a1      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e92:	2310      	movs	r3, #16
 8008e94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e98:	e09d      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a4a      	ldr	r2, [pc, #296]	@ (8008fc8 <UART_SetConfig+0x2f0>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d125      	bne.n	8008ef0 <UART_SetConfig+0x218>
 8008ea4:	4b45      	ldr	r3, [pc, #276]	@ (8008fbc <UART_SetConfig+0x2e4>)
 8008ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eaa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008eae:	2bc0      	cmp	r3, #192	@ 0xc0
 8008eb0:	d016      	beq.n	8008ee0 <UART_SetConfig+0x208>
 8008eb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008eb4:	d818      	bhi.n	8008ee8 <UART_SetConfig+0x210>
 8008eb6:	2b80      	cmp	r3, #128	@ 0x80
 8008eb8:	d00a      	beq.n	8008ed0 <UART_SetConfig+0x1f8>
 8008eba:	2b80      	cmp	r3, #128	@ 0x80
 8008ebc:	d814      	bhi.n	8008ee8 <UART_SetConfig+0x210>
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d002      	beq.n	8008ec8 <UART_SetConfig+0x1f0>
 8008ec2:	2b40      	cmp	r3, #64	@ 0x40
 8008ec4:	d008      	beq.n	8008ed8 <UART_SetConfig+0x200>
 8008ec6:	e00f      	b.n	8008ee8 <UART_SetConfig+0x210>
 8008ec8:	2300      	movs	r3, #0
 8008eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ece:	e082      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008ed0:	2302      	movs	r3, #2
 8008ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ed6:	e07e      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008ed8:	2304      	movs	r3, #4
 8008eda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ede:	e07a      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008ee0:	2308      	movs	r3, #8
 8008ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ee6:	e076      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008ee8:	2310      	movs	r3, #16
 8008eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eee:	e072      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a35      	ldr	r2, [pc, #212]	@ (8008fcc <UART_SetConfig+0x2f4>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d12a      	bne.n	8008f50 <UART_SetConfig+0x278>
 8008efa:	4b30      	ldr	r3, [pc, #192]	@ (8008fbc <UART_SetConfig+0x2e4>)
 8008efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f08:	d01a      	beq.n	8008f40 <UART_SetConfig+0x268>
 8008f0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f0e:	d81b      	bhi.n	8008f48 <UART_SetConfig+0x270>
 8008f10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f14:	d00c      	beq.n	8008f30 <UART_SetConfig+0x258>
 8008f16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f1a:	d815      	bhi.n	8008f48 <UART_SetConfig+0x270>
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d003      	beq.n	8008f28 <UART_SetConfig+0x250>
 8008f20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f24:	d008      	beq.n	8008f38 <UART_SetConfig+0x260>
 8008f26:	e00f      	b.n	8008f48 <UART_SetConfig+0x270>
 8008f28:	2300      	movs	r3, #0
 8008f2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f2e:	e052      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008f30:	2302      	movs	r3, #2
 8008f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f36:	e04e      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008f38:	2304      	movs	r3, #4
 8008f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f3e:	e04a      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008f40:	2308      	movs	r3, #8
 8008f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f46:	e046      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008f48:	2310      	movs	r3, #16
 8008f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f4e:	e042      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a17      	ldr	r2, [pc, #92]	@ (8008fb4 <UART_SetConfig+0x2dc>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d13a      	bne.n	8008fd0 <UART_SetConfig+0x2f8>
 8008f5a:	4b18      	ldr	r3, [pc, #96]	@ (8008fbc <UART_SetConfig+0x2e4>)
 8008f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008f64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f68:	d01a      	beq.n	8008fa0 <UART_SetConfig+0x2c8>
 8008f6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f6e:	d81b      	bhi.n	8008fa8 <UART_SetConfig+0x2d0>
 8008f70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f74:	d00c      	beq.n	8008f90 <UART_SetConfig+0x2b8>
 8008f76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f7a:	d815      	bhi.n	8008fa8 <UART_SetConfig+0x2d0>
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d003      	beq.n	8008f88 <UART_SetConfig+0x2b0>
 8008f80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f84:	d008      	beq.n	8008f98 <UART_SetConfig+0x2c0>
 8008f86:	e00f      	b.n	8008fa8 <UART_SetConfig+0x2d0>
 8008f88:	2300      	movs	r3, #0
 8008f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f8e:	e022      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008f90:	2302      	movs	r3, #2
 8008f92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f96:	e01e      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008f98:	2304      	movs	r3, #4
 8008f9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f9e:	e01a      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008fa0:	2308      	movs	r3, #8
 8008fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fa6:	e016      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008fa8:	2310      	movs	r3, #16
 8008faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fae:	e012      	b.n	8008fd6 <UART_SetConfig+0x2fe>
 8008fb0:	cfff69f3 	.word	0xcfff69f3
 8008fb4:	40008000 	.word	0x40008000
 8008fb8:	40013800 	.word	0x40013800
 8008fbc:	40021000 	.word	0x40021000
 8008fc0:	40004400 	.word	0x40004400
 8008fc4:	40004800 	.word	0x40004800
 8008fc8:	40004c00 	.word	0x40004c00
 8008fcc:	40005000 	.word	0x40005000
 8008fd0:	2310      	movs	r3, #16
 8008fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4aae      	ldr	r2, [pc, #696]	@ (8009294 <UART_SetConfig+0x5bc>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	f040 8097 	bne.w	8009110 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008fe2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008fe6:	2b08      	cmp	r3, #8
 8008fe8:	d823      	bhi.n	8009032 <UART_SetConfig+0x35a>
 8008fea:	a201      	add	r2, pc, #4	@ (adr r2, 8008ff0 <UART_SetConfig+0x318>)
 8008fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff0:	08009015 	.word	0x08009015
 8008ff4:	08009033 	.word	0x08009033
 8008ff8:	0800901d 	.word	0x0800901d
 8008ffc:	08009033 	.word	0x08009033
 8009000:	08009023 	.word	0x08009023
 8009004:	08009033 	.word	0x08009033
 8009008:	08009033 	.word	0x08009033
 800900c:	08009033 	.word	0x08009033
 8009010:	0800902b 	.word	0x0800902b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009014:	f7fc fd6c 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 8009018:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800901a:	e010      	b.n	800903e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800901c:	4b9e      	ldr	r3, [pc, #632]	@ (8009298 <UART_SetConfig+0x5c0>)
 800901e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009020:	e00d      	b.n	800903e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009022:	f7fc fcf7 	bl	8005a14 <HAL_RCC_GetSysClockFreq>
 8009026:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009028:	e009      	b.n	800903e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800902a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800902e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009030:	e005      	b.n	800903e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009032:	2300      	movs	r3, #0
 8009034:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800903c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 8130 	beq.w	80092a6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800904a:	4a94      	ldr	r2, [pc, #592]	@ (800929c <UART_SetConfig+0x5c4>)
 800904c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009050:	461a      	mov	r2, r3
 8009052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009054:	fbb3 f3f2 	udiv	r3, r3, r2
 8009058:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	4613      	mov	r3, r2
 8009060:	005b      	lsls	r3, r3, #1
 8009062:	4413      	add	r3, r2
 8009064:	69ba      	ldr	r2, [r7, #24]
 8009066:	429a      	cmp	r2, r3
 8009068:	d305      	bcc.n	8009076 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009070:	69ba      	ldr	r2, [r7, #24]
 8009072:	429a      	cmp	r2, r3
 8009074:	d903      	bls.n	800907e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800907c:	e113      	b.n	80092a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800907e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009080:	2200      	movs	r2, #0
 8009082:	60bb      	str	r3, [r7, #8]
 8009084:	60fa      	str	r2, [r7, #12]
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800908a:	4a84      	ldr	r2, [pc, #528]	@ (800929c <UART_SetConfig+0x5c4>)
 800908c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009090:	b29b      	uxth	r3, r3
 8009092:	2200      	movs	r2, #0
 8009094:	603b      	str	r3, [r7, #0]
 8009096:	607a      	str	r2, [r7, #4]
 8009098:	e9d7 2300 	ldrd	r2, r3, [r7]
 800909c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80090a0:	f7f7 fcdc 	bl	8000a5c <__aeabi_uldivmod>
 80090a4:	4602      	mov	r2, r0
 80090a6:	460b      	mov	r3, r1
 80090a8:	4610      	mov	r0, r2
 80090aa:	4619      	mov	r1, r3
 80090ac:	f04f 0200 	mov.w	r2, #0
 80090b0:	f04f 0300 	mov.w	r3, #0
 80090b4:	020b      	lsls	r3, r1, #8
 80090b6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80090ba:	0202      	lsls	r2, r0, #8
 80090bc:	6979      	ldr	r1, [r7, #20]
 80090be:	6849      	ldr	r1, [r1, #4]
 80090c0:	0849      	lsrs	r1, r1, #1
 80090c2:	2000      	movs	r0, #0
 80090c4:	460c      	mov	r4, r1
 80090c6:	4605      	mov	r5, r0
 80090c8:	eb12 0804 	adds.w	r8, r2, r4
 80090cc:	eb43 0905 	adc.w	r9, r3, r5
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	2200      	movs	r2, #0
 80090d6:	469a      	mov	sl, r3
 80090d8:	4693      	mov	fp, r2
 80090da:	4652      	mov	r2, sl
 80090dc:	465b      	mov	r3, fp
 80090de:	4640      	mov	r0, r8
 80090e0:	4649      	mov	r1, r9
 80090e2:	f7f7 fcbb 	bl	8000a5c <__aeabi_uldivmod>
 80090e6:	4602      	mov	r2, r0
 80090e8:	460b      	mov	r3, r1
 80090ea:	4613      	mov	r3, r2
 80090ec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80090ee:	6a3b      	ldr	r3, [r7, #32]
 80090f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090f4:	d308      	bcc.n	8009108 <UART_SetConfig+0x430>
 80090f6:	6a3b      	ldr	r3, [r7, #32]
 80090f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090fc:	d204      	bcs.n	8009108 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	6a3a      	ldr	r2, [r7, #32]
 8009104:	60da      	str	r2, [r3, #12]
 8009106:	e0ce      	b.n	80092a6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800910e:	e0ca      	b.n	80092a6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	69db      	ldr	r3, [r3, #28]
 8009114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009118:	d166      	bne.n	80091e8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800911a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800911e:	2b08      	cmp	r3, #8
 8009120:	d827      	bhi.n	8009172 <UART_SetConfig+0x49a>
 8009122:	a201      	add	r2, pc, #4	@ (adr r2, 8009128 <UART_SetConfig+0x450>)
 8009124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009128:	0800914d 	.word	0x0800914d
 800912c:	08009155 	.word	0x08009155
 8009130:	0800915d 	.word	0x0800915d
 8009134:	08009173 	.word	0x08009173
 8009138:	08009163 	.word	0x08009163
 800913c:	08009173 	.word	0x08009173
 8009140:	08009173 	.word	0x08009173
 8009144:	08009173 	.word	0x08009173
 8009148:	0800916b 	.word	0x0800916b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800914c:	f7fc fcd0 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 8009150:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009152:	e014      	b.n	800917e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009154:	f7fc fce2 	bl	8005b1c <HAL_RCC_GetPCLK2Freq>
 8009158:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800915a:	e010      	b.n	800917e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800915c:	4b4e      	ldr	r3, [pc, #312]	@ (8009298 <UART_SetConfig+0x5c0>)
 800915e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009160:	e00d      	b.n	800917e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009162:	f7fc fc57 	bl	8005a14 <HAL_RCC_GetSysClockFreq>
 8009166:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009168:	e009      	b.n	800917e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800916a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800916e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009170:	e005      	b.n	800917e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009172:	2300      	movs	r3, #0
 8009174:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800917c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800917e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009180:	2b00      	cmp	r3, #0
 8009182:	f000 8090 	beq.w	80092a6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800918a:	4a44      	ldr	r2, [pc, #272]	@ (800929c <UART_SetConfig+0x5c4>)
 800918c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009190:	461a      	mov	r2, r3
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009194:	fbb3 f3f2 	udiv	r3, r3, r2
 8009198:	005a      	lsls	r2, r3, #1
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	085b      	lsrs	r3, r3, #1
 80091a0:	441a      	add	r2, r3
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80091aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091ac:	6a3b      	ldr	r3, [r7, #32]
 80091ae:	2b0f      	cmp	r3, #15
 80091b0:	d916      	bls.n	80091e0 <UART_SetConfig+0x508>
 80091b2:	6a3b      	ldr	r3, [r7, #32]
 80091b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091b8:	d212      	bcs.n	80091e0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80091ba:	6a3b      	ldr	r3, [r7, #32]
 80091bc:	b29b      	uxth	r3, r3
 80091be:	f023 030f 	bic.w	r3, r3, #15
 80091c2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80091c4:	6a3b      	ldr	r3, [r7, #32]
 80091c6:	085b      	lsrs	r3, r3, #1
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	f003 0307 	and.w	r3, r3, #7
 80091ce:	b29a      	uxth	r2, r3
 80091d0:	8bfb      	ldrh	r3, [r7, #30]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	8bfa      	ldrh	r2, [r7, #30]
 80091dc:	60da      	str	r2, [r3, #12]
 80091de:	e062      	b.n	80092a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091e6:	e05e      	b.n	80092a6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091ec:	2b08      	cmp	r3, #8
 80091ee:	d828      	bhi.n	8009242 <UART_SetConfig+0x56a>
 80091f0:	a201      	add	r2, pc, #4	@ (adr r2, 80091f8 <UART_SetConfig+0x520>)
 80091f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f6:	bf00      	nop
 80091f8:	0800921d 	.word	0x0800921d
 80091fc:	08009225 	.word	0x08009225
 8009200:	0800922d 	.word	0x0800922d
 8009204:	08009243 	.word	0x08009243
 8009208:	08009233 	.word	0x08009233
 800920c:	08009243 	.word	0x08009243
 8009210:	08009243 	.word	0x08009243
 8009214:	08009243 	.word	0x08009243
 8009218:	0800923b 	.word	0x0800923b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800921c:	f7fc fc68 	bl	8005af0 <HAL_RCC_GetPCLK1Freq>
 8009220:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009222:	e014      	b.n	800924e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009224:	f7fc fc7a 	bl	8005b1c <HAL_RCC_GetPCLK2Freq>
 8009228:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800922a:	e010      	b.n	800924e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800922c:	4b1a      	ldr	r3, [pc, #104]	@ (8009298 <UART_SetConfig+0x5c0>)
 800922e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009230:	e00d      	b.n	800924e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009232:	f7fc fbef 	bl	8005a14 <HAL_RCC_GetSysClockFreq>
 8009236:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009238:	e009      	b.n	800924e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800923a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800923e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009240:	e005      	b.n	800924e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009242:	2300      	movs	r3, #0
 8009244:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800924c:	bf00      	nop
    }

    if (pclk != 0U)
 800924e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009250:	2b00      	cmp	r3, #0
 8009252:	d028      	beq.n	80092a6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009258:	4a10      	ldr	r2, [pc, #64]	@ (800929c <UART_SetConfig+0x5c4>)
 800925a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800925e:	461a      	mov	r2, r3
 8009260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009262:	fbb3 f2f2 	udiv	r2, r3, r2
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	085b      	lsrs	r3, r3, #1
 800926c:	441a      	add	r2, r3
 800926e:	697b      	ldr	r3, [r7, #20]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	fbb2 f3f3 	udiv	r3, r2, r3
 8009276:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009278:	6a3b      	ldr	r3, [r7, #32]
 800927a:	2b0f      	cmp	r3, #15
 800927c:	d910      	bls.n	80092a0 <UART_SetConfig+0x5c8>
 800927e:	6a3b      	ldr	r3, [r7, #32]
 8009280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009284:	d20c      	bcs.n	80092a0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009286:	6a3b      	ldr	r3, [r7, #32]
 8009288:	b29a      	uxth	r2, r3
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	60da      	str	r2, [r3, #12]
 8009290:	e009      	b.n	80092a6 <UART_SetConfig+0x5ce>
 8009292:	bf00      	nop
 8009294:	40008000 	.word	0x40008000
 8009298:	00f42400 	.word	0x00f42400
 800929c:	0800b2d4 	.word	0x0800b2d4
      }
      else
      {
        ret = HAL_ERROR;
 80092a0:	2301      	movs	r3, #1
 80092a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	2201      	movs	r2, #1
 80092aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	2201      	movs	r2, #1
 80092b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	2200      	movs	r2, #0
 80092ba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	2200      	movs	r2, #0
 80092c0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80092c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3730      	adds	r7, #48	@ 0x30
 80092ca:	46bd      	mov	sp, r7
 80092cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080092d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b083      	sub	sp, #12
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092dc:	f003 0308 	and.w	r3, r3, #8
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d00a      	beq.n	80092fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	430a      	orrs	r2, r1
 80092f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092fe:	f003 0301 	and.w	r3, r3, #1
 8009302:	2b00      	cmp	r3, #0
 8009304:	d00a      	beq.n	800931c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	430a      	orrs	r2, r1
 800931a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009320:	f003 0302 	and.w	r3, r3, #2
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00a      	beq.n	800933e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	430a      	orrs	r2, r1
 800933c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009342:	f003 0304 	and.w	r3, r3, #4
 8009346:	2b00      	cmp	r3, #0
 8009348:	d00a      	beq.n	8009360 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	430a      	orrs	r2, r1
 800935e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009364:	f003 0310 	and.w	r3, r3, #16
 8009368:	2b00      	cmp	r3, #0
 800936a:	d00a      	beq.n	8009382 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	430a      	orrs	r2, r1
 8009380:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009386:	f003 0320 	and.w	r3, r3, #32
 800938a:	2b00      	cmp	r3, #0
 800938c:	d00a      	beq.n	80093a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	430a      	orrs	r2, r1
 80093a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d01a      	beq.n	80093e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	430a      	orrs	r2, r1
 80093c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093ce:	d10a      	bne.n	80093e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	430a      	orrs	r2, r1
 80093e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00a      	beq.n	8009408 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	430a      	orrs	r2, r1
 8009406:	605a      	str	r2, [r3, #4]
  }
}
 8009408:	bf00      	nop
 800940a:	370c      	adds	r7, #12
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b098      	sub	sp, #96	@ 0x60
 8009418:	af02      	add	r7, sp, #8
 800941a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2200      	movs	r2, #0
 8009420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009424:	f7f9 fb86 	bl	8002b34 <HAL_GetTick>
 8009428:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f003 0308 	and.w	r3, r3, #8
 8009434:	2b08      	cmp	r3, #8
 8009436:	d12f      	bne.n	8009498 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009438:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800943c:	9300      	str	r3, [sp, #0]
 800943e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009440:	2200      	movs	r2, #0
 8009442:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 f88e 	bl	8009568 <UART_WaitOnFlagUntilTimeout>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d022      	beq.n	8009498 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800945a:	e853 3f00 	ldrex	r3, [r3]
 800945e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009462:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009466:	653b      	str	r3, [r7, #80]	@ 0x50
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	461a      	mov	r2, r3
 800946e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009470:	647b      	str	r3, [r7, #68]	@ 0x44
 8009472:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009474:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009476:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009478:	e841 2300 	strex	r3, r2, [r1]
 800947c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800947e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009480:	2b00      	cmp	r3, #0
 8009482:	d1e6      	bne.n	8009452 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2220      	movs	r2, #32
 8009488:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2200      	movs	r2, #0
 8009490:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009494:	2303      	movs	r3, #3
 8009496:	e063      	b.n	8009560 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f003 0304 	and.w	r3, r3, #4
 80094a2:	2b04      	cmp	r3, #4
 80094a4:	d149      	bne.n	800953a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80094aa:	9300      	str	r3, [sp, #0]
 80094ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094ae:	2200      	movs	r2, #0
 80094b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 f857 	bl	8009568 <UART_WaitOnFlagUntilTimeout>
 80094ba:	4603      	mov	r3, r0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d03c      	beq.n	800953a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	623b      	str	r3, [r7, #32]
   return(result);
 80094ce:	6a3b      	ldr	r3, [r7, #32]
 80094d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	461a      	mov	r2, r3
 80094dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094de:	633b      	str	r3, [r7, #48]	@ 0x30
 80094e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094e6:	e841 2300 	strex	r3, r2, [r1]
 80094ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1e6      	bne.n	80094c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	3308      	adds	r3, #8
 80094f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	e853 3f00 	ldrex	r3, [r3]
 8009500:	60fb      	str	r3, [r7, #12]
   return(result);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f023 0301 	bic.w	r3, r3, #1
 8009508:	64bb      	str	r3, [r7, #72]	@ 0x48
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3308      	adds	r3, #8
 8009510:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009512:	61fa      	str	r2, [r7, #28]
 8009514:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009516:	69b9      	ldr	r1, [r7, #24]
 8009518:	69fa      	ldr	r2, [r7, #28]
 800951a:	e841 2300 	strex	r3, r2, [r1]
 800951e:	617b      	str	r3, [r7, #20]
   return(result);
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1e5      	bne.n	80094f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2220      	movs	r2, #32
 800952a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2200      	movs	r2, #0
 8009532:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009536:	2303      	movs	r3, #3
 8009538:	e012      	b.n	8009560 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2220      	movs	r2, #32
 800953e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2220      	movs	r2, #32
 8009546:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2200      	movs	r2, #0
 800954e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2200      	movs	r2, #0
 8009554:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800955e:	2300      	movs	r3, #0
}
 8009560:	4618      	mov	r0, r3
 8009562:	3758      	adds	r7, #88	@ 0x58
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	60f8      	str	r0, [r7, #12]
 8009570:	60b9      	str	r1, [r7, #8]
 8009572:	603b      	str	r3, [r7, #0]
 8009574:	4613      	mov	r3, r2
 8009576:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009578:	e04f      	b.n	800961a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009580:	d04b      	beq.n	800961a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009582:	f7f9 fad7 	bl	8002b34 <HAL_GetTick>
 8009586:	4602      	mov	r2, r0
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	1ad3      	subs	r3, r2, r3
 800958c:	69ba      	ldr	r2, [r7, #24]
 800958e:	429a      	cmp	r2, r3
 8009590:	d302      	bcc.n	8009598 <UART_WaitOnFlagUntilTimeout+0x30>
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d101      	bne.n	800959c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009598:	2303      	movs	r3, #3
 800959a:	e04e      	b.n	800963a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f003 0304 	and.w	r3, r3, #4
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d037      	beq.n	800961a <UART_WaitOnFlagUntilTimeout+0xb2>
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	2b80      	cmp	r3, #128	@ 0x80
 80095ae:	d034      	beq.n	800961a <UART_WaitOnFlagUntilTimeout+0xb2>
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	2b40      	cmp	r3, #64	@ 0x40
 80095b4:	d031      	beq.n	800961a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	69db      	ldr	r3, [r3, #28]
 80095bc:	f003 0308 	and.w	r3, r3, #8
 80095c0:	2b08      	cmp	r3, #8
 80095c2:	d110      	bne.n	80095e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2208      	movs	r2, #8
 80095ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f000 f95b 	bl	8009888 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2208      	movs	r2, #8
 80095d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2200      	movs	r2, #0
 80095de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80095e2:	2301      	movs	r3, #1
 80095e4:	e029      	b.n	800963a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	69db      	ldr	r3, [r3, #28]
 80095ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095f4:	d111      	bne.n	800961a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80095fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f000 f941 	bl	8009888 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2220      	movs	r2, #32
 800960a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2200      	movs	r2, #0
 8009612:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009616:	2303      	movs	r3, #3
 8009618:	e00f      	b.n	800963a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	69da      	ldr	r2, [r3, #28]
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	4013      	ands	r3, r2
 8009624:	68ba      	ldr	r2, [r7, #8]
 8009626:	429a      	cmp	r2, r3
 8009628:	bf0c      	ite	eq
 800962a:	2301      	moveq	r3, #1
 800962c:	2300      	movne	r3, #0
 800962e:	b2db      	uxtb	r3, r3
 8009630:	461a      	mov	r2, r3
 8009632:	79fb      	ldrb	r3, [r7, #7]
 8009634:	429a      	cmp	r2, r3
 8009636:	d0a0      	beq.n	800957a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	3710      	adds	r7, #16
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
	...

08009644 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009644:	b480      	push	{r7}
 8009646:	b0a3      	sub	sp, #140	@ 0x8c
 8009648:	af00      	add	r7, sp, #0
 800964a:	60f8      	str	r0, [r7, #12]
 800964c:	60b9      	str	r1, [r7, #8]
 800964e:	4613      	mov	r3, r2
 8009650:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	68ba      	ldr	r2, [r7, #8]
 8009656:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	88fa      	ldrh	r2, [r7, #6]
 800965c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	88fa      	ldrh	r2, [r7, #6]
 8009664:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2200      	movs	r2, #0
 800966c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009676:	d10e      	bne.n	8009696 <UART_Start_Receive_IT+0x52>
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	691b      	ldr	r3, [r3, #16]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d105      	bne.n	800968c <UART_Start_Receive_IT+0x48>
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009686:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800968a:	e02d      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	22ff      	movs	r2, #255	@ 0xff
 8009690:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009694:	e028      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d10d      	bne.n	80096ba <UART_Start_Receive_IT+0x76>
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d104      	bne.n	80096b0 <UART_Start_Receive_IT+0x6c>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	22ff      	movs	r2, #255	@ 0xff
 80096aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096ae:	e01b      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	227f      	movs	r2, #127	@ 0x7f
 80096b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096b8:	e016      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096c2:	d10d      	bne.n	80096e0 <UART_Start_Receive_IT+0x9c>
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	691b      	ldr	r3, [r3, #16]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d104      	bne.n	80096d6 <UART_Start_Receive_IT+0x92>
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	227f      	movs	r2, #127	@ 0x7f
 80096d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096d4:	e008      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	223f      	movs	r2, #63	@ 0x3f
 80096da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096de:	e003      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2222      	movs	r2, #34	@ 0x22
 80096f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	3308      	adds	r3, #8
 80096fe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009700:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009702:	e853 3f00 	ldrex	r3, [r3]
 8009706:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009708:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800970a:	f043 0301 	orr.w	r3, r3, #1
 800970e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	3308      	adds	r3, #8
 8009718:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800971c:	673a      	str	r2, [r7, #112]	@ 0x70
 800971e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009720:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009722:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009724:	e841 2300 	strex	r3, r2, [r1]
 8009728:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800972a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1e3      	bne.n	80096f8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009734:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009738:	d14f      	bne.n	80097da <UART_Start_Receive_IT+0x196>
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009740:	88fa      	ldrh	r2, [r7, #6]
 8009742:	429a      	cmp	r2, r3
 8009744:	d349      	bcc.n	80097da <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800974e:	d107      	bne.n	8009760 <UART_Start_Receive_IT+0x11c>
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	691b      	ldr	r3, [r3, #16]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d103      	bne.n	8009760 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	4a47      	ldr	r2, [pc, #284]	@ (8009878 <UART_Start_Receive_IT+0x234>)
 800975c:	675a      	str	r2, [r3, #116]	@ 0x74
 800975e:	e002      	b.n	8009766 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	4a46      	ldr	r2, [pc, #280]	@ (800987c <UART_Start_Receive_IT+0x238>)
 8009764:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	691b      	ldr	r3, [r3, #16]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d01a      	beq.n	80097a4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009774:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009776:	e853 3f00 	ldrex	r3, [r3]
 800977a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800977c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800977e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009782:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	461a      	mov	r2, r3
 800978c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009790:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009792:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009794:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009796:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009798:	e841 2300 	strex	r3, r2, [r1]
 800979c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800979e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1e4      	bne.n	800976e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	3308      	adds	r3, #8
 80097aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097ae:	e853 3f00 	ldrex	r3, [r3]
 80097b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	3308      	adds	r3, #8
 80097c2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80097c4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80097c6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80097ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097cc:	e841 2300 	strex	r3, r2, [r1]
 80097d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80097d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1e5      	bne.n	80097a4 <UART_Start_Receive_IT+0x160>
 80097d8:	e046      	b.n	8009868 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097e2:	d107      	bne.n	80097f4 <UART_Start_Receive_IT+0x1b0>
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	691b      	ldr	r3, [r3, #16]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d103      	bne.n	80097f4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	4a24      	ldr	r2, [pc, #144]	@ (8009880 <UART_Start_Receive_IT+0x23c>)
 80097f0:	675a      	str	r2, [r3, #116]	@ 0x74
 80097f2:	e002      	b.n	80097fa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	4a23      	ldr	r2, [pc, #140]	@ (8009884 <UART_Start_Receive_IT+0x240>)
 80097f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	691b      	ldr	r3, [r3, #16]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d019      	beq.n	8009836 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800980a:	e853 3f00 	ldrex	r3, [r3]
 800980e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009812:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009816:	677b      	str	r3, [r7, #116]	@ 0x74
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	461a      	mov	r2, r3
 800981e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009820:	637b      	str	r3, [r7, #52]	@ 0x34
 8009822:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009824:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009826:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009828:	e841 2300 	strex	r3, r2, [r1]
 800982c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800982e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009830:	2b00      	cmp	r3, #0
 8009832:	d1e6      	bne.n	8009802 <UART_Start_Receive_IT+0x1be>
 8009834:	e018      	b.n	8009868 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	e853 3f00 	ldrex	r3, [r3]
 8009842:	613b      	str	r3, [r7, #16]
   return(result);
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	f043 0320 	orr.w	r3, r3, #32
 800984a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	461a      	mov	r2, r3
 8009852:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009854:	623b      	str	r3, [r7, #32]
 8009856:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009858:	69f9      	ldr	r1, [r7, #28]
 800985a:	6a3a      	ldr	r2, [r7, #32]
 800985c:	e841 2300 	strex	r3, r2, [r1]
 8009860:	61bb      	str	r3, [r7, #24]
   return(result);
 8009862:	69bb      	ldr	r3, [r7, #24]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1e6      	bne.n	8009836 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009868:	2300      	movs	r3, #0
}
 800986a:	4618      	mov	r0, r3
 800986c:	378c      	adds	r7, #140	@ 0x8c
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop
 8009878:	0800a0a5 	.word	0x0800a0a5
 800987c:	08009d41 	.word	0x08009d41
 8009880:	08009b89 	.word	0x08009b89
 8009884:	080099d1 	.word	0x080099d1

08009888 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009888:	b480      	push	{r7}
 800988a:	b095      	sub	sp, #84	@ 0x54
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009898:	e853 3f00 	ldrex	r3, [r3]
 800989c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800989e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	461a      	mov	r2, r3
 80098ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80098b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098b6:	e841 2300 	strex	r3, r2, [r1]
 80098ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d1e6      	bne.n	8009890 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	3308      	adds	r3, #8
 80098c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ca:	6a3b      	ldr	r3, [r7, #32]
 80098cc:	e853 3f00 	ldrex	r3, [r3]
 80098d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80098d2:	69fb      	ldr	r3, [r7, #28]
 80098d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80098d8:	f023 0301 	bic.w	r3, r3, #1
 80098dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	3308      	adds	r3, #8
 80098e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80098e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098ee:	e841 2300 	strex	r3, r2, [r1]
 80098f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d1e3      	bne.n	80098c2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d118      	bne.n	8009934 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	e853 3f00 	ldrex	r3, [r3]
 800990e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	f023 0310 	bic.w	r3, r3, #16
 8009916:	647b      	str	r3, [r7, #68]	@ 0x44
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	461a      	mov	r2, r3
 800991e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009920:	61bb      	str	r3, [r7, #24]
 8009922:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009924:	6979      	ldr	r1, [r7, #20]
 8009926:	69ba      	ldr	r2, [r7, #24]
 8009928:	e841 2300 	strex	r3, r2, [r1]
 800992c:	613b      	str	r3, [r7, #16]
   return(result);
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d1e6      	bne.n	8009902 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2220      	movs	r2, #32
 8009938:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2200      	movs	r2, #0
 8009940:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2200      	movs	r2, #0
 8009946:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009948:	bf00      	nop
 800994a:	3754      	adds	r7, #84	@ 0x54
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b084      	sub	sp, #16
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009960:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800996a:	68f8      	ldr	r0, [r7, #12]
 800996c:	f7ff f99e 	bl	8008cac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009970:	bf00      	nop
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b088      	sub	sp, #32
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	e853 3f00 	ldrex	r3, [r3]
 800998c:	60bb      	str	r3, [r7, #8]
   return(result);
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009994:	61fb      	str	r3, [r7, #28]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	461a      	mov	r2, r3
 800999c:	69fb      	ldr	r3, [r7, #28]
 800999e:	61bb      	str	r3, [r7, #24]
 80099a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a2:	6979      	ldr	r1, [r7, #20]
 80099a4:	69ba      	ldr	r2, [r7, #24]
 80099a6:	e841 2300 	strex	r3, r2, [r1]
 80099aa:	613b      	str	r3, [r7, #16]
   return(result);
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d1e6      	bne.n	8009980 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2220      	movs	r2, #32
 80099b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2200      	movs	r2, #0
 80099be:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f7ff f969 	bl	8008c98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099c6:	bf00      	nop
 80099c8:	3720      	adds	r7, #32
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
	...

080099d0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b09c      	sub	sp, #112	@ 0x70
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80099de:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80099e8:	2b22      	cmp	r3, #34	@ 0x22
 80099ea:	f040 80be 	bne.w	8009b6a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099f4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80099f8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80099fc:	b2d9      	uxtb	r1, r3
 80099fe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009a02:	b2da      	uxtb	r2, r3
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a08:	400a      	ands	r2, r1
 8009a0a:	b2d2      	uxtb	r2, r2
 8009a0c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a12:	1c5a      	adds	r2, r3, #1
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	3b01      	subs	r3, #1
 8009a22:	b29a      	uxth	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	f040 80a1 	bne.w	8009b7a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a40:	e853 3f00 	ldrex	r3, [r3]
 8009a44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	461a      	mov	r2, r3
 8009a54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a58:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a5e:	e841 2300 	strex	r3, r2, [r1]
 8009a62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d1e6      	bne.n	8009a38 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	3308      	adds	r3, #8
 8009a70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a74:	e853 3f00 	ldrex	r3, [r3]
 8009a78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a7c:	f023 0301 	bic.w	r3, r3, #1
 8009a80:	667b      	str	r3, [r7, #100]	@ 0x64
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	3308      	adds	r3, #8
 8009a88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009a8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009a8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a92:	e841 2300 	strex	r3, r2, [r1]
 8009a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d1e5      	bne.n	8009a6a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2220      	movs	r2, #32
 8009aa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a33      	ldr	r2, [pc, #204]	@ (8009b84 <UART_RxISR_8BIT+0x1b4>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d01f      	beq.n	8009afc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d018      	beq.n	8009afc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad2:	e853 3f00 	ldrex	r3, [r3]
 8009ad6:	623b      	str	r3, [r7, #32]
   return(result);
 8009ad8:	6a3b      	ldr	r3, [r7, #32]
 8009ada:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009ade:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	461a      	mov	r2, r3
 8009ae6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ae8:	633b      	str	r3, [r7, #48]	@ 0x30
 8009aea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009aee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009af0:	e841 2300 	strex	r3, r2, [r1]
 8009af4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1e6      	bne.n	8009aca <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d12e      	bne.n	8009b62 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2200      	movs	r2, #0
 8009b08:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	e853 3f00 	ldrex	r3, [r3]
 8009b16:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f023 0310 	bic.w	r3, r3, #16
 8009b1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	461a      	mov	r2, r3
 8009b26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b28:	61fb      	str	r3, [r7, #28]
 8009b2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2c:	69b9      	ldr	r1, [r7, #24]
 8009b2e:	69fa      	ldr	r2, [r7, #28]
 8009b30:	e841 2300 	strex	r3, r2, [r1]
 8009b34:	617b      	str	r3, [r7, #20]
   return(result);
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d1e6      	bne.n	8009b0a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	69db      	ldr	r3, [r3, #28]
 8009b42:	f003 0310 	and.w	r3, r3, #16
 8009b46:	2b10      	cmp	r3, #16
 8009b48:	d103      	bne.n	8009b52 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	2210      	movs	r2, #16
 8009b50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b58:	4619      	mov	r1, r3
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f7ff f8b0 	bl	8008cc0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b60:	e00b      	b.n	8009b7a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f7f7 fb7c 	bl	8001260 <HAL_UART_RxCpltCallback>
}
 8009b68:	e007      	b.n	8009b7a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	699a      	ldr	r2, [r3, #24]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f042 0208 	orr.w	r2, r2, #8
 8009b78:	619a      	str	r2, [r3, #24]
}
 8009b7a:	bf00      	nop
 8009b7c:	3770      	adds	r7, #112	@ 0x70
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	40008000 	.word	0x40008000

08009b88 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b09c      	sub	sp, #112	@ 0x70
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009b96:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ba0:	2b22      	cmp	r3, #34	@ 0x22
 8009ba2:	f040 80be 	bne.w	8009d22 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bb4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009bb6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009bba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	b29a      	uxth	r2, r3
 8009bc2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009bc4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bca:	1c9a      	adds	r2, r3, #2
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	3b01      	subs	r3, #1
 8009bda:	b29a      	uxth	r2, r3
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	f040 80a1 	bne.w	8009d32 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009bf8:	e853 3f00 	ldrex	r3, [r3]
 8009bfc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c04:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c10:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c12:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009c14:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009c16:	e841 2300 	strex	r3, r2, [r1]
 8009c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009c1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1e6      	bne.n	8009bf0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	3308      	adds	r3, #8
 8009c28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c2c:	e853 3f00 	ldrex	r3, [r3]
 8009c30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c34:	f023 0301 	bic.w	r3, r3, #1
 8009c38:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	3308      	adds	r3, #8
 8009c40:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009c42:	643a      	str	r2, [r7, #64]	@ 0x40
 8009c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c4a:	e841 2300 	strex	r3, r2, [r1]
 8009c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d1e5      	bne.n	8009c22 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2220      	movs	r2, #32
 8009c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2200      	movs	r2, #0
 8009c62:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a33      	ldr	r2, [pc, #204]	@ (8009d3c <UART_RxISR_16BIT+0x1b4>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d01f      	beq.n	8009cb4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d018      	beq.n	8009cb4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c88:	6a3b      	ldr	r3, [r7, #32]
 8009c8a:	e853 3f00 	ldrex	r3, [r3]
 8009c8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c96:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ca2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ca6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ca8:	e841 2300 	strex	r3, r2, [r1]
 8009cac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d1e6      	bne.n	8009c82 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cb8:	2b01      	cmp	r3, #1
 8009cba:	d12e      	bne.n	8009d1a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	e853 3f00 	ldrex	r3, [r3]
 8009cce:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	f023 0310 	bic.w	r3, r3, #16
 8009cd6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	461a      	mov	r2, r3
 8009cde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ce0:	61bb      	str	r3, [r7, #24]
 8009ce2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce4:	6979      	ldr	r1, [r7, #20]
 8009ce6:	69ba      	ldr	r2, [r7, #24]
 8009ce8:	e841 2300 	strex	r3, r2, [r1]
 8009cec:	613b      	str	r3, [r7, #16]
   return(result);
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1e6      	bne.n	8009cc2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	69db      	ldr	r3, [r3, #28]
 8009cfa:	f003 0310 	and.w	r3, r3, #16
 8009cfe:	2b10      	cmp	r3, #16
 8009d00:	d103      	bne.n	8009d0a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2210      	movs	r2, #16
 8009d08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d10:	4619      	mov	r1, r3
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f7fe ffd4 	bl	8008cc0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009d18:	e00b      	b.n	8009d32 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f7f7 faa0 	bl	8001260 <HAL_UART_RxCpltCallback>
}
 8009d20:	e007      	b.n	8009d32 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	699a      	ldr	r2, [r3, #24]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f042 0208 	orr.w	r2, r2, #8
 8009d30:	619a      	str	r2, [r3, #24]
}
 8009d32:	bf00      	nop
 8009d34:	3770      	adds	r7, #112	@ 0x70
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}
 8009d3a:	bf00      	nop
 8009d3c:	40008000 	.word	0x40008000

08009d40 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b0ac      	sub	sp, #176	@ 0xb0
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009d4e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	69db      	ldr	r3, [r3, #28]
 8009d58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	689b      	ldr	r3, [r3, #8]
 8009d6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d76:	2b22      	cmp	r3, #34	@ 0x22
 8009d78:	f040 8183 	bne.w	800a082 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009d82:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009d86:	e126      	b.n	8009fd6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d8e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009d92:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009d96:	b2d9      	uxtb	r1, r3
 8009d98:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009d9c:	b2da      	uxtb	r2, r3
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009da2:	400a      	ands	r2, r1
 8009da4:	b2d2      	uxtb	r2, r2
 8009da6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dac:	1c5a      	adds	r2, r3, #1
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	3b01      	subs	r3, #1
 8009dbc:	b29a      	uxth	r2, r3
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	69db      	ldr	r3, [r3, #28]
 8009dca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009dce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dd2:	f003 0307 	and.w	r3, r3, #7
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d053      	beq.n	8009e82 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dde:	f003 0301 	and.w	r3, r3, #1
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d011      	beq.n	8009e0a <UART_RxISR_8BIT_FIFOEN+0xca>
 8009de6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d00b      	beq.n	8009e0a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2201      	movs	r2, #1
 8009df8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e00:	f043 0201 	orr.w	r2, r3, #1
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e0e:	f003 0302 	and.w	r3, r3, #2
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d011      	beq.n	8009e3a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009e16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e1a:	f003 0301 	and.w	r3, r3, #1
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d00b      	beq.n	8009e3a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	2202      	movs	r2, #2
 8009e28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e30:	f043 0204 	orr.w	r2, r3, #4
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e3e:	f003 0304 	and.w	r3, r3, #4
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d011      	beq.n	8009e6a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009e46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e4a:	f003 0301 	and.w	r3, r3, #1
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d00b      	beq.n	8009e6a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	2204      	movs	r2, #4
 8009e58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e60:	f043 0202 	orr.w	r2, r3, #2
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d006      	beq.n	8009e82 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f7fe ff19 	bl	8008cac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e88:	b29b      	uxth	r3, r3
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f040 80a3 	bne.w	8009fd6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009e98:	e853 3f00 	ldrex	r3, [r3]
 8009e9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ea0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ea4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	461a      	mov	r2, r3
 8009eae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009eb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009eb4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009eb8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009eba:	e841 2300 	strex	r3, r2, [r1]
 8009ebe:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009ec0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d1e4      	bne.n	8009e90 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	3308      	adds	r3, #8
 8009ecc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ece:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ed0:	e853 3f00 	ldrex	r3, [r3]
 8009ed4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009ed6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ed8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009edc:	f023 0301 	bic.w	r3, r3, #1
 8009ee0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	3308      	adds	r3, #8
 8009eea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009eee:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009ef0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009ef4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009ef6:	e841 2300 	strex	r3, r2, [r1]
 8009efa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009efc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1e1      	bne.n	8009ec6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2220      	movs	r2, #32
 8009f06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a60      	ldr	r2, [pc, #384]	@ (800a09c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d021      	beq.n	8009f64 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	685b      	ldr	r3, [r3, #4]
 8009f26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d01a      	beq.n	8009f64 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f36:	e853 3f00 	ldrex	r3, [r3]
 8009f3a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009f3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009f42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	461a      	mov	r2, r3
 8009f4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009f50:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f52:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f54:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009f56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f58:	e841 2300 	strex	r3, r2, [r1]
 8009f5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009f5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d1e4      	bne.n	8009f2e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d130      	bne.n	8009fce <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f7a:	e853 3f00 	ldrex	r3, [r3]
 8009f7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f82:	f023 0310 	bic.w	r3, r3, #16
 8009f86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	461a      	mov	r2, r3
 8009f90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f94:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f9c:	e841 2300 	strex	r3, r2, [r1]
 8009fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d1e4      	bne.n	8009f72 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	69db      	ldr	r3, [r3, #28]
 8009fae:	f003 0310 	and.w	r3, r3, #16
 8009fb2:	2b10      	cmp	r3, #16
 8009fb4:	d103      	bne.n	8009fbe <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	2210      	movs	r2, #16
 8009fbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009fc4:	4619      	mov	r1, r3
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f7fe fe7a 	bl	8008cc0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009fcc:	e00e      	b.n	8009fec <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f7f7 f946 	bl	8001260 <HAL_UART_RxCpltCallback>
        break;
 8009fd4:	e00a      	b.n	8009fec <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009fd6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d006      	beq.n	8009fec <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8009fde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fe2:	f003 0320 	and.w	r3, r3, #32
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	f47f aece 	bne.w	8009d88 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ff2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009ff6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d049      	beq.n	800a092 <UART_RxISR_8BIT_FIFOEN+0x352>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a004:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a008:	429a      	cmp	r2, r3
 800a00a:	d242      	bcs.n	800a092 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	3308      	adds	r3, #8
 800a012:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a014:	6a3b      	ldr	r3, [r7, #32]
 800a016:	e853 3f00 	ldrex	r3, [r3]
 800a01a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a022:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	3308      	adds	r3, #8
 800a02c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a030:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a032:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a034:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a036:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a038:	e841 2300 	strex	r3, r2, [r1]
 800a03c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1e3      	bne.n	800a00c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	4a16      	ldr	r2, [pc, #88]	@ (800a0a0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a048:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	e853 3f00 	ldrex	r3, [r3]
 800a056:	60bb      	str	r3, [r7, #8]
   return(result);
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	f043 0320 	orr.w	r3, r3, #32
 800a05e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	461a      	mov	r2, r3
 800a068:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a06c:	61bb      	str	r3, [r7, #24]
 800a06e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a070:	6979      	ldr	r1, [r7, #20]
 800a072:	69ba      	ldr	r2, [r7, #24]
 800a074:	e841 2300 	strex	r3, r2, [r1]
 800a078:	613b      	str	r3, [r7, #16]
   return(result);
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d1e4      	bne.n	800a04a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a080:	e007      	b.n	800a092 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	699a      	ldr	r2, [r3, #24]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f042 0208 	orr.w	r2, r2, #8
 800a090:	619a      	str	r2, [r3, #24]
}
 800a092:	bf00      	nop
 800a094:	37b0      	adds	r7, #176	@ 0xb0
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	40008000 	.word	0x40008000
 800a0a0:	080099d1 	.word	0x080099d1

0800a0a4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b0ae      	sub	sp, #184	@ 0xb8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a0b2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	69db      	ldr	r3, [r3, #28]
 800a0bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0da:	2b22      	cmp	r3, #34	@ 0x22
 800a0dc:	f040 8187 	bne.w	800a3ee <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a0e6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a0ea:	e12a      	b.n	800a342 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0f2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a0fe:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a102:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a106:	4013      	ands	r3, r2
 800a108:	b29a      	uxth	r2, r3
 800a10a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a10e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a114:	1c9a      	adds	r2, r3, #2
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a120:	b29b      	uxth	r3, r3
 800a122:	3b01      	subs	r3, #1
 800a124:	b29a      	uxth	r2, r3
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	69db      	ldr	r3, [r3, #28]
 800a132:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a136:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a13a:	f003 0307 	and.w	r3, r3, #7
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d053      	beq.n	800a1ea <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a142:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a146:	f003 0301 	and.w	r3, r3, #1
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d011      	beq.n	800a172 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a14e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a156:	2b00      	cmp	r3, #0
 800a158:	d00b      	beq.n	800a172 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	2201      	movs	r2, #1
 800a160:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a168:	f043 0201 	orr.w	r2, r3, #1
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a172:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a176:	f003 0302 	and.w	r3, r3, #2
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d011      	beq.n	800a1a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a17e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a182:	f003 0301 	and.w	r3, r3, #1
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00b      	beq.n	800a1a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2202      	movs	r2, #2
 800a190:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a198:	f043 0204 	orr.w	r2, r3, #4
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a1a6:	f003 0304 	and.w	r3, r3, #4
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d011      	beq.n	800a1d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a1ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a1b2:	f003 0301 	and.w	r3, r3, #1
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d00b      	beq.n	800a1d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	2204      	movs	r2, #4
 800a1c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1c8:	f043 0202 	orr.w	r2, r3, #2
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d006      	beq.n	800a1ea <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f7fe fd65 	bl	8008cac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a1f0:	b29b      	uxth	r3, r3
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	f040 80a5 	bne.w	800a342 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a200:	e853 3f00 	ldrex	r3, [r3]
 800a204:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a206:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a20c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	461a      	mov	r2, r3
 800a216:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a21a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a21e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a220:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a222:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a226:	e841 2300 	strex	r3, r2, [r1]
 800a22a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a22c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d1e2      	bne.n	800a1f8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	3308      	adds	r3, #8
 800a238:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a23a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a23c:	e853 3f00 	ldrex	r3, [r3]
 800a240:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a242:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a244:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a248:	f023 0301 	bic.w	r3, r3, #1
 800a24c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	3308      	adds	r3, #8
 800a256:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a25a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a25c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a260:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a262:	e841 2300 	strex	r3, r2, [r1]
 800a266:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a268:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d1e1      	bne.n	800a232 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2220      	movs	r2, #32
 800a272:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2200      	movs	r2, #0
 800a27a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a60      	ldr	r2, [pc, #384]	@ (800a408 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d021      	beq.n	800a2d0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a296:	2b00      	cmp	r3, #0
 800a298:	d01a      	beq.n	800a2d0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2a2:	e853 3f00 	ldrex	r3, [r3]
 800a2a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a2a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a2ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a2bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a2be:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a2c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a2c4:	e841 2300 	strex	r3, r2, [r1]
 800a2c8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a2ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d1e4      	bne.n	800a29a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d130      	bne.n	800a33a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2e6:	e853 3f00 	ldrex	r3, [r3]
 800a2ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a2ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2ee:	f023 0310 	bic.w	r3, r3, #16
 800a2f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a300:	647b      	str	r3, [r7, #68]	@ 0x44
 800a302:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a304:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a306:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a308:	e841 2300 	strex	r3, r2, [r1]
 800a30c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a30e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a310:	2b00      	cmp	r3, #0
 800a312:	d1e4      	bne.n	800a2de <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	69db      	ldr	r3, [r3, #28]
 800a31a:	f003 0310 	and.w	r3, r3, #16
 800a31e:	2b10      	cmp	r3, #16
 800a320:	d103      	bne.n	800a32a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	2210      	movs	r2, #16
 800a328:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a330:	4619      	mov	r1, r3
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f7fe fcc4 	bl	8008cc0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a338:	e00e      	b.n	800a358 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f7f6 ff90 	bl	8001260 <HAL_UART_RxCpltCallback>
        break;
 800a340:	e00a      	b.n	800a358 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a342:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a346:	2b00      	cmp	r3, #0
 800a348:	d006      	beq.n	800a358 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800a34a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a34e:	f003 0320 	and.w	r3, r3, #32
 800a352:	2b00      	cmp	r3, #0
 800a354:	f47f aeca 	bne.w	800a0ec <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a35e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a362:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a366:	2b00      	cmp	r3, #0
 800a368:	d049      	beq.n	800a3fe <UART_RxISR_16BIT_FIFOEN+0x35a>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a370:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a374:	429a      	cmp	r2, r3
 800a376:	d242      	bcs.n	800a3fe <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	3308      	adds	r3, #8
 800a37e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a382:	e853 3f00 	ldrex	r3, [r3]
 800a386:	623b      	str	r3, [r7, #32]
   return(result);
 800a388:	6a3b      	ldr	r3, [r7, #32]
 800a38a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a38e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	3308      	adds	r3, #8
 800a398:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a39c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a39e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a3a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3a4:	e841 2300 	strex	r3, r2, [r1]
 800a3a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a3aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d1e3      	bne.n	800a378 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	4a16      	ldr	r2, [pc, #88]	@ (800a40c <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a3b4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	e853 3f00 	ldrex	r3, [r3]
 800a3c2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f043 0320 	orr.w	r3, r3, #32
 800a3ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a3d8:	61fb      	str	r3, [r7, #28]
 800a3da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3dc:	69b9      	ldr	r1, [r7, #24]
 800a3de:	69fa      	ldr	r2, [r7, #28]
 800a3e0:	e841 2300 	strex	r3, r2, [r1]
 800a3e4:	617b      	str	r3, [r7, #20]
   return(result);
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d1e4      	bne.n	800a3b6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a3ec:	e007      	b.n	800a3fe <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	699a      	ldr	r2, [r3, #24]
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f042 0208 	orr.w	r2, r2, #8
 800a3fc:	619a      	str	r2, [r3, #24]
}
 800a3fe:	bf00      	nop
 800a400:	37b8      	adds	r7, #184	@ 0xb8
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
 800a406:	bf00      	nop
 800a408:	40008000 	.word	0x40008000
 800a40c:	08009b89 	.word	0x08009b89

0800a410 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a418:	bf00      	nop
 800a41a:	370c      	adds	r7, #12
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a42c:	bf00      	nop
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a438:	b480      	push	{r7}
 800a43a:	b083      	sub	sp, #12
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a440:	bf00      	nop
 800a442:	370c      	adds	r7, #12
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b085      	sub	sp, #20
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	d101      	bne.n	800a462 <HAL_UARTEx_DisableFifoMode+0x16>
 800a45e:	2302      	movs	r3, #2
 800a460:	e027      	b.n	800a4b2 <HAL_UARTEx_DisableFifoMode+0x66>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2201      	movs	r2, #1
 800a466:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2224      	movs	r2, #36	@ 0x24
 800a46e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	681a      	ldr	r2, [r3, #0]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f022 0201 	bic.w	r2, r2, #1
 800a488:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a490:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	68fa      	ldr	r2, [r7, #12]
 800a49e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2220      	movs	r2, #32
 800a4a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4b0:	2300      	movs	r3, #0
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3714      	adds	r7, #20
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr

0800a4be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4be:	b580      	push	{r7, lr}
 800a4c0:	b084      	sub	sp, #16
 800a4c2:	af00      	add	r7, sp, #0
 800a4c4:	6078      	str	r0, [r7, #4]
 800a4c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4ce:	2b01      	cmp	r3, #1
 800a4d0:	d101      	bne.n	800a4d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a4d2:	2302      	movs	r3, #2
 800a4d4:	e02d      	b.n	800a532 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2201      	movs	r2, #1
 800a4da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2224      	movs	r2, #36	@ 0x24
 800a4e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	f022 0201 	bic.w	r2, r2, #1
 800a4fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	689b      	ldr	r3, [r3, #8]
 800a504:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	683a      	ldr	r2, [r7, #0]
 800a50e:	430a      	orrs	r2, r1
 800a510:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f000 f850 	bl	800a5b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	68fa      	ldr	r2, [r7, #12]
 800a51e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2220      	movs	r2, #32
 800a524:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2200      	movs	r2, #0
 800a52c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a530:	2300      	movs	r3, #0
}
 800a532:	4618      	mov	r0, r3
 800a534:	3710      	adds	r7, #16
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a53a:	b580      	push	{r7, lr}
 800a53c:	b084      	sub	sp, #16
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
 800a542:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d101      	bne.n	800a552 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a54e:	2302      	movs	r3, #2
 800a550:	e02d      	b.n	800a5ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2201      	movs	r2, #1
 800a556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2224      	movs	r2, #36	@ 0x24
 800a55e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	681a      	ldr	r2, [r3, #0]
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f022 0201 	bic.w	r2, r2, #1
 800a578:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	683a      	ldr	r2, [r7, #0]
 800a58a:	430a      	orrs	r2, r1
 800a58c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 f812 	bl	800a5b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	68fa      	ldr	r2, [r7, #12]
 800a59a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2220      	movs	r2, #32
 800a5a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5ac:	2300      	movs	r3, #0
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3710      	adds	r7, #16
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}
	...

0800a5b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d108      	bne.n	800a5da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2201      	movs	r2, #1
 800a5cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2201      	movs	r2, #1
 800a5d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a5d8:	e031      	b.n	800a63e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a5da:	2308      	movs	r3, #8
 800a5dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a5de:	2308      	movs	r3, #8
 800a5e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	0e5b      	lsrs	r3, r3, #25
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	f003 0307 	and.w	r3, r3, #7
 800a5f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	0f5b      	lsrs	r3, r3, #29
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	f003 0307 	and.w	r3, r3, #7
 800a600:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a602:	7bbb      	ldrb	r3, [r7, #14]
 800a604:	7b3a      	ldrb	r2, [r7, #12]
 800a606:	4911      	ldr	r1, [pc, #68]	@ (800a64c <UARTEx_SetNbDataToProcess+0x94>)
 800a608:	5c8a      	ldrb	r2, [r1, r2]
 800a60a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a60e:	7b3a      	ldrb	r2, [r7, #12]
 800a610:	490f      	ldr	r1, [pc, #60]	@ (800a650 <UARTEx_SetNbDataToProcess+0x98>)
 800a612:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a614:	fb93 f3f2 	sdiv	r3, r3, r2
 800a618:	b29a      	uxth	r2, r3
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a620:	7bfb      	ldrb	r3, [r7, #15]
 800a622:	7b7a      	ldrb	r2, [r7, #13]
 800a624:	4909      	ldr	r1, [pc, #36]	@ (800a64c <UARTEx_SetNbDataToProcess+0x94>)
 800a626:	5c8a      	ldrb	r2, [r1, r2]
 800a628:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a62c:	7b7a      	ldrb	r2, [r7, #13]
 800a62e:	4908      	ldr	r1, [pc, #32]	@ (800a650 <UARTEx_SetNbDataToProcess+0x98>)
 800a630:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a632:	fb93 f3f2 	sdiv	r3, r3, r2
 800a636:	b29a      	uxth	r2, r3
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a63e:	bf00      	nop
 800a640:	3714      	adds	r7, #20
 800a642:	46bd      	mov	sp, r7
 800a644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a648:	4770      	bx	lr
 800a64a:	bf00      	nop
 800a64c:	0800b2ec 	.word	0x0800b2ec
 800a650:	0800b2f4 	.word	0x0800b2f4

0800a654 <atoi>:
 800a654:	220a      	movs	r2, #10
 800a656:	2100      	movs	r1, #0
 800a658:	f000 b87a 	b.w	800a750 <strtol>

0800a65c <_strtol_l.isra.0>:
 800a65c:	2b24      	cmp	r3, #36	@ 0x24
 800a65e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a662:	4686      	mov	lr, r0
 800a664:	4690      	mov	r8, r2
 800a666:	d801      	bhi.n	800a66c <_strtol_l.isra.0+0x10>
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d106      	bne.n	800a67a <_strtol_l.isra.0+0x1e>
 800a66c:	f000 f8b8 	bl	800a7e0 <__errno>
 800a670:	2316      	movs	r3, #22
 800a672:	6003      	str	r3, [r0, #0]
 800a674:	2000      	movs	r0, #0
 800a676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a67a:	4834      	ldr	r0, [pc, #208]	@ (800a74c <_strtol_l.isra.0+0xf0>)
 800a67c:	460d      	mov	r5, r1
 800a67e:	462a      	mov	r2, r5
 800a680:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a684:	5d06      	ldrb	r6, [r0, r4]
 800a686:	f016 0608 	ands.w	r6, r6, #8
 800a68a:	d1f8      	bne.n	800a67e <_strtol_l.isra.0+0x22>
 800a68c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a68e:	d110      	bne.n	800a6b2 <_strtol_l.isra.0+0x56>
 800a690:	782c      	ldrb	r4, [r5, #0]
 800a692:	2601      	movs	r6, #1
 800a694:	1c95      	adds	r5, r2, #2
 800a696:	f033 0210 	bics.w	r2, r3, #16
 800a69a:	d115      	bne.n	800a6c8 <_strtol_l.isra.0+0x6c>
 800a69c:	2c30      	cmp	r4, #48	@ 0x30
 800a69e:	d10d      	bne.n	800a6bc <_strtol_l.isra.0+0x60>
 800a6a0:	782a      	ldrb	r2, [r5, #0]
 800a6a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a6a6:	2a58      	cmp	r2, #88	@ 0x58
 800a6a8:	d108      	bne.n	800a6bc <_strtol_l.isra.0+0x60>
 800a6aa:	786c      	ldrb	r4, [r5, #1]
 800a6ac:	3502      	adds	r5, #2
 800a6ae:	2310      	movs	r3, #16
 800a6b0:	e00a      	b.n	800a6c8 <_strtol_l.isra.0+0x6c>
 800a6b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a6b4:	bf04      	itt	eq
 800a6b6:	782c      	ldrbeq	r4, [r5, #0]
 800a6b8:	1c95      	addeq	r5, r2, #2
 800a6ba:	e7ec      	b.n	800a696 <_strtol_l.isra.0+0x3a>
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d1f6      	bne.n	800a6ae <_strtol_l.isra.0+0x52>
 800a6c0:	2c30      	cmp	r4, #48	@ 0x30
 800a6c2:	bf14      	ite	ne
 800a6c4:	230a      	movne	r3, #10
 800a6c6:	2308      	moveq	r3, #8
 800a6c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a6cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	fbbc f9f3 	udiv	r9, ip, r3
 800a6d6:	4610      	mov	r0, r2
 800a6d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a6dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a6e0:	2f09      	cmp	r7, #9
 800a6e2:	d80f      	bhi.n	800a704 <_strtol_l.isra.0+0xa8>
 800a6e4:	463c      	mov	r4, r7
 800a6e6:	42a3      	cmp	r3, r4
 800a6e8:	dd1b      	ble.n	800a722 <_strtol_l.isra.0+0xc6>
 800a6ea:	1c57      	adds	r7, r2, #1
 800a6ec:	d007      	beq.n	800a6fe <_strtol_l.isra.0+0xa2>
 800a6ee:	4581      	cmp	r9, r0
 800a6f0:	d314      	bcc.n	800a71c <_strtol_l.isra.0+0xc0>
 800a6f2:	d101      	bne.n	800a6f8 <_strtol_l.isra.0+0x9c>
 800a6f4:	45a2      	cmp	sl, r4
 800a6f6:	db11      	blt.n	800a71c <_strtol_l.isra.0+0xc0>
 800a6f8:	fb00 4003 	mla	r0, r0, r3, r4
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a702:	e7eb      	b.n	800a6dc <_strtol_l.isra.0+0x80>
 800a704:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a708:	2f19      	cmp	r7, #25
 800a70a:	d801      	bhi.n	800a710 <_strtol_l.isra.0+0xb4>
 800a70c:	3c37      	subs	r4, #55	@ 0x37
 800a70e:	e7ea      	b.n	800a6e6 <_strtol_l.isra.0+0x8a>
 800a710:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a714:	2f19      	cmp	r7, #25
 800a716:	d804      	bhi.n	800a722 <_strtol_l.isra.0+0xc6>
 800a718:	3c57      	subs	r4, #87	@ 0x57
 800a71a:	e7e4      	b.n	800a6e6 <_strtol_l.isra.0+0x8a>
 800a71c:	f04f 32ff 	mov.w	r2, #4294967295
 800a720:	e7ed      	b.n	800a6fe <_strtol_l.isra.0+0xa2>
 800a722:	1c53      	adds	r3, r2, #1
 800a724:	d108      	bne.n	800a738 <_strtol_l.isra.0+0xdc>
 800a726:	2322      	movs	r3, #34	@ 0x22
 800a728:	f8ce 3000 	str.w	r3, [lr]
 800a72c:	4660      	mov	r0, ip
 800a72e:	f1b8 0f00 	cmp.w	r8, #0
 800a732:	d0a0      	beq.n	800a676 <_strtol_l.isra.0+0x1a>
 800a734:	1e69      	subs	r1, r5, #1
 800a736:	e006      	b.n	800a746 <_strtol_l.isra.0+0xea>
 800a738:	b106      	cbz	r6, 800a73c <_strtol_l.isra.0+0xe0>
 800a73a:	4240      	negs	r0, r0
 800a73c:	f1b8 0f00 	cmp.w	r8, #0
 800a740:	d099      	beq.n	800a676 <_strtol_l.isra.0+0x1a>
 800a742:	2a00      	cmp	r2, #0
 800a744:	d1f6      	bne.n	800a734 <_strtol_l.isra.0+0xd8>
 800a746:	f8c8 1000 	str.w	r1, [r8]
 800a74a:	e794      	b.n	800a676 <_strtol_l.isra.0+0x1a>
 800a74c:	0800b2fd 	.word	0x0800b2fd

0800a750 <strtol>:
 800a750:	4613      	mov	r3, r2
 800a752:	460a      	mov	r2, r1
 800a754:	4601      	mov	r1, r0
 800a756:	4802      	ldr	r0, [pc, #8]	@ (800a760 <strtol+0x10>)
 800a758:	6800      	ldr	r0, [r0, #0]
 800a75a:	f7ff bf7f 	b.w	800a65c <_strtol_l.isra.0>
 800a75e:	bf00      	nop
 800a760:	20000010 	.word	0x20000010

0800a764 <sniprintf>:
 800a764:	b40c      	push	{r2, r3}
 800a766:	b530      	push	{r4, r5, lr}
 800a768:	4b18      	ldr	r3, [pc, #96]	@ (800a7cc <sniprintf+0x68>)
 800a76a:	1e0c      	subs	r4, r1, #0
 800a76c:	681d      	ldr	r5, [r3, #0]
 800a76e:	b09d      	sub	sp, #116	@ 0x74
 800a770:	da08      	bge.n	800a784 <sniprintf+0x20>
 800a772:	238b      	movs	r3, #139	@ 0x8b
 800a774:	602b      	str	r3, [r5, #0]
 800a776:	f04f 30ff 	mov.w	r0, #4294967295
 800a77a:	b01d      	add	sp, #116	@ 0x74
 800a77c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a780:	b002      	add	sp, #8
 800a782:	4770      	bx	lr
 800a784:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a788:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a78c:	f04f 0300 	mov.w	r3, #0
 800a790:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a792:	bf14      	ite	ne
 800a794:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a798:	4623      	moveq	r3, r4
 800a79a:	9304      	str	r3, [sp, #16]
 800a79c:	9307      	str	r3, [sp, #28]
 800a79e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a7a2:	9002      	str	r0, [sp, #8]
 800a7a4:	9006      	str	r0, [sp, #24]
 800a7a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a7aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a7ac:	ab21      	add	r3, sp, #132	@ 0x84
 800a7ae:	a902      	add	r1, sp, #8
 800a7b0:	4628      	mov	r0, r5
 800a7b2:	9301      	str	r3, [sp, #4]
 800a7b4:	f000 f994 	bl	800aae0 <_svfiprintf_r>
 800a7b8:	1c43      	adds	r3, r0, #1
 800a7ba:	bfbc      	itt	lt
 800a7bc:	238b      	movlt	r3, #139	@ 0x8b
 800a7be:	602b      	strlt	r3, [r5, #0]
 800a7c0:	2c00      	cmp	r4, #0
 800a7c2:	d0da      	beq.n	800a77a <sniprintf+0x16>
 800a7c4:	9b02      	ldr	r3, [sp, #8]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	701a      	strb	r2, [r3, #0]
 800a7ca:	e7d6      	b.n	800a77a <sniprintf+0x16>
 800a7cc:	20000010 	.word	0x20000010

0800a7d0 <memset>:
 800a7d0:	4402      	add	r2, r0
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d100      	bne.n	800a7da <memset+0xa>
 800a7d8:	4770      	bx	lr
 800a7da:	f803 1b01 	strb.w	r1, [r3], #1
 800a7de:	e7f9      	b.n	800a7d4 <memset+0x4>

0800a7e0 <__errno>:
 800a7e0:	4b01      	ldr	r3, [pc, #4]	@ (800a7e8 <__errno+0x8>)
 800a7e2:	6818      	ldr	r0, [r3, #0]
 800a7e4:	4770      	bx	lr
 800a7e6:	bf00      	nop
 800a7e8:	20000010 	.word	0x20000010

0800a7ec <__libc_init_array>:
 800a7ec:	b570      	push	{r4, r5, r6, lr}
 800a7ee:	4d0d      	ldr	r5, [pc, #52]	@ (800a824 <__libc_init_array+0x38>)
 800a7f0:	4c0d      	ldr	r4, [pc, #52]	@ (800a828 <__libc_init_array+0x3c>)
 800a7f2:	1b64      	subs	r4, r4, r5
 800a7f4:	10a4      	asrs	r4, r4, #2
 800a7f6:	2600      	movs	r6, #0
 800a7f8:	42a6      	cmp	r6, r4
 800a7fa:	d109      	bne.n	800a810 <__libc_init_array+0x24>
 800a7fc:	4d0b      	ldr	r5, [pc, #44]	@ (800a82c <__libc_init_array+0x40>)
 800a7fe:	4c0c      	ldr	r4, [pc, #48]	@ (800a830 <__libc_init_array+0x44>)
 800a800:	f000 fc64 	bl	800b0cc <_init>
 800a804:	1b64      	subs	r4, r4, r5
 800a806:	10a4      	asrs	r4, r4, #2
 800a808:	2600      	movs	r6, #0
 800a80a:	42a6      	cmp	r6, r4
 800a80c:	d105      	bne.n	800a81a <__libc_init_array+0x2e>
 800a80e:	bd70      	pop	{r4, r5, r6, pc}
 800a810:	f855 3b04 	ldr.w	r3, [r5], #4
 800a814:	4798      	blx	r3
 800a816:	3601      	adds	r6, #1
 800a818:	e7ee      	b.n	800a7f8 <__libc_init_array+0xc>
 800a81a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a81e:	4798      	blx	r3
 800a820:	3601      	adds	r6, #1
 800a822:	e7f2      	b.n	800a80a <__libc_init_array+0x1e>
 800a824:	0800b438 	.word	0x0800b438
 800a828:	0800b438 	.word	0x0800b438
 800a82c:	0800b438 	.word	0x0800b438
 800a830:	0800b43c 	.word	0x0800b43c

0800a834 <__retarget_lock_acquire_recursive>:
 800a834:	4770      	bx	lr

0800a836 <__retarget_lock_release_recursive>:
 800a836:	4770      	bx	lr

0800a838 <_free_r>:
 800a838:	b538      	push	{r3, r4, r5, lr}
 800a83a:	4605      	mov	r5, r0
 800a83c:	2900      	cmp	r1, #0
 800a83e:	d041      	beq.n	800a8c4 <_free_r+0x8c>
 800a840:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a844:	1f0c      	subs	r4, r1, #4
 800a846:	2b00      	cmp	r3, #0
 800a848:	bfb8      	it	lt
 800a84a:	18e4      	addlt	r4, r4, r3
 800a84c:	f000 f8e0 	bl	800aa10 <__malloc_lock>
 800a850:	4a1d      	ldr	r2, [pc, #116]	@ (800a8c8 <_free_r+0x90>)
 800a852:	6813      	ldr	r3, [r2, #0]
 800a854:	b933      	cbnz	r3, 800a864 <_free_r+0x2c>
 800a856:	6063      	str	r3, [r4, #4]
 800a858:	6014      	str	r4, [r2, #0]
 800a85a:	4628      	mov	r0, r5
 800a85c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a860:	f000 b8dc 	b.w	800aa1c <__malloc_unlock>
 800a864:	42a3      	cmp	r3, r4
 800a866:	d908      	bls.n	800a87a <_free_r+0x42>
 800a868:	6820      	ldr	r0, [r4, #0]
 800a86a:	1821      	adds	r1, r4, r0
 800a86c:	428b      	cmp	r3, r1
 800a86e:	bf01      	itttt	eq
 800a870:	6819      	ldreq	r1, [r3, #0]
 800a872:	685b      	ldreq	r3, [r3, #4]
 800a874:	1809      	addeq	r1, r1, r0
 800a876:	6021      	streq	r1, [r4, #0]
 800a878:	e7ed      	b.n	800a856 <_free_r+0x1e>
 800a87a:	461a      	mov	r2, r3
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	b10b      	cbz	r3, 800a884 <_free_r+0x4c>
 800a880:	42a3      	cmp	r3, r4
 800a882:	d9fa      	bls.n	800a87a <_free_r+0x42>
 800a884:	6811      	ldr	r1, [r2, #0]
 800a886:	1850      	adds	r0, r2, r1
 800a888:	42a0      	cmp	r0, r4
 800a88a:	d10b      	bne.n	800a8a4 <_free_r+0x6c>
 800a88c:	6820      	ldr	r0, [r4, #0]
 800a88e:	4401      	add	r1, r0
 800a890:	1850      	adds	r0, r2, r1
 800a892:	4283      	cmp	r3, r0
 800a894:	6011      	str	r1, [r2, #0]
 800a896:	d1e0      	bne.n	800a85a <_free_r+0x22>
 800a898:	6818      	ldr	r0, [r3, #0]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	6053      	str	r3, [r2, #4]
 800a89e:	4408      	add	r0, r1
 800a8a0:	6010      	str	r0, [r2, #0]
 800a8a2:	e7da      	b.n	800a85a <_free_r+0x22>
 800a8a4:	d902      	bls.n	800a8ac <_free_r+0x74>
 800a8a6:	230c      	movs	r3, #12
 800a8a8:	602b      	str	r3, [r5, #0]
 800a8aa:	e7d6      	b.n	800a85a <_free_r+0x22>
 800a8ac:	6820      	ldr	r0, [r4, #0]
 800a8ae:	1821      	adds	r1, r4, r0
 800a8b0:	428b      	cmp	r3, r1
 800a8b2:	bf04      	itt	eq
 800a8b4:	6819      	ldreq	r1, [r3, #0]
 800a8b6:	685b      	ldreq	r3, [r3, #4]
 800a8b8:	6063      	str	r3, [r4, #4]
 800a8ba:	bf04      	itt	eq
 800a8bc:	1809      	addeq	r1, r1, r0
 800a8be:	6021      	streq	r1, [r4, #0]
 800a8c0:	6054      	str	r4, [r2, #4]
 800a8c2:	e7ca      	b.n	800a85a <_free_r+0x22>
 800a8c4:	bd38      	pop	{r3, r4, r5, pc}
 800a8c6:	bf00      	nop
 800a8c8:	2000095c 	.word	0x2000095c

0800a8cc <sbrk_aligned>:
 800a8cc:	b570      	push	{r4, r5, r6, lr}
 800a8ce:	4e0f      	ldr	r6, [pc, #60]	@ (800a90c <sbrk_aligned+0x40>)
 800a8d0:	460c      	mov	r4, r1
 800a8d2:	6831      	ldr	r1, [r6, #0]
 800a8d4:	4605      	mov	r5, r0
 800a8d6:	b911      	cbnz	r1, 800a8de <sbrk_aligned+0x12>
 800a8d8:	f000 fba4 	bl	800b024 <_sbrk_r>
 800a8dc:	6030      	str	r0, [r6, #0]
 800a8de:	4621      	mov	r1, r4
 800a8e0:	4628      	mov	r0, r5
 800a8e2:	f000 fb9f 	bl	800b024 <_sbrk_r>
 800a8e6:	1c43      	adds	r3, r0, #1
 800a8e8:	d103      	bne.n	800a8f2 <sbrk_aligned+0x26>
 800a8ea:	f04f 34ff 	mov.w	r4, #4294967295
 800a8ee:	4620      	mov	r0, r4
 800a8f0:	bd70      	pop	{r4, r5, r6, pc}
 800a8f2:	1cc4      	adds	r4, r0, #3
 800a8f4:	f024 0403 	bic.w	r4, r4, #3
 800a8f8:	42a0      	cmp	r0, r4
 800a8fa:	d0f8      	beq.n	800a8ee <sbrk_aligned+0x22>
 800a8fc:	1a21      	subs	r1, r4, r0
 800a8fe:	4628      	mov	r0, r5
 800a900:	f000 fb90 	bl	800b024 <_sbrk_r>
 800a904:	3001      	adds	r0, #1
 800a906:	d1f2      	bne.n	800a8ee <sbrk_aligned+0x22>
 800a908:	e7ef      	b.n	800a8ea <sbrk_aligned+0x1e>
 800a90a:	bf00      	nop
 800a90c:	20000958 	.word	0x20000958

0800a910 <_malloc_r>:
 800a910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a914:	1ccd      	adds	r5, r1, #3
 800a916:	f025 0503 	bic.w	r5, r5, #3
 800a91a:	3508      	adds	r5, #8
 800a91c:	2d0c      	cmp	r5, #12
 800a91e:	bf38      	it	cc
 800a920:	250c      	movcc	r5, #12
 800a922:	2d00      	cmp	r5, #0
 800a924:	4606      	mov	r6, r0
 800a926:	db01      	blt.n	800a92c <_malloc_r+0x1c>
 800a928:	42a9      	cmp	r1, r5
 800a92a:	d904      	bls.n	800a936 <_malloc_r+0x26>
 800a92c:	230c      	movs	r3, #12
 800a92e:	6033      	str	r3, [r6, #0]
 800a930:	2000      	movs	r0, #0
 800a932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a936:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa0c <_malloc_r+0xfc>
 800a93a:	f000 f869 	bl	800aa10 <__malloc_lock>
 800a93e:	f8d8 3000 	ldr.w	r3, [r8]
 800a942:	461c      	mov	r4, r3
 800a944:	bb44      	cbnz	r4, 800a998 <_malloc_r+0x88>
 800a946:	4629      	mov	r1, r5
 800a948:	4630      	mov	r0, r6
 800a94a:	f7ff ffbf 	bl	800a8cc <sbrk_aligned>
 800a94e:	1c43      	adds	r3, r0, #1
 800a950:	4604      	mov	r4, r0
 800a952:	d158      	bne.n	800aa06 <_malloc_r+0xf6>
 800a954:	f8d8 4000 	ldr.w	r4, [r8]
 800a958:	4627      	mov	r7, r4
 800a95a:	2f00      	cmp	r7, #0
 800a95c:	d143      	bne.n	800a9e6 <_malloc_r+0xd6>
 800a95e:	2c00      	cmp	r4, #0
 800a960:	d04b      	beq.n	800a9fa <_malloc_r+0xea>
 800a962:	6823      	ldr	r3, [r4, #0]
 800a964:	4639      	mov	r1, r7
 800a966:	4630      	mov	r0, r6
 800a968:	eb04 0903 	add.w	r9, r4, r3
 800a96c:	f000 fb5a 	bl	800b024 <_sbrk_r>
 800a970:	4581      	cmp	r9, r0
 800a972:	d142      	bne.n	800a9fa <_malloc_r+0xea>
 800a974:	6821      	ldr	r1, [r4, #0]
 800a976:	1a6d      	subs	r5, r5, r1
 800a978:	4629      	mov	r1, r5
 800a97a:	4630      	mov	r0, r6
 800a97c:	f7ff ffa6 	bl	800a8cc <sbrk_aligned>
 800a980:	3001      	adds	r0, #1
 800a982:	d03a      	beq.n	800a9fa <_malloc_r+0xea>
 800a984:	6823      	ldr	r3, [r4, #0]
 800a986:	442b      	add	r3, r5
 800a988:	6023      	str	r3, [r4, #0]
 800a98a:	f8d8 3000 	ldr.w	r3, [r8]
 800a98e:	685a      	ldr	r2, [r3, #4]
 800a990:	bb62      	cbnz	r2, 800a9ec <_malloc_r+0xdc>
 800a992:	f8c8 7000 	str.w	r7, [r8]
 800a996:	e00f      	b.n	800a9b8 <_malloc_r+0xa8>
 800a998:	6822      	ldr	r2, [r4, #0]
 800a99a:	1b52      	subs	r2, r2, r5
 800a99c:	d420      	bmi.n	800a9e0 <_malloc_r+0xd0>
 800a99e:	2a0b      	cmp	r2, #11
 800a9a0:	d917      	bls.n	800a9d2 <_malloc_r+0xc2>
 800a9a2:	1961      	adds	r1, r4, r5
 800a9a4:	42a3      	cmp	r3, r4
 800a9a6:	6025      	str	r5, [r4, #0]
 800a9a8:	bf18      	it	ne
 800a9aa:	6059      	strne	r1, [r3, #4]
 800a9ac:	6863      	ldr	r3, [r4, #4]
 800a9ae:	bf08      	it	eq
 800a9b0:	f8c8 1000 	streq.w	r1, [r8]
 800a9b4:	5162      	str	r2, [r4, r5]
 800a9b6:	604b      	str	r3, [r1, #4]
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	f000 f82f 	bl	800aa1c <__malloc_unlock>
 800a9be:	f104 000b 	add.w	r0, r4, #11
 800a9c2:	1d23      	adds	r3, r4, #4
 800a9c4:	f020 0007 	bic.w	r0, r0, #7
 800a9c8:	1ac2      	subs	r2, r0, r3
 800a9ca:	bf1c      	itt	ne
 800a9cc:	1a1b      	subne	r3, r3, r0
 800a9ce:	50a3      	strne	r3, [r4, r2]
 800a9d0:	e7af      	b.n	800a932 <_malloc_r+0x22>
 800a9d2:	6862      	ldr	r2, [r4, #4]
 800a9d4:	42a3      	cmp	r3, r4
 800a9d6:	bf0c      	ite	eq
 800a9d8:	f8c8 2000 	streq.w	r2, [r8]
 800a9dc:	605a      	strne	r2, [r3, #4]
 800a9de:	e7eb      	b.n	800a9b8 <_malloc_r+0xa8>
 800a9e0:	4623      	mov	r3, r4
 800a9e2:	6864      	ldr	r4, [r4, #4]
 800a9e4:	e7ae      	b.n	800a944 <_malloc_r+0x34>
 800a9e6:	463c      	mov	r4, r7
 800a9e8:	687f      	ldr	r7, [r7, #4]
 800a9ea:	e7b6      	b.n	800a95a <_malloc_r+0x4a>
 800a9ec:	461a      	mov	r2, r3
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	42a3      	cmp	r3, r4
 800a9f2:	d1fb      	bne.n	800a9ec <_malloc_r+0xdc>
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	6053      	str	r3, [r2, #4]
 800a9f8:	e7de      	b.n	800a9b8 <_malloc_r+0xa8>
 800a9fa:	230c      	movs	r3, #12
 800a9fc:	6033      	str	r3, [r6, #0]
 800a9fe:	4630      	mov	r0, r6
 800aa00:	f000 f80c 	bl	800aa1c <__malloc_unlock>
 800aa04:	e794      	b.n	800a930 <_malloc_r+0x20>
 800aa06:	6005      	str	r5, [r0, #0]
 800aa08:	e7d6      	b.n	800a9b8 <_malloc_r+0xa8>
 800aa0a:	bf00      	nop
 800aa0c:	2000095c 	.word	0x2000095c

0800aa10 <__malloc_lock>:
 800aa10:	4801      	ldr	r0, [pc, #4]	@ (800aa18 <__malloc_lock+0x8>)
 800aa12:	f7ff bf0f 	b.w	800a834 <__retarget_lock_acquire_recursive>
 800aa16:	bf00      	nop
 800aa18:	20000954 	.word	0x20000954

0800aa1c <__malloc_unlock>:
 800aa1c:	4801      	ldr	r0, [pc, #4]	@ (800aa24 <__malloc_unlock+0x8>)
 800aa1e:	f7ff bf0a 	b.w	800a836 <__retarget_lock_release_recursive>
 800aa22:	bf00      	nop
 800aa24:	20000954 	.word	0x20000954

0800aa28 <__ssputs_r>:
 800aa28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa2c:	688e      	ldr	r6, [r1, #8]
 800aa2e:	461f      	mov	r7, r3
 800aa30:	42be      	cmp	r6, r7
 800aa32:	680b      	ldr	r3, [r1, #0]
 800aa34:	4682      	mov	sl, r0
 800aa36:	460c      	mov	r4, r1
 800aa38:	4690      	mov	r8, r2
 800aa3a:	d82d      	bhi.n	800aa98 <__ssputs_r+0x70>
 800aa3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa44:	d026      	beq.n	800aa94 <__ssputs_r+0x6c>
 800aa46:	6965      	ldr	r5, [r4, #20]
 800aa48:	6909      	ldr	r1, [r1, #16]
 800aa4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa4e:	eba3 0901 	sub.w	r9, r3, r1
 800aa52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa56:	1c7b      	adds	r3, r7, #1
 800aa58:	444b      	add	r3, r9
 800aa5a:	106d      	asrs	r5, r5, #1
 800aa5c:	429d      	cmp	r5, r3
 800aa5e:	bf38      	it	cc
 800aa60:	461d      	movcc	r5, r3
 800aa62:	0553      	lsls	r3, r2, #21
 800aa64:	d527      	bpl.n	800aab6 <__ssputs_r+0x8e>
 800aa66:	4629      	mov	r1, r5
 800aa68:	f7ff ff52 	bl	800a910 <_malloc_r>
 800aa6c:	4606      	mov	r6, r0
 800aa6e:	b360      	cbz	r0, 800aaca <__ssputs_r+0xa2>
 800aa70:	6921      	ldr	r1, [r4, #16]
 800aa72:	464a      	mov	r2, r9
 800aa74:	f000 fae6 	bl	800b044 <memcpy>
 800aa78:	89a3      	ldrh	r3, [r4, #12]
 800aa7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aa7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa82:	81a3      	strh	r3, [r4, #12]
 800aa84:	6126      	str	r6, [r4, #16]
 800aa86:	6165      	str	r5, [r4, #20]
 800aa88:	444e      	add	r6, r9
 800aa8a:	eba5 0509 	sub.w	r5, r5, r9
 800aa8e:	6026      	str	r6, [r4, #0]
 800aa90:	60a5      	str	r5, [r4, #8]
 800aa92:	463e      	mov	r6, r7
 800aa94:	42be      	cmp	r6, r7
 800aa96:	d900      	bls.n	800aa9a <__ssputs_r+0x72>
 800aa98:	463e      	mov	r6, r7
 800aa9a:	6820      	ldr	r0, [r4, #0]
 800aa9c:	4632      	mov	r2, r6
 800aa9e:	4641      	mov	r1, r8
 800aaa0:	f000 faa6 	bl	800aff0 <memmove>
 800aaa4:	68a3      	ldr	r3, [r4, #8]
 800aaa6:	1b9b      	subs	r3, r3, r6
 800aaa8:	60a3      	str	r3, [r4, #8]
 800aaaa:	6823      	ldr	r3, [r4, #0]
 800aaac:	4433      	add	r3, r6
 800aaae:	6023      	str	r3, [r4, #0]
 800aab0:	2000      	movs	r0, #0
 800aab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aab6:	462a      	mov	r2, r5
 800aab8:	f000 fad2 	bl	800b060 <_realloc_r>
 800aabc:	4606      	mov	r6, r0
 800aabe:	2800      	cmp	r0, #0
 800aac0:	d1e0      	bne.n	800aa84 <__ssputs_r+0x5c>
 800aac2:	6921      	ldr	r1, [r4, #16]
 800aac4:	4650      	mov	r0, sl
 800aac6:	f7ff feb7 	bl	800a838 <_free_r>
 800aaca:	230c      	movs	r3, #12
 800aacc:	f8ca 3000 	str.w	r3, [sl]
 800aad0:	89a3      	ldrh	r3, [r4, #12]
 800aad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aad6:	81a3      	strh	r3, [r4, #12]
 800aad8:	f04f 30ff 	mov.w	r0, #4294967295
 800aadc:	e7e9      	b.n	800aab2 <__ssputs_r+0x8a>
	...

0800aae0 <_svfiprintf_r>:
 800aae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae4:	4698      	mov	r8, r3
 800aae6:	898b      	ldrh	r3, [r1, #12]
 800aae8:	061b      	lsls	r3, r3, #24
 800aaea:	b09d      	sub	sp, #116	@ 0x74
 800aaec:	4607      	mov	r7, r0
 800aaee:	460d      	mov	r5, r1
 800aaf0:	4614      	mov	r4, r2
 800aaf2:	d510      	bpl.n	800ab16 <_svfiprintf_r+0x36>
 800aaf4:	690b      	ldr	r3, [r1, #16]
 800aaf6:	b973      	cbnz	r3, 800ab16 <_svfiprintf_r+0x36>
 800aaf8:	2140      	movs	r1, #64	@ 0x40
 800aafa:	f7ff ff09 	bl	800a910 <_malloc_r>
 800aafe:	6028      	str	r0, [r5, #0]
 800ab00:	6128      	str	r0, [r5, #16]
 800ab02:	b930      	cbnz	r0, 800ab12 <_svfiprintf_r+0x32>
 800ab04:	230c      	movs	r3, #12
 800ab06:	603b      	str	r3, [r7, #0]
 800ab08:	f04f 30ff 	mov.w	r0, #4294967295
 800ab0c:	b01d      	add	sp, #116	@ 0x74
 800ab0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab12:	2340      	movs	r3, #64	@ 0x40
 800ab14:	616b      	str	r3, [r5, #20]
 800ab16:	2300      	movs	r3, #0
 800ab18:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab1a:	2320      	movs	r3, #32
 800ab1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab20:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab24:	2330      	movs	r3, #48	@ 0x30
 800ab26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800acc4 <_svfiprintf_r+0x1e4>
 800ab2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab2e:	f04f 0901 	mov.w	r9, #1
 800ab32:	4623      	mov	r3, r4
 800ab34:	469a      	mov	sl, r3
 800ab36:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab3a:	b10a      	cbz	r2, 800ab40 <_svfiprintf_r+0x60>
 800ab3c:	2a25      	cmp	r2, #37	@ 0x25
 800ab3e:	d1f9      	bne.n	800ab34 <_svfiprintf_r+0x54>
 800ab40:	ebba 0b04 	subs.w	fp, sl, r4
 800ab44:	d00b      	beq.n	800ab5e <_svfiprintf_r+0x7e>
 800ab46:	465b      	mov	r3, fp
 800ab48:	4622      	mov	r2, r4
 800ab4a:	4629      	mov	r1, r5
 800ab4c:	4638      	mov	r0, r7
 800ab4e:	f7ff ff6b 	bl	800aa28 <__ssputs_r>
 800ab52:	3001      	adds	r0, #1
 800ab54:	f000 80a7 	beq.w	800aca6 <_svfiprintf_r+0x1c6>
 800ab58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab5a:	445a      	add	r2, fp
 800ab5c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab5e:	f89a 3000 	ldrb.w	r3, [sl]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	f000 809f 	beq.w	800aca6 <_svfiprintf_r+0x1c6>
 800ab68:	2300      	movs	r3, #0
 800ab6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ab6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab72:	f10a 0a01 	add.w	sl, sl, #1
 800ab76:	9304      	str	r3, [sp, #16]
 800ab78:	9307      	str	r3, [sp, #28]
 800ab7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab7e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab80:	4654      	mov	r4, sl
 800ab82:	2205      	movs	r2, #5
 800ab84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab88:	484e      	ldr	r0, [pc, #312]	@ (800acc4 <_svfiprintf_r+0x1e4>)
 800ab8a:	f7f5 fb59 	bl	8000240 <memchr>
 800ab8e:	9a04      	ldr	r2, [sp, #16]
 800ab90:	b9d8      	cbnz	r0, 800abca <_svfiprintf_r+0xea>
 800ab92:	06d0      	lsls	r0, r2, #27
 800ab94:	bf44      	itt	mi
 800ab96:	2320      	movmi	r3, #32
 800ab98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab9c:	0711      	lsls	r1, r2, #28
 800ab9e:	bf44      	itt	mi
 800aba0:	232b      	movmi	r3, #43	@ 0x2b
 800aba2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aba6:	f89a 3000 	ldrb.w	r3, [sl]
 800abaa:	2b2a      	cmp	r3, #42	@ 0x2a
 800abac:	d015      	beq.n	800abda <_svfiprintf_r+0xfa>
 800abae:	9a07      	ldr	r2, [sp, #28]
 800abb0:	4654      	mov	r4, sl
 800abb2:	2000      	movs	r0, #0
 800abb4:	f04f 0c0a 	mov.w	ip, #10
 800abb8:	4621      	mov	r1, r4
 800abba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abbe:	3b30      	subs	r3, #48	@ 0x30
 800abc0:	2b09      	cmp	r3, #9
 800abc2:	d94b      	bls.n	800ac5c <_svfiprintf_r+0x17c>
 800abc4:	b1b0      	cbz	r0, 800abf4 <_svfiprintf_r+0x114>
 800abc6:	9207      	str	r2, [sp, #28]
 800abc8:	e014      	b.n	800abf4 <_svfiprintf_r+0x114>
 800abca:	eba0 0308 	sub.w	r3, r0, r8
 800abce:	fa09 f303 	lsl.w	r3, r9, r3
 800abd2:	4313      	orrs	r3, r2
 800abd4:	9304      	str	r3, [sp, #16]
 800abd6:	46a2      	mov	sl, r4
 800abd8:	e7d2      	b.n	800ab80 <_svfiprintf_r+0xa0>
 800abda:	9b03      	ldr	r3, [sp, #12]
 800abdc:	1d19      	adds	r1, r3, #4
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	9103      	str	r1, [sp, #12]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	bfbb      	ittet	lt
 800abe6:	425b      	neglt	r3, r3
 800abe8:	f042 0202 	orrlt.w	r2, r2, #2
 800abec:	9307      	strge	r3, [sp, #28]
 800abee:	9307      	strlt	r3, [sp, #28]
 800abf0:	bfb8      	it	lt
 800abf2:	9204      	strlt	r2, [sp, #16]
 800abf4:	7823      	ldrb	r3, [r4, #0]
 800abf6:	2b2e      	cmp	r3, #46	@ 0x2e
 800abf8:	d10a      	bne.n	800ac10 <_svfiprintf_r+0x130>
 800abfa:	7863      	ldrb	r3, [r4, #1]
 800abfc:	2b2a      	cmp	r3, #42	@ 0x2a
 800abfe:	d132      	bne.n	800ac66 <_svfiprintf_r+0x186>
 800ac00:	9b03      	ldr	r3, [sp, #12]
 800ac02:	1d1a      	adds	r2, r3, #4
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	9203      	str	r2, [sp, #12]
 800ac08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac0c:	3402      	adds	r4, #2
 800ac0e:	9305      	str	r3, [sp, #20]
 800ac10:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800acd4 <_svfiprintf_r+0x1f4>
 800ac14:	7821      	ldrb	r1, [r4, #0]
 800ac16:	2203      	movs	r2, #3
 800ac18:	4650      	mov	r0, sl
 800ac1a:	f7f5 fb11 	bl	8000240 <memchr>
 800ac1e:	b138      	cbz	r0, 800ac30 <_svfiprintf_r+0x150>
 800ac20:	9b04      	ldr	r3, [sp, #16]
 800ac22:	eba0 000a 	sub.w	r0, r0, sl
 800ac26:	2240      	movs	r2, #64	@ 0x40
 800ac28:	4082      	lsls	r2, r0
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	3401      	adds	r4, #1
 800ac2e:	9304      	str	r3, [sp, #16]
 800ac30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac34:	4824      	ldr	r0, [pc, #144]	@ (800acc8 <_svfiprintf_r+0x1e8>)
 800ac36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac3a:	2206      	movs	r2, #6
 800ac3c:	f7f5 fb00 	bl	8000240 <memchr>
 800ac40:	2800      	cmp	r0, #0
 800ac42:	d036      	beq.n	800acb2 <_svfiprintf_r+0x1d2>
 800ac44:	4b21      	ldr	r3, [pc, #132]	@ (800accc <_svfiprintf_r+0x1ec>)
 800ac46:	bb1b      	cbnz	r3, 800ac90 <_svfiprintf_r+0x1b0>
 800ac48:	9b03      	ldr	r3, [sp, #12]
 800ac4a:	3307      	adds	r3, #7
 800ac4c:	f023 0307 	bic.w	r3, r3, #7
 800ac50:	3308      	adds	r3, #8
 800ac52:	9303      	str	r3, [sp, #12]
 800ac54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac56:	4433      	add	r3, r6
 800ac58:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac5a:	e76a      	b.n	800ab32 <_svfiprintf_r+0x52>
 800ac5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac60:	460c      	mov	r4, r1
 800ac62:	2001      	movs	r0, #1
 800ac64:	e7a8      	b.n	800abb8 <_svfiprintf_r+0xd8>
 800ac66:	2300      	movs	r3, #0
 800ac68:	3401      	adds	r4, #1
 800ac6a:	9305      	str	r3, [sp, #20]
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	f04f 0c0a 	mov.w	ip, #10
 800ac72:	4620      	mov	r0, r4
 800ac74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac78:	3a30      	subs	r2, #48	@ 0x30
 800ac7a:	2a09      	cmp	r2, #9
 800ac7c:	d903      	bls.n	800ac86 <_svfiprintf_r+0x1a6>
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d0c6      	beq.n	800ac10 <_svfiprintf_r+0x130>
 800ac82:	9105      	str	r1, [sp, #20]
 800ac84:	e7c4      	b.n	800ac10 <_svfiprintf_r+0x130>
 800ac86:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac8a:	4604      	mov	r4, r0
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	e7f0      	b.n	800ac72 <_svfiprintf_r+0x192>
 800ac90:	ab03      	add	r3, sp, #12
 800ac92:	9300      	str	r3, [sp, #0]
 800ac94:	462a      	mov	r2, r5
 800ac96:	4b0e      	ldr	r3, [pc, #56]	@ (800acd0 <_svfiprintf_r+0x1f0>)
 800ac98:	a904      	add	r1, sp, #16
 800ac9a:	4638      	mov	r0, r7
 800ac9c:	f3af 8000 	nop.w
 800aca0:	1c42      	adds	r2, r0, #1
 800aca2:	4606      	mov	r6, r0
 800aca4:	d1d6      	bne.n	800ac54 <_svfiprintf_r+0x174>
 800aca6:	89ab      	ldrh	r3, [r5, #12]
 800aca8:	065b      	lsls	r3, r3, #25
 800acaa:	f53f af2d 	bmi.w	800ab08 <_svfiprintf_r+0x28>
 800acae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acb0:	e72c      	b.n	800ab0c <_svfiprintf_r+0x2c>
 800acb2:	ab03      	add	r3, sp, #12
 800acb4:	9300      	str	r3, [sp, #0]
 800acb6:	462a      	mov	r2, r5
 800acb8:	4b05      	ldr	r3, [pc, #20]	@ (800acd0 <_svfiprintf_r+0x1f0>)
 800acba:	a904      	add	r1, sp, #16
 800acbc:	4638      	mov	r0, r7
 800acbe:	f000 f879 	bl	800adb4 <_printf_i>
 800acc2:	e7ed      	b.n	800aca0 <_svfiprintf_r+0x1c0>
 800acc4:	0800b3fd 	.word	0x0800b3fd
 800acc8:	0800b407 	.word	0x0800b407
 800accc:	00000000 	.word	0x00000000
 800acd0:	0800aa29 	.word	0x0800aa29
 800acd4:	0800b403 	.word	0x0800b403

0800acd8 <_printf_common>:
 800acd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acdc:	4616      	mov	r6, r2
 800acde:	4698      	mov	r8, r3
 800ace0:	688a      	ldr	r2, [r1, #8]
 800ace2:	690b      	ldr	r3, [r1, #16]
 800ace4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ace8:	4293      	cmp	r3, r2
 800acea:	bfb8      	it	lt
 800acec:	4613      	movlt	r3, r2
 800acee:	6033      	str	r3, [r6, #0]
 800acf0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800acf4:	4607      	mov	r7, r0
 800acf6:	460c      	mov	r4, r1
 800acf8:	b10a      	cbz	r2, 800acfe <_printf_common+0x26>
 800acfa:	3301      	adds	r3, #1
 800acfc:	6033      	str	r3, [r6, #0]
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	0699      	lsls	r1, r3, #26
 800ad02:	bf42      	ittt	mi
 800ad04:	6833      	ldrmi	r3, [r6, #0]
 800ad06:	3302      	addmi	r3, #2
 800ad08:	6033      	strmi	r3, [r6, #0]
 800ad0a:	6825      	ldr	r5, [r4, #0]
 800ad0c:	f015 0506 	ands.w	r5, r5, #6
 800ad10:	d106      	bne.n	800ad20 <_printf_common+0x48>
 800ad12:	f104 0a19 	add.w	sl, r4, #25
 800ad16:	68e3      	ldr	r3, [r4, #12]
 800ad18:	6832      	ldr	r2, [r6, #0]
 800ad1a:	1a9b      	subs	r3, r3, r2
 800ad1c:	42ab      	cmp	r3, r5
 800ad1e:	dc26      	bgt.n	800ad6e <_printf_common+0x96>
 800ad20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad24:	6822      	ldr	r2, [r4, #0]
 800ad26:	3b00      	subs	r3, #0
 800ad28:	bf18      	it	ne
 800ad2a:	2301      	movne	r3, #1
 800ad2c:	0692      	lsls	r2, r2, #26
 800ad2e:	d42b      	bmi.n	800ad88 <_printf_common+0xb0>
 800ad30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad34:	4641      	mov	r1, r8
 800ad36:	4638      	mov	r0, r7
 800ad38:	47c8      	blx	r9
 800ad3a:	3001      	adds	r0, #1
 800ad3c:	d01e      	beq.n	800ad7c <_printf_common+0xa4>
 800ad3e:	6823      	ldr	r3, [r4, #0]
 800ad40:	6922      	ldr	r2, [r4, #16]
 800ad42:	f003 0306 	and.w	r3, r3, #6
 800ad46:	2b04      	cmp	r3, #4
 800ad48:	bf02      	ittt	eq
 800ad4a:	68e5      	ldreq	r5, [r4, #12]
 800ad4c:	6833      	ldreq	r3, [r6, #0]
 800ad4e:	1aed      	subeq	r5, r5, r3
 800ad50:	68a3      	ldr	r3, [r4, #8]
 800ad52:	bf0c      	ite	eq
 800ad54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad58:	2500      	movne	r5, #0
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	bfc4      	itt	gt
 800ad5e:	1a9b      	subgt	r3, r3, r2
 800ad60:	18ed      	addgt	r5, r5, r3
 800ad62:	2600      	movs	r6, #0
 800ad64:	341a      	adds	r4, #26
 800ad66:	42b5      	cmp	r5, r6
 800ad68:	d11a      	bne.n	800ada0 <_printf_common+0xc8>
 800ad6a:	2000      	movs	r0, #0
 800ad6c:	e008      	b.n	800ad80 <_printf_common+0xa8>
 800ad6e:	2301      	movs	r3, #1
 800ad70:	4652      	mov	r2, sl
 800ad72:	4641      	mov	r1, r8
 800ad74:	4638      	mov	r0, r7
 800ad76:	47c8      	blx	r9
 800ad78:	3001      	adds	r0, #1
 800ad7a:	d103      	bne.n	800ad84 <_printf_common+0xac>
 800ad7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad84:	3501      	adds	r5, #1
 800ad86:	e7c6      	b.n	800ad16 <_printf_common+0x3e>
 800ad88:	18e1      	adds	r1, r4, r3
 800ad8a:	1c5a      	adds	r2, r3, #1
 800ad8c:	2030      	movs	r0, #48	@ 0x30
 800ad8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ad92:	4422      	add	r2, r4
 800ad94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad9c:	3302      	adds	r3, #2
 800ad9e:	e7c7      	b.n	800ad30 <_printf_common+0x58>
 800ada0:	2301      	movs	r3, #1
 800ada2:	4622      	mov	r2, r4
 800ada4:	4641      	mov	r1, r8
 800ada6:	4638      	mov	r0, r7
 800ada8:	47c8      	blx	r9
 800adaa:	3001      	adds	r0, #1
 800adac:	d0e6      	beq.n	800ad7c <_printf_common+0xa4>
 800adae:	3601      	adds	r6, #1
 800adb0:	e7d9      	b.n	800ad66 <_printf_common+0x8e>
	...

0800adb4 <_printf_i>:
 800adb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800adb8:	7e0f      	ldrb	r7, [r1, #24]
 800adba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800adbc:	2f78      	cmp	r7, #120	@ 0x78
 800adbe:	4691      	mov	r9, r2
 800adc0:	4680      	mov	r8, r0
 800adc2:	460c      	mov	r4, r1
 800adc4:	469a      	mov	sl, r3
 800adc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800adca:	d807      	bhi.n	800addc <_printf_i+0x28>
 800adcc:	2f62      	cmp	r7, #98	@ 0x62
 800adce:	d80a      	bhi.n	800ade6 <_printf_i+0x32>
 800add0:	2f00      	cmp	r7, #0
 800add2:	f000 80d1 	beq.w	800af78 <_printf_i+0x1c4>
 800add6:	2f58      	cmp	r7, #88	@ 0x58
 800add8:	f000 80b8 	beq.w	800af4c <_printf_i+0x198>
 800addc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ade0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ade4:	e03a      	b.n	800ae5c <_printf_i+0xa8>
 800ade6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800adea:	2b15      	cmp	r3, #21
 800adec:	d8f6      	bhi.n	800addc <_printf_i+0x28>
 800adee:	a101      	add	r1, pc, #4	@ (adr r1, 800adf4 <_printf_i+0x40>)
 800adf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800adf4:	0800ae4d 	.word	0x0800ae4d
 800adf8:	0800ae61 	.word	0x0800ae61
 800adfc:	0800addd 	.word	0x0800addd
 800ae00:	0800addd 	.word	0x0800addd
 800ae04:	0800addd 	.word	0x0800addd
 800ae08:	0800addd 	.word	0x0800addd
 800ae0c:	0800ae61 	.word	0x0800ae61
 800ae10:	0800addd 	.word	0x0800addd
 800ae14:	0800addd 	.word	0x0800addd
 800ae18:	0800addd 	.word	0x0800addd
 800ae1c:	0800addd 	.word	0x0800addd
 800ae20:	0800af5f 	.word	0x0800af5f
 800ae24:	0800ae8b 	.word	0x0800ae8b
 800ae28:	0800af19 	.word	0x0800af19
 800ae2c:	0800addd 	.word	0x0800addd
 800ae30:	0800addd 	.word	0x0800addd
 800ae34:	0800af81 	.word	0x0800af81
 800ae38:	0800addd 	.word	0x0800addd
 800ae3c:	0800ae8b 	.word	0x0800ae8b
 800ae40:	0800addd 	.word	0x0800addd
 800ae44:	0800addd 	.word	0x0800addd
 800ae48:	0800af21 	.word	0x0800af21
 800ae4c:	6833      	ldr	r3, [r6, #0]
 800ae4e:	1d1a      	adds	r2, r3, #4
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	6032      	str	r2, [r6, #0]
 800ae54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	e09c      	b.n	800af9a <_printf_i+0x1e6>
 800ae60:	6833      	ldr	r3, [r6, #0]
 800ae62:	6820      	ldr	r0, [r4, #0]
 800ae64:	1d19      	adds	r1, r3, #4
 800ae66:	6031      	str	r1, [r6, #0]
 800ae68:	0606      	lsls	r6, r0, #24
 800ae6a:	d501      	bpl.n	800ae70 <_printf_i+0xbc>
 800ae6c:	681d      	ldr	r5, [r3, #0]
 800ae6e:	e003      	b.n	800ae78 <_printf_i+0xc4>
 800ae70:	0645      	lsls	r5, r0, #25
 800ae72:	d5fb      	bpl.n	800ae6c <_printf_i+0xb8>
 800ae74:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae78:	2d00      	cmp	r5, #0
 800ae7a:	da03      	bge.n	800ae84 <_printf_i+0xd0>
 800ae7c:	232d      	movs	r3, #45	@ 0x2d
 800ae7e:	426d      	negs	r5, r5
 800ae80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae84:	4858      	ldr	r0, [pc, #352]	@ (800afe8 <_printf_i+0x234>)
 800ae86:	230a      	movs	r3, #10
 800ae88:	e011      	b.n	800aeae <_printf_i+0xfa>
 800ae8a:	6821      	ldr	r1, [r4, #0]
 800ae8c:	6833      	ldr	r3, [r6, #0]
 800ae8e:	0608      	lsls	r0, r1, #24
 800ae90:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae94:	d402      	bmi.n	800ae9c <_printf_i+0xe8>
 800ae96:	0649      	lsls	r1, r1, #25
 800ae98:	bf48      	it	mi
 800ae9a:	b2ad      	uxthmi	r5, r5
 800ae9c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae9e:	4852      	ldr	r0, [pc, #328]	@ (800afe8 <_printf_i+0x234>)
 800aea0:	6033      	str	r3, [r6, #0]
 800aea2:	bf14      	ite	ne
 800aea4:	230a      	movne	r3, #10
 800aea6:	2308      	moveq	r3, #8
 800aea8:	2100      	movs	r1, #0
 800aeaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aeae:	6866      	ldr	r6, [r4, #4]
 800aeb0:	60a6      	str	r6, [r4, #8]
 800aeb2:	2e00      	cmp	r6, #0
 800aeb4:	db05      	blt.n	800aec2 <_printf_i+0x10e>
 800aeb6:	6821      	ldr	r1, [r4, #0]
 800aeb8:	432e      	orrs	r6, r5
 800aeba:	f021 0104 	bic.w	r1, r1, #4
 800aebe:	6021      	str	r1, [r4, #0]
 800aec0:	d04b      	beq.n	800af5a <_printf_i+0x1a6>
 800aec2:	4616      	mov	r6, r2
 800aec4:	fbb5 f1f3 	udiv	r1, r5, r3
 800aec8:	fb03 5711 	mls	r7, r3, r1, r5
 800aecc:	5dc7      	ldrb	r7, [r0, r7]
 800aece:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aed2:	462f      	mov	r7, r5
 800aed4:	42bb      	cmp	r3, r7
 800aed6:	460d      	mov	r5, r1
 800aed8:	d9f4      	bls.n	800aec4 <_printf_i+0x110>
 800aeda:	2b08      	cmp	r3, #8
 800aedc:	d10b      	bne.n	800aef6 <_printf_i+0x142>
 800aede:	6823      	ldr	r3, [r4, #0]
 800aee0:	07df      	lsls	r7, r3, #31
 800aee2:	d508      	bpl.n	800aef6 <_printf_i+0x142>
 800aee4:	6923      	ldr	r3, [r4, #16]
 800aee6:	6861      	ldr	r1, [r4, #4]
 800aee8:	4299      	cmp	r1, r3
 800aeea:	bfde      	ittt	le
 800aeec:	2330      	movle	r3, #48	@ 0x30
 800aeee:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aef2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aef6:	1b92      	subs	r2, r2, r6
 800aef8:	6122      	str	r2, [r4, #16]
 800aefa:	f8cd a000 	str.w	sl, [sp]
 800aefe:	464b      	mov	r3, r9
 800af00:	aa03      	add	r2, sp, #12
 800af02:	4621      	mov	r1, r4
 800af04:	4640      	mov	r0, r8
 800af06:	f7ff fee7 	bl	800acd8 <_printf_common>
 800af0a:	3001      	adds	r0, #1
 800af0c:	d14a      	bne.n	800afa4 <_printf_i+0x1f0>
 800af0e:	f04f 30ff 	mov.w	r0, #4294967295
 800af12:	b004      	add	sp, #16
 800af14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af18:	6823      	ldr	r3, [r4, #0]
 800af1a:	f043 0320 	orr.w	r3, r3, #32
 800af1e:	6023      	str	r3, [r4, #0]
 800af20:	4832      	ldr	r0, [pc, #200]	@ (800afec <_printf_i+0x238>)
 800af22:	2778      	movs	r7, #120	@ 0x78
 800af24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af28:	6823      	ldr	r3, [r4, #0]
 800af2a:	6831      	ldr	r1, [r6, #0]
 800af2c:	061f      	lsls	r7, r3, #24
 800af2e:	f851 5b04 	ldr.w	r5, [r1], #4
 800af32:	d402      	bmi.n	800af3a <_printf_i+0x186>
 800af34:	065f      	lsls	r7, r3, #25
 800af36:	bf48      	it	mi
 800af38:	b2ad      	uxthmi	r5, r5
 800af3a:	6031      	str	r1, [r6, #0]
 800af3c:	07d9      	lsls	r1, r3, #31
 800af3e:	bf44      	itt	mi
 800af40:	f043 0320 	orrmi.w	r3, r3, #32
 800af44:	6023      	strmi	r3, [r4, #0]
 800af46:	b11d      	cbz	r5, 800af50 <_printf_i+0x19c>
 800af48:	2310      	movs	r3, #16
 800af4a:	e7ad      	b.n	800aea8 <_printf_i+0xf4>
 800af4c:	4826      	ldr	r0, [pc, #152]	@ (800afe8 <_printf_i+0x234>)
 800af4e:	e7e9      	b.n	800af24 <_printf_i+0x170>
 800af50:	6823      	ldr	r3, [r4, #0]
 800af52:	f023 0320 	bic.w	r3, r3, #32
 800af56:	6023      	str	r3, [r4, #0]
 800af58:	e7f6      	b.n	800af48 <_printf_i+0x194>
 800af5a:	4616      	mov	r6, r2
 800af5c:	e7bd      	b.n	800aeda <_printf_i+0x126>
 800af5e:	6833      	ldr	r3, [r6, #0]
 800af60:	6825      	ldr	r5, [r4, #0]
 800af62:	6961      	ldr	r1, [r4, #20]
 800af64:	1d18      	adds	r0, r3, #4
 800af66:	6030      	str	r0, [r6, #0]
 800af68:	062e      	lsls	r6, r5, #24
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	d501      	bpl.n	800af72 <_printf_i+0x1be>
 800af6e:	6019      	str	r1, [r3, #0]
 800af70:	e002      	b.n	800af78 <_printf_i+0x1c4>
 800af72:	0668      	lsls	r0, r5, #25
 800af74:	d5fb      	bpl.n	800af6e <_printf_i+0x1ba>
 800af76:	8019      	strh	r1, [r3, #0]
 800af78:	2300      	movs	r3, #0
 800af7a:	6123      	str	r3, [r4, #16]
 800af7c:	4616      	mov	r6, r2
 800af7e:	e7bc      	b.n	800aefa <_printf_i+0x146>
 800af80:	6833      	ldr	r3, [r6, #0]
 800af82:	1d1a      	adds	r2, r3, #4
 800af84:	6032      	str	r2, [r6, #0]
 800af86:	681e      	ldr	r6, [r3, #0]
 800af88:	6862      	ldr	r2, [r4, #4]
 800af8a:	2100      	movs	r1, #0
 800af8c:	4630      	mov	r0, r6
 800af8e:	f7f5 f957 	bl	8000240 <memchr>
 800af92:	b108      	cbz	r0, 800af98 <_printf_i+0x1e4>
 800af94:	1b80      	subs	r0, r0, r6
 800af96:	6060      	str	r0, [r4, #4]
 800af98:	6863      	ldr	r3, [r4, #4]
 800af9a:	6123      	str	r3, [r4, #16]
 800af9c:	2300      	movs	r3, #0
 800af9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afa2:	e7aa      	b.n	800aefa <_printf_i+0x146>
 800afa4:	6923      	ldr	r3, [r4, #16]
 800afa6:	4632      	mov	r2, r6
 800afa8:	4649      	mov	r1, r9
 800afaa:	4640      	mov	r0, r8
 800afac:	47d0      	blx	sl
 800afae:	3001      	adds	r0, #1
 800afb0:	d0ad      	beq.n	800af0e <_printf_i+0x15a>
 800afb2:	6823      	ldr	r3, [r4, #0]
 800afb4:	079b      	lsls	r3, r3, #30
 800afb6:	d413      	bmi.n	800afe0 <_printf_i+0x22c>
 800afb8:	68e0      	ldr	r0, [r4, #12]
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	4298      	cmp	r0, r3
 800afbe:	bfb8      	it	lt
 800afc0:	4618      	movlt	r0, r3
 800afc2:	e7a6      	b.n	800af12 <_printf_i+0x15e>
 800afc4:	2301      	movs	r3, #1
 800afc6:	4632      	mov	r2, r6
 800afc8:	4649      	mov	r1, r9
 800afca:	4640      	mov	r0, r8
 800afcc:	47d0      	blx	sl
 800afce:	3001      	adds	r0, #1
 800afd0:	d09d      	beq.n	800af0e <_printf_i+0x15a>
 800afd2:	3501      	adds	r5, #1
 800afd4:	68e3      	ldr	r3, [r4, #12]
 800afd6:	9903      	ldr	r1, [sp, #12]
 800afd8:	1a5b      	subs	r3, r3, r1
 800afda:	42ab      	cmp	r3, r5
 800afdc:	dcf2      	bgt.n	800afc4 <_printf_i+0x210>
 800afde:	e7eb      	b.n	800afb8 <_printf_i+0x204>
 800afe0:	2500      	movs	r5, #0
 800afe2:	f104 0619 	add.w	r6, r4, #25
 800afe6:	e7f5      	b.n	800afd4 <_printf_i+0x220>
 800afe8:	0800b40e 	.word	0x0800b40e
 800afec:	0800b41f 	.word	0x0800b41f

0800aff0 <memmove>:
 800aff0:	4288      	cmp	r0, r1
 800aff2:	b510      	push	{r4, lr}
 800aff4:	eb01 0402 	add.w	r4, r1, r2
 800aff8:	d902      	bls.n	800b000 <memmove+0x10>
 800affa:	4284      	cmp	r4, r0
 800affc:	4623      	mov	r3, r4
 800affe:	d807      	bhi.n	800b010 <memmove+0x20>
 800b000:	1e43      	subs	r3, r0, #1
 800b002:	42a1      	cmp	r1, r4
 800b004:	d008      	beq.n	800b018 <memmove+0x28>
 800b006:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b00a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b00e:	e7f8      	b.n	800b002 <memmove+0x12>
 800b010:	4402      	add	r2, r0
 800b012:	4601      	mov	r1, r0
 800b014:	428a      	cmp	r2, r1
 800b016:	d100      	bne.n	800b01a <memmove+0x2a>
 800b018:	bd10      	pop	{r4, pc}
 800b01a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b01e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b022:	e7f7      	b.n	800b014 <memmove+0x24>

0800b024 <_sbrk_r>:
 800b024:	b538      	push	{r3, r4, r5, lr}
 800b026:	4d06      	ldr	r5, [pc, #24]	@ (800b040 <_sbrk_r+0x1c>)
 800b028:	2300      	movs	r3, #0
 800b02a:	4604      	mov	r4, r0
 800b02c:	4608      	mov	r0, r1
 800b02e:	602b      	str	r3, [r5, #0]
 800b030:	f7f6 fb74 	bl	800171c <_sbrk>
 800b034:	1c43      	adds	r3, r0, #1
 800b036:	d102      	bne.n	800b03e <_sbrk_r+0x1a>
 800b038:	682b      	ldr	r3, [r5, #0]
 800b03a:	b103      	cbz	r3, 800b03e <_sbrk_r+0x1a>
 800b03c:	6023      	str	r3, [r4, #0]
 800b03e:	bd38      	pop	{r3, r4, r5, pc}
 800b040:	20000950 	.word	0x20000950

0800b044 <memcpy>:
 800b044:	440a      	add	r2, r1
 800b046:	4291      	cmp	r1, r2
 800b048:	f100 33ff 	add.w	r3, r0, #4294967295
 800b04c:	d100      	bne.n	800b050 <memcpy+0xc>
 800b04e:	4770      	bx	lr
 800b050:	b510      	push	{r4, lr}
 800b052:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b056:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b05a:	4291      	cmp	r1, r2
 800b05c:	d1f9      	bne.n	800b052 <memcpy+0xe>
 800b05e:	bd10      	pop	{r4, pc}

0800b060 <_realloc_r>:
 800b060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b064:	4607      	mov	r7, r0
 800b066:	4614      	mov	r4, r2
 800b068:	460d      	mov	r5, r1
 800b06a:	b921      	cbnz	r1, 800b076 <_realloc_r+0x16>
 800b06c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b070:	4611      	mov	r1, r2
 800b072:	f7ff bc4d 	b.w	800a910 <_malloc_r>
 800b076:	b92a      	cbnz	r2, 800b084 <_realloc_r+0x24>
 800b078:	f7ff fbde 	bl	800a838 <_free_r>
 800b07c:	4625      	mov	r5, r4
 800b07e:	4628      	mov	r0, r5
 800b080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b084:	f000 f81a 	bl	800b0bc <_malloc_usable_size_r>
 800b088:	4284      	cmp	r4, r0
 800b08a:	4606      	mov	r6, r0
 800b08c:	d802      	bhi.n	800b094 <_realloc_r+0x34>
 800b08e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b092:	d8f4      	bhi.n	800b07e <_realloc_r+0x1e>
 800b094:	4621      	mov	r1, r4
 800b096:	4638      	mov	r0, r7
 800b098:	f7ff fc3a 	bl	800a910 <_malloc_r>
 800b09c:	4680      	mov	r8, r0
 800b09e:	b908      	cbnz	r0, 800b0a4 <_realloc_r+0x44>
 800b0a0:	4645      	mov	r5, r8
 800b0a2:	e7ec      	b.n	800b07e <_realloc_r+0x1e>
 800b0a4:	42b4      	cmp	r4, r6
 800b0a6:	4622      	mov	r2, r4
 800b0a8:	4629      	mov	r1, r5
 800b0aa:	bf28      	it	cs
 800b0ac:	4632      	movcs	r2, r6
 800b0ae:	f7ff ffc9 	bl	800b044 <memcpy>
 800b0b2:	4629      	mov	r1, r5
 800b0b4:	4638      	mov	r0, r7
 800b0b6:	f7ff fbbf 	bl	800a838 <_free_r>
 800b0ba:	e7f1      	b.n	800b0a0 <_realloc_r+0x40>

0800b0bc <_malloc_usable_size_r>:
 800b0bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0c0:	1f18      	subs	r0, r3, #4
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	bfbc      	itt	lt
 800b0c6:	580b      	ldrlt	r3, [r1, r0]
 800b0c8:	18c0      	addlt	r0, r0, r3
 800b0ca:	4770      	bx	lr

0800b0cc <_init>:
 800b0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ce:	bf00      	nop
 800b0d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0d2:	bc08      	pop	{r3}
 800b0d4:	469e      	mov	lr, r3
 800b0d6:	4770      	bx	lr

0800b0d8 <_fini>:
 800b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0da:	bf00      	nop
 800b0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0de:	bc08      	pop	{r3}
 800b0e0:	469e      	mov	lr, r3
 800b0e2:	4770      	bx	lr
