{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524641605796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524641605803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 17:33:25 2018 " "Processing started: Wed Apr 25 17:33:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524641605803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524641605803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO -c DE10_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524641605803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524641606597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524641606597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_nano.v(306) " "Verilog HDL information at de10_nano.v(306): always construct contains both blocking and non-blocking assignments" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 306 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524641620714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_nano.v 9 9 " "Using design file de10_nano.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO " "Found entity 1: DE10_NANO" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""} { "Info" "ISGN_ENTITY_NAME" "2 linear_actuator " "Found entity 2: linear_actuator" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""} { "Info" "ISGN_ENTITY_NAME" "3 speed_decoder " "Found entity 3: speed_decoder" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""} { "Info" "ISGN_ENTITY_NAME" "4 SPI_slave " "Found entity 4: SPI_slave" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""} { "Info" "ISGN_ENTITY_NAME" "5 PWM " "Found entity 5: PWM" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""} { "Info" "ISGN_ENTITY_NAME" "6 position_counter " "Found entity 6: position_counter" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""} { "Info" "ISGN_ENTITY_NAME" "7 quaderature_decoder " "Found entity 7: quaderature_decoder" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""} { "Info" "ISGN_ENTITY_NAME" "8 encoder_decoder " "Found entity 8: encoder_decoder" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""} { "Info" "ISGN_ENTITY_NAME" "9 digital_filter " "Found entity 9: digital_filter" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524641620718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524641620718 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iSS de10_nano.v(73) " "Verilog HDL error at de10_nano.v(73): object \"iSS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1524641620719 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "iSpi de10_nano.v(74) " "Verilog HDL Module Declaration error at de10_nano.v(74): top module port \"iSpi\" is not found in the port list" {  } { { "de10_nano.v" "" { Text "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/de10_nano.v" 74 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1524641620719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/james/Documents/Arm-FPGA/DE10_NANO/DE10_NANO.map.smsg " "Generated suppressed messages file C:/Users/james/Documents/Arm-FPGA/DE10_NANO/DE10_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524641620755 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524641620889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 25 17:33:40 2018 " "Processing ended: Wed Apr 25 17:33:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524641620889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524641620889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524641620889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524641620889 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524641621632 ""}
