#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x56454a56eaa0 .scope module, "DMATestBench" "DMATestBench" 2 13;
 .timescale -12 -12;
v0x56454a5a7350_0 .var "ciN", 7 0;
v0x56454a5a7430_0 .var "clock", 0 0;
v0x56454a5a74d0_0 .net "done", 0 0, L_0x56454a5793e0;  1 drivers
v0x56454a5a75d0_0 .var "reset", 0 0;
v0x56454a5a76a0_0 .net "result", 31 0, L_0x56454a5b8800;  1 drivers
v0x56454a5a7790_0 .var "start", 0 0;
v0x56454a5a7860_0 .var "valueA", 31 0;
v0x56454a5a7930_0 .var "valueB", 31 0;
S_0x56454a56e130 .scope module, "DUT" "ramDmaCi" 2 26, 3 10 0, S_0x56454a56eaa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busOut_request";
    .port_info 9 /INPUT 1 "busIn_grants";
    .port_info 10 /INPUT 32 "busIn_address_data";
    .port_info 11 /INPUT 1 "busIn_end_transaction";
    .port_info 12 /INPUT 1 "busIn_data_valid";
    .port_info 13 /INPUT 1 "busIn_busy";
    .port_info 14 /INPUT 1 "busIn_error";
    .port_info 15 /OUTPUT 32 "busOut_address_data";
    .port_info 16 /OUTPUT 8 "busOut_burst_size";
    .port_info 17 /OUTPUT 1 "busOut_read_n_write";
    .port_info 18 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 19 /OUTPUT 1 "busOut_end_transaction";
    .port_info 20 /OUTPUT 1 "busOut_data_valid";
    .port_info 21 /OUTPUT 1 "busOut_busy";
    .port_info 22 /OUTPUT 1 "busOut_error";
P_0x56454a572ea0 .param/l "customId" 0 3 10, C4<00001011>;
L_0x56454a531380 .functor AND 1, L_0x56454a5b8160, L_0x56454a5a7b70, C4<1>, C4<1>;
L_0x56454a530f10 .functor AND 1, L_0x56454a5b8370, L_0x56454a531380, C4<1>, C4<1>;
L_0x56454a530470 .functor NOT 1, L_0x56454a531380, C4<0>, C4<0>, C4<0>;
L_0x56454a528ba0 .functor OR 1, L_0x56454a530f10, L_0x56454a530470, C4<0>, C4<0>;
L_0x56454a5793e0 .functor AND 1, L_0x56454a5b8620, L_0x56454a5a7b70, C4<1>, C4<1>;
L_0x56454a580b50 .functor NOT 1, v0x56454a5a7430_0, C4<0>, C4<0>, C4<0>;
L_0x7fb0e0dd5018 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x56454a5a2cb0_0 .net/2u *"_ivl_0", 7 0, L_0x7fb0e0dd5018;  1 drivers
v0x56454a5a2db0_0 .net *"_ivl_13", 21 0, L_0x56454a5a7ec0;  1 drivers
v0x56454a5a2e90_0 .net *"_ivl_14", 31 0, L_0x56454a5a7ff0;  1 drivers
L_0x7fb0e0dd50a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x56454a5a2f50_0 .net *"_ivl_17", 9 0, L_0x7fb0e0dd50a8;  1 drivers
L_0x7fb0e0dd50f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56454a5a3030_0 .net/2u *"_ivl_18", 31 0, L_0x7fb0e0dd50f0;  1 drivers
v0x56454a5a3110_0 .net *"_ivl_2", 0 0, L_0x56454a5a7a00;  1 drivers
v0x56454a5a31d0_0 .net *"_ivl_20", 0 0, L_0x56454a5b8160;  1 drivers
v0x56454a5a3290_0 .net *"_ivl_25", 0 0, L_0x56454a5b8370;  1 drivers
v0x56454a5a3370_0 .net *"_ivl_28", 0 0, L_0x56454a530470;  1 drivers
v0x56454a5a34e0_0 .net *"_ivl_30", 0 0, L_0x56454a528ba0;  1 drivers
L_0x7fb0e0dd5138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56454a5a35c0_0 .net/2u *"_ivl_32", 0 0, L_0x7fb0e0dd5138;  1 drivers
v0x56454a5a36a0_0 .net *"_ivl_34", 0 0, L_0x56454a5b8620;  1 drivers
L_0x7fb0e0dd5180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56454a5a3780_0 .net/2u *"_ivl_38", 31 0, L_0x7fb0e0dd5180;  1 drivers
L_0x7fb0e0dd5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56454a5a3860_0 .net/2u *"_ivl_4", 0 0, L_0x7fb0e0dd5060;  1 drivers
L_0x7fb0e0dd52a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x56454a5a3940_0 .net/2u *"_ivl_52", 2 0, L_0x7fb0e0dd52a0;  1 drivers
v0x56454a5a3a20_0 .net "block_size", 9 0, L_0x56454a5b8c10;  1 drivers
v0x56454a5a3ae0_0 .net "burst_size", 7 0, L_0x56454a5b8cd0;  1 drivers
o0x7fb0e12960d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56454a5a3b80_0 .net "busIn_address_data", 31 0, o0x7fb0e12960d8;  0 drivers
o0x7fb0e1296108 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a3c50_0 .net "busIn_busy", 0 0, o0x7fb0e1296108;  0 drivers
o0x7fb0e1296138 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a3d20_0 .net "busIn_data_valid", 0 0, o0x7fb0e1296138;  0 drivers
o0x7fb0e1296168 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a3df0_0 .net "busIn_end_transaction", 0 0, o0x7fb0e1296168;  0 drivers
o0x7fb0e1296198 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a3ec0_0 .net "busIn_error", 0 0, o0x7fb0e1296198;  0 drivers
o0x7fb0e12961c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a3f90_0 .net "busIn_grants", 0 0, o0x7fb0e12961c8;  0 drivers
o0x7fb0e12961f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56454a5a4060_0 .net "busOut_address_data", 31 0, o0x7fb0e12961f8;  0 drivers
o0x7fb0e1296228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56454a5a4130_0 .net "busOut_burst_size", 7 0, o0x7fb0e1296228;  0 drivers
o0x7fb0e1296258 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a4200_0 .net "busOut_busy", 0 0, o0x7fb0e1296258;  0 drivers
o0x7fb0e1296288 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a42d0_0 .net "busOut_data_valid", 0 0, o0x7fb0e1296288;  0 drivers
o0x7fb0e12962b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a43a0_0 .net "busOut_end_transaction", 0 0, o0x7fb0e12962b8;  0 drivers
o0x7fb0e12962e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a4470_0 .net "busOut_error", 0 0, o0x7fb0e12962e8;  0 drivers
o0x7fb0e1296318 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a4540_0 .net "busOut_read_n_write", 0 0, o0x7fb0e1296318;  0 drivers
v0x56454a5a4610_0 .net "busOut_request", 0 0, v0x56454a5a0de0_0;  1 drivers
v0x56454a5a46e0_0 .net "bus_start_address", 31 0, L_0x56454a5810d0;  1 drivers
o0x7fb0e12963d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56454a5a47b0_0 .net "butOut_begin_transaction", 0 0, o0x7fb0e12963d8;  0 drivers
v0x56454a5a4a90_0 .net "ciN", 7 0, v0x56454a5a7350_0;  1 drivers
v0x56454a5a4b30_0 .net "clock", 0 0, v0x56454a5a7430_0;  1 drivers
v0x56454a5a4bd0_0 .net "control_register", 1 0, L_0x56454a5b8d90;  1 drivers
v0x56454a5a4c70_0 .net "done", 0 0, L_0x56454a5793e0;  alias, 1 drivers
v0x56454a5a4d10_0 .net "enWR_CPU", 0 0, L_0x56454a531380;  1 drivers
v0x56454a5a4db0_0 .net "memory_start_address", 8 0, L_0x56454a5b8ba0;  1 drivers
v0x56454a5a4e80_0 .net "read_b", 0 0, L_0x56454a5a7df0;  1 drivers
v0x56454a5a4f20_0 .var "read_done", 0 0;
v0x56454a5a4fc0_0 .var "resTemp", 31 0;
v0x56454a5a5060_0 .net "reset", 0 0, v0x56454a5a75d0_0;  1 drivers
v0x56454a5a5100_0 .net "result", 31 0, L_0x56454a5b8800;  alias, 1 drivers
v0x56454a5a51a0_0 .net "resultSRAM_CPU", 31 0, v0x56454a5a2710_0;  1 drivers
v0x56454a5a5270_0 .net "resultSRAM_DMA", 31 0, v0x56454a5a27f0_0;  1 drivers
v0x56454a5a5340_0 .net "s_isMyCi", 0 0, L_0x56454a5a7b70;  1 drivers
v0x56454a5a53e0_0 .net "start", 0 0, v0x56454a5a7790_0;  1 drivers
v0x56454a5a5480_0 .net "state", 2 0, L_0x56454a5a7d00;  1 drivers
v0x56454a5a5560_0 .net "status_register", 1 0, L_0x56454a5b8e50;  1 drivers
v0x56454a5a5650_0 .net "valueA", 31 0, v0x56454a5a7860_0;  1 drivers
v0x56454a5a5710_0 .net "valueB", 31 0, v0x56454a5a7930_0;  1 drivers
v0x56454a5a5820_0 .net "writeEnableA", 0 0, L_0x56454a530f10;  1 drivers
L_0x56454a5a7a00 .cmp/eq 8, v0x56454a5a7350_0, L_0x7fb0e0dd5018;
L_0x56454a5a7b70 .functor MUXZ 1, L_0x7fb0e0dd5060, v0x56454a5a7790_0, L_0x56454a5a7a00, C4<>;
L_0x56454a5a7d00 .part v0x56454a5a7860_0, 10, 3;
L_0x56454a5a7df0 .part v0x56454a5a7860_0, 9, 1;
L_0x56454a5a7ec0 .part v0x56454a5a7860_0, 10, 22;
L_0x56454a5a7ff0 .concat [ 22 10 0 0], L_0x56454a5a7ec0, L_0x7fb0e0dd50a8;
L_0x56454a5b8160 .cmp/eq 32, L_0x56454a5a7ff0, L_0x7fb0e0dd50f0;
L_0x56454a5b8370 .part v0x56454a5a7860_0, 9, 1;
L_0x56454a5b8620 .functor MUXZ 1, v0x56454a5a4f20_0, L_0x7fb0e0dd5138, L_0x56454a528ba0, C4<>;
L_0x56454a5b8800 .functor MUXZ 32, L_0x7fb0e0dd5180, v0x56454a5a2710_0, L_0x56454a5793e0, C4<>;
L_0x56454a5b8a70 .part v0x56454a5a7860_0, 0, 9;
L_0x56454a5b8f50 .functor MUXZ 3, L_0x7fb0e0dd52a0, L_0x56454a5a7d00, L_0x56454a5a7df0, C4<>;
S_0x56454a4fb6c0 .scope module, "DMA" "DMAController" 3 172, 4 4 0, S_0x56454a56e130;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "state";
    .port_info 1 /INPUT 32 "data_valueB";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "busOut_request";
    .port_info 4 /INPUT 1 "busIn_grants";
    .port_info 5 /OUTPUT 32 "bus_start_address_out";
    .port_info 6 /OUTPUT 9 "memory_start_address_out";
    .port_info 7 /OUTPUT 10 "block_size_out";
    .port_info 8 /OUTPUT 8 "burst_size_out";
    .port_info 9 /OUTPUT 2 "control_register_out";
    .port_info 10 /OUTPUT 2 "status_register_out";
    .port_info 11 /INPUT 32 "busIn_address_data";
    .port_info 12 /INPUT 1 "busIn_end_transaction";
    .port_info 13 /INPUT 1 "busIn_data_valid";
    .port_info 14 /INPUT 1 "busIn_busy";
    .port_info 15 /INPUT 1 "busIn_error";
    .port_info 16 /OUTPUT 32 "busOut_address_data";
    .port_info 17 /OUTPUT 8 "busOut_burst_size";
    .port_info 18 /OUTPUT 1 "busOut_read_n_write";
    .port_info 19 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 20 /OUTPUT 1 "busOut_end_transaction";
    .port_info 21 /OUTPUT 1 "busOut_data_valid";
    .port_info 22 /OUTPUT 1 "busOut_busy";
    .port_info 23 /OUTPUT 1 "busOut_error";
P_0x56454a57a3b0 .param/l "RW_BLOCK_SIZE" 0 4 47, C4<011>;
P_0x56454a57a3f0 .param/l "RW_BURST_SIZE" 0 4 48, C4<100>;
P_0x56454a57a430 .param/l "RW_BUS_START_ADD" 0 4 45, C4<001>;
P_0x56454a57a470 .param/l "RW_MEMORY_START_ADD" 0 4 46, C4<010>;
P_0x56454a57a4b0 .param/l "RW_STATUS_CTRL_REG" 0 4 49, C4<101>;
L_0x56454a5810d0 .functor BUFZ 32, v0x56454a5a0ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56454a5b8ba0 .functor BUFZ 9, v0x56454a5a1480_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x56454a5b8c10 .functor BUFZ 10, v0x56454a581a30_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x56454a5b8cd0 .functor BUFZ 8, v0x56454a531a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56454a5b8d90 .functor BUFZ 2, v0x56454a5a11e0_0, C4<00>, C4<00>, C4<00>;
L_0x56454a5b8e50 .functor BUFZ 2, v0x56454a5a18e0_0, C4<00>, C4<00>, C4<00>;
v0x56454a581a30_0 .var "block_size", 9 0;
v0x56454a531ee0_0 .net "block_size_out", 9 0, L_0x56454a5b8c10;  alias, 1 drivers
v0x56454a531a70_0 .var "burst_size", 7 0;
v0x56454a530fd0_0 .net "burst_size_out", 7 0, L_0x56454a5b8cd0;  alias, 1 drivers
v0x56454a530530_0 .net "busIn_address_data", 31 0, o0x7fb0e12960d8;  alias, 0 drivers
v0x56454a530060_0 .net "busIn_busy", 0 0, o0x7fb0e1296108;  alias, 0 drivers
v0x56454a579500_0 .net "busIn_data_valid", 0 0, o0x7fb0e1296138;  alias, 0 drivers
v0x56454a5a0620_0 .net "busIn_end_transaction", 0 0, o0x7fb0e1296168;  alias, 0 drivers
v0x56454a5a06e0_0 .net "busIn_error", 0 0, o0x7fb0e1296198;  alias, 0 drivers
v0x56454a5a07a0_0 .net "busIn_grants", 0 0, o0x7fb0e12961c8;  alias, 0 drivers
v0x56454a5a0860_0 .net "busOut_address_data", 31 0, o0x7fb0e12961f8;  alias, 0 drivers
v0x56454a5a0940_0 .net "busOut_burst_size", 7 0, o0x7fb0e1296228;  alias, 0 drivers
v0x56454a5a0a20_0 .net "busOut_busy", 0 0, o0x7fb0e1296258;  alias, 0 drivers
v0x56454a5a0ae0_0 .net "busOut_data_valid", 0 0, o0x7fb0e1296288;  alias, 0 drivers
v0x56454a5a0ba0_0 .net "busOut_end_transaction", 0 0, o0x7fb0e12962b8;  alias, 0 drivers
v0x56454a5a0c60_0 .net "busOut_error", 0 0, o0x7fb0e12962e8;  alias, 0 drivers
v0x56454a5a0d20_0 .net "busOut_read_n_write", 0 0, o0x7fb0e1296318;  alias, 0 drivers
v0x56454a5a0de0_0 .var "busOut_request", 0 0;
v0x56454a5a0ea0_0 .var "bus_start_address", 31 0;
v0x56454a5a0f80_0 .net "bus_start_address_out", 31 0, L_0x56454a5810d0;  alias, 1 drivers
v0x56454a5a1060_0 .net "butOut_begin_transaction", 0 0, o0x7fb0e12963d8;  alias, 0 drivers
v0x56454a5a1120_0 .net "clock", 0 0, v0x56454a5a7430_0;  alias, 1 drivers
v0x56454a5a11e0_0 .var "control_register", 1 0;
v0x56454a5a12c0_0 .net "control_register_out", 1 0, L_0x56454a5b8d90;  alias, 1 drivers
v0x56454a5a13a0_0 .net "data_valueB", 31 0, v0x56454a5a7930_0;  alias, 1 drivers
v0x56454a5a1480_0 .var "memory_start_address", 8 0;
v0x56454a5a1560_0 .net "memory_start_address_out", 8 0, L_0x56454a5b8ba0;  alias, 1 drivers
v0x56454a5a1640_0 .var "prev_data_valueB", 31 0;
v0x56454a5a1720_0 .var "prev_state", 2 0;
v0x56454a5a1800_0 .net "state", 2 0, L_0x56454a5b8f50;  1 drivers
v0x56454a5a18e0_0 .var "status_register", 1 0;
v0x56454a5a19c0_0 .net "status_register_out", 1 0, L_0x56454a5b8e50;  alias, 1 drivers
v0x56454a5a1aa0_0 .var "sync_flag", 0 0;
E_0x56454a554d10 .event anyedge, v0x56454a5a1800_0, v0x56454a5a1aa0_0, v0x56454a5a13a0_0;
E_0x56454a55bf00 .event anyedge, v0x56454a5a1800_0, v0x56454a5a1720_0, v0x56454a5a13a0_0, v0x56454a5a1640_0;
S_0x56454a5a1e60 .scope module, "SSRAM" "dualPortSSRAM" 3 157, 5 2 0, S_0x56454a56e130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x56454a559a40 .param/l "bitwidth" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x56454a559a80 .param/l "nrOfEntries" 0 5 3, +C4<00000000000000000000001000000000>;
P_0x56454a559ac0 .param/l "readAfterWrite" 0 5 4, +C4<00000000000000000000000000000000>;
v0x56454a5a2240_0 .net "addressA", 8 0, L_0x56454a5b8a70;  1 drivers
L_0x7fb0e0dd5210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x56454a5a2340_0 .net "addressB", 8 0, L_0x7fb0e0dd5210;  1 drivers
v0x56454a5a2420_0 .net "clockA", 0 0, v0x56454a5a7430_0;  alias, 1 drivers
v0x56454a5a24c0_0 .net "clockB", 0 0, L_0x56454a580b50;  1 drivers
v0x56454a5a2560_0 .net "dataInA", 31 0, v0x56454a5a7930_0;  alias, 1 drivers
L_0x7fb0e0dd5258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56454a5a2650_0 .net "dataInB", 31 0, L_0x7fb0e0dd5258;  1 drivers
v0x56454a5a2710_0 .var "dataOutA", 31 0;
v0x56454a5a27f0_0 .var "dataOutB", 31 0;
v0x56454a5a28d0 .array "memoryContent", 0 511, 31 0;
v0x56454a5a2990_0 .net "writeEnableA", 0 0, L_0x56454a530f10;  alias, 1 drivers
L_0x7fb0e0dd51c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56454a5a2a50_0 .net "writeEnableB", 0 0, L_0x7fb0e0dd51c8;  1 drivers
E_0x56454a557420 .event posedge, v0x56454a5a24c0_0;
E_0x56454a55c250 .event posedge, v0x56454a5a1120_0;
S_0x56454a5a5b80 .scope task, "read_block_size" "read_block_size" 2 88, 2 88 0, S_0x56454a56eaa0;
 .timescale -12 -12;
TD_DMATestBench.read_block_size ;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %wait E_0x56454a55c250;
    %vpi_call 2 92 "$display", "[BLOCK_SIZE] Reading block_size via resTemp = %0d", v0x56454a5a4fc0_0 {0 0 0};
    %end;
S_0x56454a5a5d80 .scope task, "read_burst_size" "read_burst_size" 2 107, 2 107 0, S_0x56454a56eaa0;
 .timescale -12 -12;
TD_DMATestBench.read_burst_size ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %wait E_0x56454a55c250;
    %vpi_call 2 111 "$display", "[BURST_SIZE] Reading burst_size via resTemp = %0d", v0x56454a5a4fc0_0 {0 0 0};
    %end;
S_0x56454a5a5f90 .scope task, "read_bus_start_address" "read_bus_start_address" 2 50, 2 50 0, S_0x56454a56eaa0;
 .timescale -12 -12;
TD_DMATestBench.read_bus_start_address ;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %wait E_0x56454a55c250;
    %vpi_call 2 54 "$display", "[BUS_START] Reading bus_start_address via resTemp = %0d", v0x56454a5a4fc0_0 {0 0 0};
    %end;
S_0x56454a5a6170 .scope task, "read_memory_start_address" "read_memory_start_address" 2 69, 2 69 0, S_0x56454a56eaa0;
 .timescale -12 -12;
TD_DMATestBench.read_memory_start_address ;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %wait E_0x56454a55c250;
    %vpi_call 2 73 "$display", "[MEMORY_START] Reading memory_start_address via resTemp = %0d", v0x56454a5a4fc0_0 {0 0 0};
    %end;
S_0x56454a5a63a0 .scope task, "read_status_register" "read_status_register" 2 126, 2 126 0, S_0x56454a56eaa0;
 .timescale -12 -12;
TD_DMATestBench.read_status_register ;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %wait E_0x56454a55c250;
    %vpi_call 2 133 "$display", "[STAT_REG] Reading status_register via resTemp = [%0b %0b]", &PV<v0x56454a5a4fc0_0, 1, 1>, &PV<v0x56454a5a4fc0_0, 0, 1> {0 0 0};
    %end;
S_0x56454a5a6580 .scope task, "set_block_size" "set_block_size" 2 78, 2 78 0, S_0x56454a56eaa0;
 .timescale -12 -12;
v0x56454a5a6760_0 .var "new_block_size", 9 0;
TD_DMATestBench.set_block_size ;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %load/vec4 v0x56454a5a6760_0;
    %pad/u 32;
    %store/vec4 v0x56454a5a7930_0, 0, 32;
    %vpi_call 2 83 "$display", "[BLOCK_SIZE] Setting block_size to %0d", v0x56454a5a6760_0 {0 0 0};
    %end;
S_0x56454a5a6820 .scope task, "set_burst_size" "set_burst_size" 2 97, 2 97 0, S_0x56454a56eaa0;
 .timescale -12 -12;
v0x56454a5a6a00_0 .var "new_burst_size", 7 0;
TD_DMATestBench.set_burst_size ;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %load/vec4 v0x56454a5a6a00_0;
    %pad/u 32;
    %store/vec4 v0x56454a5a7930_0, 0, 32;
    %vpi_call 2 102 "$display", "[BURST_SIZE] Setting burst_size to %0d", v0x56454a5a6a00_0 {0 0 0};
    %end;
S_0x56454a5a6b00 .scope task, "set_bus_start_address" "set_bus_start_address" 2 40, 2 40 0, S_0x56454a56eaa0;
 .timescale -12 -12;
v0x56454a5a6ce0_0 .var "new_address", 31 0;
TD_DMATestBench.set_bus_start_address ;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %load/vec4 v0x56454a5a6ce0_0;
    %store/vec4 v0x56454a5a7930_0, 0, 32;
    %vpi_call 2 45 "$display", "[BUS_START] Setting bus_start_address to %0d", v0x56454a5a6ce0_0 {0 0 0};
    %end;
S_0x56454a5a6de0 .scope task, "set_control_register" "set_control_register" 2 116, 2 116 0, S_0x56454a56eaa0;
 .timescale -12 -12;
v0x56454a5a6f70_0 .var "new_control_register", 1 0;
TD_DMATestBench.set_control_register ;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %load/vec4 v0x56454a5a6f70_0;
    %pad/u 32;
    %store/vec4 v0x56454a5a7930_0, 0, 32;
    %vpi_call 2 121 "$display", "[CTRL_REG] Setting control_register to [%0b %0b]", &PV<v0x56454a5a6f70_0, 1, 1>, &PV<v0x56454a5a6f70_0, 0, 1> {0 0 0};
    %end;
S_0x56454a5a7070 .scope task, "set_memory_start_address" "set_memory_start_address" 2 59, 2 59 0, S_0x56454a56eaa0;
 .timescale -12 -12;
v0x56454a5a7250_0 .var "new_address", 8 0;
TD_DMATestBench.set_memory_start_address ;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %load/vec4 v0x56454a5a7250_0;
    %pad/u 32;
    %store/vec4 v0x56454a5a7930_0, 0, 32;
    %vpi_call 2 64 "$display", "[MEMORY_START] Setting memory_start_address to %0d", v0x56454a5a7250_0 {0 0 0};
    %end;
    .scope S_0x56454a5a1e60;
T_10 ;
    %wait E_0x56454a55c250;
    %load/vec4 v0x56454a5a2990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x56454a5a2560_0;
    %load/vec4 v0x56454a5a2240_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x56454a5a28d0, 4, 0;
T_10.0 ;
    %load/vec4 v0x56454a5a2240_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x56454a5a28d0, 4;
    %store/vec4 v0x56454a5a2710_0, 0, 32;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56454a5a1e60;
T_11 ;
    %wait E_0x56454a557420;
    %load/vec4 v0x56454a5a2a50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x56454a5a2650_0;
    %load/vec4 v0x56454a5a2340_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x56454a5a28d0, 4, 0;
T_11.0 ;
    %load/vec4 v0x56454a5a2340_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x56454a5a28d0, 4;
    %store/vec4 v0x56454a5a27f0_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56454a4fb6c0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56454a5a0ea0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x56454a5a1480_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x56454a581a30_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56454a531a70_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56454a5a11e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56454a5a18e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56454a5a1720_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56454a5a1640_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x56454a4fb6c0;
T_13 ;
    %wait E_0x56454a55bf00;
    %load/vec4 v0x56454a5a1800_0;
    %load/vec4 v0x56454a5a1720_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/1 T_13.0, 4;
    %load/vec4 v0x56454a5a13a0_0;
    %load/vec4 v0x56454a5a1640_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_13.0;
    %assign/vec4 v0x56454a5a1aa0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56454a4fb6c0;
T_14 ;
    %wait E_0x56454a554d10;
    %vpi_call 4 70 "$display", "[%0d] state: %0d", $time, v0x56454a5a1800_0 {0 0 0};
    %load/vec4 v0x56454a5a1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x56454a5a1800_0;
    %assign/vec4 v0x56454a5a1720_0, 0;
    %load/vec4 v0x56454a5a13a0_0;
    %assign/vec4 v0x56454a5a1640_0, 0;
    %load/vec4 v0x56454a5a1800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %vpi_call 4 93 "$display", "Default state: %0d", v0x56454a5a1800_0 {0 0 0};
    %jmp T_14.8;
T_14.2 ;
    %vpi_call 4 76 "$display", "RW_BUS_START_ADD state: %0d", v0x56454a5a1800_0 {0 0 0};
    %load/vec4 v0x56454a5a13a0_0;
    %assign/vec4 v0x56454a5a0ea0_0, 0;
    %jmp T_14.8;
T_14.3 ;
    %vpi_call 4 80 "$display", "RW_MEMORY_START_ADD state: %0d", v0x56454a5a1800_0 {0 0 0};
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x56454a5a13a0_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0x56454a5a1480_0, 0;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x56454a5a13a0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x56454a581a30_0, 0;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56454a5a13a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v0x56454a531a70_0, 0;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0x56454a5a13a0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x56454a5a11e0_0, 0;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56454a56e130;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56454a5a4f20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56454a5a4fc0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x56454a56e130;
T_16 ;
    %wait E_0x56454a55c250;
    %load/vec4 v0x56454a5a4d10_0;
    %assign/vec4 v0x56454a5a4f20_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56454a56eaa0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56454a5a7930_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x56454a56eaa0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56454a5a7430_0, 0, 1;
T_18.0 ;
    %delay 5, 0;
    %load/vec4 v0x56454a5a7430_0;
    %inv;
    %store/vec4 v0x56454a5a7430_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x56454a56eaa0;
T_19 ;
    %vpi_call 2 148 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 149 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x56454a56e130 {0 0 0};
    %vpi_call 2 150 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x56454a5a1e60 {0 0 0};
    %vpi_call 2 151 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x56454a4fb6c0 {0 0 0};
    %vpi_call 2 154 "$display", "\012" {0 0 0};
    %vpi_call 2 155 "$display", "[LOG] Resetting the DUT" {0 0 0};
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x56454a5a7350_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56454a5a7790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56454a5a75d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56454a5a75d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 162 "$display", "[LOG] DUT reset complete at %0tps", $time {0 0 0};
    %wait E_0x56454a55c250;
    %vpi_call 2 166 "$display", "\012" {0 0 0};
    %vpi_call 2 204 "$display", "[DMA_SETUP] Setting up the DMA controller\012" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x56454a5a6ce0_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x56454a5a6b00;
    %join;
    %wait E_0x56454a55c250;
    %vpi_call 2 211 "$display", "\012" {0 0 0};
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x56454a5a6ce0_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x56454a5a6b00;
    %join;
    %wait E_0x56454a55c250;
    %vpi_call 2 218 "$display", "\012" {0 0 0};
    %pushi/vec4 220, 0, 9;
    %store/vec4 v0x56454a5a7250_0, 0, 9;
    %fork TD_DMATestBench.set_memory_start_address, S_0x56454a5a7070;
    %join;
    %wait E_0x56454a55c250;
    %vpi_call 2 225 "$display", "\012" {0 0 0};
    %pushi/vec4 100, 0, 10;
    %store/vec4 v0x56454a5a6760_0, 0, 10;
    %fork TD_DMATestBench.set_block_size, S_0x56454a5a6580;
    %join;
    %wait E_0x56454a55c250;
    %vpi_call 2 232 "$display", "\012" {0 0 0};
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x56454a5a6a00_0, 0, 8;
    %fork TD_DMATestBench.set_burst_size, S_0x56454a5a6820;
    %join;
    %wait E_0x56454a55c250;
    %vpi_call 2 239 "$display", "\012" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56454a5a6f70_0, 0, 2;
    %fork TD_DMATestBench.set_control_register, S_0x56454a5a6de0;
    %join;
    %wait E_0x56454a55c250;
    %vpi_call 2 246 "$display", "\012" {0 0 0};
    %vpi_call 2 249 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x56454a5a0f80_0 {0 0 0};
    %vpi_call 2 250 "$display", "            mem_start_address: \011%0d", v0x56454a5a4db0_0 {0 0 0};
    %vpi_call 2 251 "$display", "            block_size: \011%0d", v0x56454a5a3a20_0 {0 0 0};
    %vpi_call 2 252 "$display", "            burst_size: \011%0d", v0x56454a5a3ae0_0 {0 0 0};
    %vpi_call 2 253 "$display", "            control_register: \011%0b   %0b", &PV<v0x56454a5a4bd0_0, 1, 1>, &PV<v0x56454a5a4bd0_0, 0, 1> {0 0 0};
    %vpi_call 2 254 "$display", "            status_register: \011%0b   %0b", &PV<v0x56454a5a5560_0, 1, 1>, &PV<v0x56454a5a5560_0, 0, 1> {0 0 0};
    %vpi_call 2 250 "$display", "\012" {0 0 0};
    %vpi_call 2 252 "$display", "[DMA_ERROR] Test an error case. Normally the DMA controller should not respond to this operation" {0 0 0};
    %vpi_call 2 253 "$display", "            Setting valueA[12:10] = 3'b111 and valueA[9] = 1'b1 and valueB = 32'd17n" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56454a5a7860_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56454a5a7860_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56454a5a7860_0, 4, 1;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x56454a5a7930_0, 0, 32;
    %wait E_0x56454a55c250;
    %vpi_call 2 260 "$display", "\012" {0 0 0};
    %vpi_call 2 263 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x56454a5a0f80_0 {0 0 0};
    %vpi_call 2 264 "$display", "            mem_start_address: \011%0d", v0x56454a5a4db0_0 {0 0 0};
    %vpi_call 2 265 "$display", "            block_size: \011%0d", v0x56454a5a3a20_0 {0 0 0};
    %vpi_call 2 266 "$display", "            burst_size: \011%0d", v0x56454a5a3ae0_0 {0 0 0};
    %vpi_call 2 267 "$display", "            control_register: \011%0b   %0b", &PV<v0x56454a5a4bd0_0, 1, 1>, &PV<v0x56454a5a4bd0_0, 0, 1> {0 0 0};
    %vpi_call 2 268 "$display", "            status_register: \011%0b   %0b", &PV<v0x56454a5a5560_0, 1, 1>, &PV<v0x56454a5a5560_0, 0, 1> {0 0 0};
    %vpi_call 2 265 "$display", "\012" {0 0 0};
    %vpi_call 2 266 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "DMA_tb.v";
    "ramDmaCi.v";
    "DMAController.v";
    "dualPortSSRAM.v";
