
*** Running vivado
    with args -log eggtimer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source eggtimer.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source eggtimer.tcl -notrace
Command: synth_design -top eggtimer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 342.203 ; gain = 131.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'eggtimer' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:23]
	Parameter RST bound to: 0 - type: integer 
	Parameter STANDBY bound to: 1 - type: integer 
	Parameter SET bound to: 2 - type: integer 
	Parameter COUNT bound to: 3 - type: integer 
	Parameter END bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_div' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/imports/new/clk_div.v:23]
	Parameter DIV bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (2#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/imports/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized0' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/imports/new/clk_div.v:23]
	Parameter DIV bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized0' (2#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/imports/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized1' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/imports/new/clk_div.v:23]
	Parameter DIV bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized1' (2#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/imports/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/debounce.v:24]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_db' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/realtime/c_counter_binary_db_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_db' (3#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/realtime/c_counter_binary_db_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/debounce.v:24]
WARNING: [Synth 8-567] referenced signal 'cook_time' should be on the sensitivity list [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:61]
WARNING: [Synth 8-567] referenced signal 'enable' should be on the sensitivity list [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:61]
INFO: [Synth 8-638] synthesizing module 'count_time' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/count_time.v:23]
INFO: [Synth 8-638] synthesizing module 'down_counter' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/down_counter.v:23]
	Parameter MAX bound to: 59 - type: integer 
WARNING: [Synth 8-5788] Register threshold_reg in module down_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/down_counter.v:37]
INFO: [Synth 8-256] done synthesizing module 'down_counter' (5#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/down_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'count_time' (6#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/count_time.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'in_sec' does not match port width (6) of module 'count_time' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:114]
WARNING: [Synth 8-689] width (1) of port connection 'in_min' does not match port width (6) of module 'count_time' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:115]
INFO: [Synth 8-638] synthesizing module 'set_timer' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/set_timer.v:23]
INFO: [Synth 8-256] done synthesizing module 'set_timer' (7#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/set_timer.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'seconds' does not match port width (6) of module 'set_timer' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:122]
WARNING: [Synth 8-689] width (1) of port connection 'minutes' does not match port width (6) of module 'set_timer' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:122]
INFO: [Synth 8-638] synthesizing module 'binary_to_BCD' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/imports/new/binary_to_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'binary_to_BCD' (8#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/imports/new/binary_to_BCD.v:23]
INFO: [Synth 8-256] done synthesizing module 'eggtimer' (9#1) [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 379.484 ; gain = 169.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 379.484 ; gain = 169.020
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'c_counter_binary_db' instantiated as 'dbs/db_counter'. 2 instances of this cell are unresolved black boxes. [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/debounce.v:41]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_5MHz' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:42]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_5MHz'
Finished Parsing XDC File [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_5MHz'
Parsing XDC File [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/dcp_2/c_counter_binary_db_in_context.xdc] for cell 'dbs/db_counter'
Finished Parsing XDC File [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/dcp_2/c_counter_binary_db_in_context.xdc] for cell 'dbs/db_counter'
Parsing XDC File [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/dcp_2/c_counter_binary_db_in_context.xdc] for cell 'dbm/db_counter'
Finished Parsing XDC File [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/dcp_2/c_counter_binary_db_in_context.xdc] for cell 'dbm/db_counter'
Parsing XDC File [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/constrs_1/imports/new/CONSTRAINT.xdc]
Finished Parsing XDC File [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/constrs_1/imports/new/CONSTRAINT.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/constrs_1/imports/new/CONSTRAINT.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eggtimer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eggtimer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 693.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/.Xil/Vivado-7080-me4166-11/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "threshold" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eggtimer'
INFO: [Synth 8-5544] ROM "sec_display" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'enable_cnt_reg' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:84]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RST |                              000 |                             0000
                 STANDBY |                              001 |                             0001
                     SET |                              010 |                             0010
                   COUNT |                              011 |                             0011
                     END |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'eggtimer'
WARNING: [Synth 8-327] inferring latch for variable 'min_display_reg' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'sec_display_reg' [W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.srcs/sources_1/new/eggtimer.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eggtimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module set_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
Module binary_to_BCD 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'an_reg[4]' (FD) to 'an_reg[5]'
INFO: [Synth 8-3886] merging instance 'an_reg[5]' (FD) to 'an_reg[6]'
INFO: [Synth 8-3886] merging instance 'an_reg[6]' (FD) to 'an_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\an_reg[7] )
WARNING: [Synth 8-3332] Sequential element (an_reg[7]) is unused and will be removed from module eggtimer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_5MHz/clk_out1' to pin 'clk_5MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_5MHz has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_wiz_0           |         1|
|2     |c_counter_binary_db |         2|
+------+--------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |c_counter_binary_db    |     1|
|2     |c_counter_binary_db__2 |     1|
|3     |clk_wiz_0              |     1|
|4     |CARRY4                 |    12|
|5     |LUT1                   |    55|
|6     |LUT2                   |    19|
|7     |LUT3                   |    17|
|8     |LUT4                   |    20|
|9     |LUT5                   |    22|
|10    |LUT6                   |    18|
|11    |FDCE                   |    15|
|12    |FDRE                   |    76|
|13    |FDSE                   |     4|
|14    |LD                     |    13|
|15    |IBUF                   |     6|
|16    |OBUF                   |    17|
+------+-----------------------+------+

Report Instance Areas: 
+------+--------------------+------------------------+------+
|      |Instance            |Module                  |Cells |
+------+--------------------+------------------------+------+
|1     |top                 |                        |   330|
|2     |  bcdm              |binary_to_BCD           |     5|
|3     |  clk_05Hz          |clk_div__parameterized1 |     3|
|4     |  clk_1Hz           |clk_div__parameterized0 |    64|
|5     |  clk_500Hz         |clk_div                 |    63|
|6     |  cnt_down          |count_time              |    46|
|7     |    minutes_counter |down_counter            |    23|
|8     |    seconds_counter |down_counter_1          |    23|
|9     |  dbm               |debounce                |    23|
|10    |  dbs               |debounce_0              |    23|
|11    |  increment         |set_timer               |    28|
+------+--------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 693.953 ; gain = 109.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 693.953 ; gain = 483.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 693.953 ; gain = 424.867
INFO: [Common 17-1381] The checkpoint 'W:/ELEC3500/ELEC3500_LAB_9/EggTimer/EggTimer/EggTimer.runs/synth_1/eggtimer.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 693.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 16:32:49 2021...
