Info: Generated by version: 20.4 build 72
Info: Starting: Create simulation model
Info: qsys-generate /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading verification/tb.qsys
Progress: Reading input file
Progress: Adding atax_component_dpi_controller_bind_conduit_fanout_inst [altera_generic_component 1.0]
Progress: Parameterizing module atax_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding atax_component_dpi_controller_enable_conduit_fanout_inst [altera_generic_component 1.0]
Progress: Parameterizing module atax_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding atax_component_dpi_controller_implicit_ready_conduit_fanout_inst [altera_generic_component 1.0]
Progress: Parameterizing module atax_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding atax_inst [altera_generic_component 1.0]
Progress: Parameterizing module atax_inst
Progress: Adding clock_reset_inst [altera_generic_component 1.0]
Progress: Parameterizing module clock_reset_inst
Progress: Adding component_dpi_controller_atax_inst [altera_generic_component 1.0]
Progress: Parameterizing module component_dpi_controller_atax_inst
Progress: Adding concatenate_component_done_inst [altera_generic_component 1.0]
Progress: Parameterizing module concatenate_component_done_inst
Progress: Adding concatenate_component_wait_for_stream_writes_inst [altera_generic_component 1.0]
Progress: Parameterizing module concatenate_component_wait_for_stream_writes_inst
Progress: Adding main_dpi_controller_inst [altera_generic_component 1.0]
Progress: Parameterizing module main_dpi_controller_inst
Progress: Adding mm_slave_dpi_bfm_atax_avmm_0_rw_inst [altera_generic_component 1.0]
Progress: Parameterizing module mm_slave_dpi_bfm_atax_avmm_0_rw_inst
Progress: Adding split_component_start_inst [altera_generic_component 1.0]
Progress: Parameterizing module split_component_start_inst
Progress: Adding stream_source_dpi_bfm_atax_A_inst [altera_generic_component 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_atax_A_inst
Progress: Adding stream_source_dpi_bfm_atax_x_inst [altera_generic_component 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_atax_x_inst
Progress: Adding stream_source_dpi_bfm_atax_y_out_inst [altera_generic_component 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_atax_y_out_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: tb.atax_component_dpi_controller_bind_conduit_fanout_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.atax_component_dpi_controller_enable_conduit_fanout_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.atax_component_dpi_controller_implicit_ready_conduit_fanout_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.clock_reset_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.component_dpi_controller_atax_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.component_dpi_controller_atax_inst: Warnings found in IP parameterization.
Warning: tb.component_dpi_controller_atax_inst.dpi_control_slaves_ready: Interface has no signals
Warning: tb.component_dpi_controller_atax_inst.dpi_control_slaves_done: Interface has no signals
Warning: tb.component_dpi_controller_atax_inst.dpi_control_stream_writes_active: Interface has no signals
Component Instantiation Warning: tb.concatenate_component_done_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.concatenate_component_wait_for_stream_writes_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.main_dpi_controller_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.mm_slave_dpi_bfm_atax_avmm_0_rw_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.split_component_start_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.stream_source_dpi_bfm_atax_A_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.stream_source_dpi_bfm_atax_x_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.stream_source_dpi_bfm_atax_y_out_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Warning: tb.component_dpi_controller_atax_inst: component_dpi_controller_atax_inst.slave_busy must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: tb.component_dpi_controller_atax_inst: component_dpi_controller_atax_inst.returndata must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: tb: "Transforming system: tb"
Info: tb: "Naming system components in system: tb"
Info: tb: "Processing generation queue"
Info: tb: "Generating: tb"
Info: tb: "Generating: atax_cfan"
Info: tb: "Generating: atax_en_cfan"
Info: tb: "Generating: atax_ir_cfan"
Info: tb: "Generating: atax"
Info: tb: "Generating: clock_reset"
Info: tb: "Generating: dpic_atax"
Info: tb: "Generating: cat_done"
Info: tb: "Generating: cat_cwfsw"
Info: tb: "Generating: main_dpi_controller"
Info: tb: "Generating: mm_slave_atax_avmm_0_rw"
Info: tb: "Generating: sp_cstart"
Info: tb: "Generating: sso_atax_A"
Info: tb: "Generating: sso_atax_x"
Info: tb: "Generating: sso_atax_y_out"
Info: tb: "Generating: tb_altera_irq_mapper_1920_trjgw7i"
Info: tb: Done "tb" with 16 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb.qsys --output-directory=/mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /mnt/vault0/slowe8/IntelHLSDataset/polybench/atax/src/atax_1.prj/verification/tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
