ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c"
  18              		.section	.text.timer_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	timer_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	timer_deinit:
  26              	.LFB56:
   1:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
   2:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \file    gd32f10x_timer.c
   3:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief   TIMER driver
   4:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
   5:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
  10:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
  11:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*
  12:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
  14:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** are permitted provided that the following conditions are met:
  16:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
  17:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        list of conditions and the following disclaimer.
  19:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  21:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        and/or other materials provided with the distribution.
  22:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        may be used to endorse or promote products derived from this software without 
  24:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        specific prior written permission.
  25:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
  26:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 2


  33:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** OF SUCH DAMAGE.
  36:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
  37:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
  38:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** #include "gd32f10x_timer.h"
  39:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
  40:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /* TIMER init parameter mask */
  41:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** #define ALIGNEDMODE_MASK            ((uint32_t)0x00000060U)   /*!< TIMER init parameter aligne dmod
  42:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** #define COUNTERDIRECTION_MASK       ((uint32_t)0x00000010U)   /*!< TIMER init parameter counter dir
  43:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** #define CLOCKDIVISION_MASK          ((uint32_t)0x00000300U)   /*!< TIMER init parameter clock divis
  44:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
  45:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
  46:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      deinit a TIMER
  47:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  48:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
  49:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
  50:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
  51:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_deinit(uint32_t timer_periph)
  52:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
  27              		.loc 1 52 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
  53:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(timer_periph){
  43              		.loc 1 53 5
  44 0008 7B68     		ldr	r3, [r7, #4]
  45 000a 424A     		ldr	r2, .L13
  46 000c 9342     		cmp	r3, r2
  47 000e 73D0     		beq	.L2
  48 0010 7B68     		ldr	r3, [r7, #4]
  49 0012 404A     		ldr	r2, .L13
  50 0014 9342     		cmp	r3, r2
  51 0016 78D8     		bhi	.L12
  52 0018 7B68     		ldr	r3, [r7, #4]
  53 001a 3F4A     		ldr	r2, .L13+4
  54 001c 9342     		cmp	r3, r2
  55 001e 2CD0     		beq	.L4
  56 0020 7B68     		ldr	r3, [r7, #4]
  57 0022 3D4A     		ldr	r2, .L13+4
  58 0024 9342     		cmp	r3, r2
  59 0026 70D8     		bhi	.L12
  60 0028 7B68     		ldr	r3, [r7, #4]
  61 002a 3C4A     		ldr	r2, .L13+8
  62 002c 9342     		cmp	r3, r2
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 3


  63 002e 5AD0     		beq	.L5
  64 0030 7B68     		ldr	r3, [r7, #4]
  65 0032 3A4A     		ldr	r2, .L13+8
  66 0034 9342     		cmp	r3, r2
  67 0036 68D8     		bhi	.L12
  68 0038 7B68     		ldr	r3, [r7, #4]
  69 003a 394A     		ldr	r2, .L13+12
  70 003c 9342     		cmp	r3, r2
  71 003e 49D0     		beq	.L6
  72 0040 7B68     		ldr	r3, [r7, #4]
  73 0042 374A     		ldr	r2, .L13+12
  74 0044 9342     		cmp	r3, r2
  75 0046 60D8     		bhi	.L12
  76 0048 7B68     		ldr	r3, [r7, #4]
  77 004a 364A     		ldr	r2, .L13+16
  78 004c 9342     		cmp	r3, r2
  79 004e 38D0     		beq	.L7
  80 0050 7B68     		ldr	r3, [r7, #4]
  81 0052 344A     		ldr	r2, .L13+16
  82 0054 9342     		cmp	r3, r2
  83 0056 58D8     		bhi	.L12
  84 0058 7B68     		ldr	r3, [r7, #4]
  85 005a 334A     		ldr	r2, .L13+20
  86 005c 9342     		cmp	r3, r2
  87 005e 27D0     		beq	.L8
  88 0060 7B68     		ldr	r3, [r7, #4]
  89 0062 314A     		ldr	r2, .L13+20
  90 0064 9342     		cmp	r3, r2
  91 0066 50D8     		bhi	.L12
  92 0068 7B68     		ldr	r3, [r7, #4]
  93 006a B3F1804F 		cmp	r3, #1073741824
  94 006e 0DD0     		beq	.L9
  95 0070 7B68     		ldr	r3, [r7, #4]
  96 0072 2E4A     		ldr	r2, .L13+24
  97 0074 9342     		cmp	r3, r2
  98 0076 12D0     		beq	.L10
  54:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER0:
  55:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER0 */
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  59:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER1:
  60:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER1 */
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  64:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER2:
  65:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER2 */
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  69:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER3:
  70:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER3 */
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  74:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER4:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 4


  75:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER4 */
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  79:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER5:
  80:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER5 */
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  84:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER6:
  85:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER6 */
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  89:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER7:
  90:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER7 */
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  94:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** #ifdef GD32F10X_XD
  95:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER8:
  96:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER8 */
  97:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  98:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  99:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER9:
 101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER9 */
 102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
 103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER10:
 106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER10 */
 107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER11:
 111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER11 */
 112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
 113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER12:
 116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER12 */
 117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER13:
 121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset TIMER13 */
 122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** #endif /* GD32F10X_XD */
 126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
 127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
  99              		.loc 1 127 9
 100 0078 47E0     		b	.L12
 101              	.L4:
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 5


 102              		.loc 1 56 9
 103 007a 40F20B30 		movw	r0, #779
 104 007e FFF7FEFF 		bl	rcu_periph_reset_enable
  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 105              		.loc 1 57 9
 106 0082 40F20B30 		movw	r0, #779
 107 0086 FFF7FEFF 		bl	rcu_periph_reset_disable
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER1:
 108              		.loc 1 58 9
 109 008a 3FE0     		b	.L11
 110              	.L9:
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 111              		.loc 1 61 9
 112 008c 4FF48060 		mov	r0, #1024
 113 0090 FFF7FEFF 		bl	rcu_periph_reset_enable
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 114              		.loc 1 62 9
 115 0094 4FF48060 		mov	r0, #1024
 116 0098 FFF7FEFF 		bl	rcu_periph_reset_disable
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER2:
 117              		.loc 1 63 9
 118 009c 36E0     		b	.L11
 119              	.L10:
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 120              		.loc 1 66 9
 121 009e 40F20140 		movw	r0, #1025
 122 00a2 FFF7FEFF 		bl	rcu_periph_reset_enable
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 123              		.loc 1 67 9
 124 00a6 40F20140 		movw	r0, #1025
 125 00aa FFF7FEFF 		bl	rcu_periph_reset_disable
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER3:
 126              		.loc 1 68 9
 127 00ae 2DE0     		b	.L11
 128              	.L8:
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 129              		.loc 1 71 9
 130 00b0 40F20240 		movw	r0, #1026
 131 00b4 FFF7FEFF 		bl	rcu_periph_reset_enable
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 132              		.loc 1 72 9
 133 00b8 40F20240 		movw	r0, #1026
 134 00bc FFF7FEFF 		bl	rcu_periph_reset_disable
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER4:
 135              		.loc 1 73 9
 136 00c0 24E0     		b	.L11
 137              	.L7:
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 138              		.loc 1 76 9
 139 00c2 40F20340 		movw	r0, #1027
 140 00c6 FFF7FEFF 		bl	rcu_periph_reset_enable
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 141              		.loc 1 77 9
 142 00ca 40F20340 		movw	r0, #1027
 143 00ce FFF7FEFF 		bl	rcu_periph_reset_disable
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER5:
 144              		.loc 1 78 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 6


 145 00d2 1BE0     		b	.L11
 146              	.L6:
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 147              		.loc 1 81 9
 148 00d4 40F20440 		movw	r0, #1028
 149 00d8 FFF7FEFF 		bl	rcu_periph_reset_enable
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 150              		.loc 1 82 9
 151 00dc 40F20440 		movw	r0, #1028
 152 00e0 FFF7FEFF 		bl	rcu_periph_reset_disable
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER6:
 153              		.loc 1 83 9
 154 00e4 12E0     		b	.L11
 155              	.L5:
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 156              		.loc 1 86 9
 157 00e6 40F20540 		movw	r0, #1029
 158 00ea FFF7FEFF 		bl	rcu_periph_reset_enable
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 159              		.loc 1 87 9
 160 00ee 40F20540 		movw	r0, #1029
 161 00f2 FFF7FEFF 		bl	rcu_periph_reset_disable
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER7:
 162              		.loc 1 88 9
 163 00f6 09E0     		b	.L11
 164              	.L2:
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 165              		.loc 1 91 9
 166 00f8 40F20D30 		movw	r0, #781
 167 00fc FFF7FEFF 		bl	rcu_periph_reset_enable
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 168              		.loc 1 92 9
 169 0100 40F20D30 		movw	r0, #781
 170 0104 FFF7FEFF 		bl	rcu_periph_reset_disable
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** #ifdef GD32F10X_XD
 171              		.loc 1 93 9
 172 0108 00E0     		b	.L11
 173              	.L12:
 174              		.loc 1 127 9
 175 010a 00BF     		nop
 176              	.L11:
 128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 177              		.loc 1 129 1
 178 010c 00BF     		nop
 179 010e 0837     		adds	r7, r7, #8
 180              	.LCFI3:
 181              		.cfi_def_cfa_offset 8
 182 0110 BD46     		mov	sp, r7
 183              	.LCFI4:
 184              		.cfi_def_cfa_register 13
 185              		@ sp needed
 186 0112 80BD     		pop	{r7, pc}
 187              	.L14:
 188              		.align	2
 189              	.L13:
 190 0114 00340140 		.word	1073820672
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 7


 191 0118 002C0140 		.word	1073818624
 192 011c 00140040 		.word	1073746944
 193 0120 00100040 		.word	1073745920
 194 0124 000C0040 		.word	1073744896
 195 0128 00080040 		.word	1073743872
 196 012c 00040040 		.word	1073742848
 197              		.cfi_endproc
 198              	.LFE56:
 200              		.section	.text.timer_struct_para_init,"ax",%progbits
 201              		.align	1
 202              		.global	timer_struct_para_init
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	timer_struct_para_init:
 208              	.LFB57:
 130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  initpara: init parameter struct
 134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
 138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 209              		.loc 1 138 1
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 8
 212              		@ frame_needed = 1, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 214 0000 80B4     		push	{r7}
 215              	.LCFI5:
 216              		.cfi_def_cfa_offset 4
 217              		.cfi_offset 7, -4
 218 0002 83B0     		sub	sp, sp, #12
 219              	.LCFI6:
 220              		.cfi_def_cfa_offset 16
 221 0004 00AF     		add	r7, sp, #0
 222              	.LCFI7:
 223              		.cfi_def_cfa_register 7
 224 0006 7860     		str	r0, [r7, #4]
 139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* initialize the init parameter struct member with the default value */
 140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     initpara->prescaler         = 0U;
 225              		.loc 1 140 33
 226 0008 7B68     		ldr	r3, [r7, #4]
 227 000a 0022     		movs	r2, #0
 228 000c 1A80     		strh	r2, [r3]	@ movhi
 141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 229              		.loc 1 141 33
 230 000e 7B68     		ldr	r3, [r7, #4]
 231 0010 0022     		movs	r2, #0
 232 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 233              		.loc 1 142 33
 234 0014 7B68     		ldr	r3, [r7, #4]
 235 0016 0022     		movs	r2, #0
 236 0018 9A80     		strh	r2, [r3, #4]	@ movhi
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 8


 143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     initpara->period            = 65535U;
 237              		.loc 1 143 33
 238 001a 7B68     		ldr	r3, [r7, #4]
 239 001c 4FF6FF72 		movw	r2, #65535
 240 0020 9A60     		str	r2, [r3, #8]
 144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 241              		.loc 1 144 33
 242 0022 7B68     		ldr	r3, [r7, #4]
 243 0024 0022     		movs	r2, #0
 244 0026 9A81     		strh	r2, [r3, #12]	@ movhi
 145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     initpara->repetitioncounter = 0U;
 245              		.loc 1 145 33
 246 0028 7B68     		ldr	r3, [r7, #4]
 247 002a 0022     		movs	r2, #0
 248 002c 9A73     		strb	r2, [r3, #14]
 146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 249              		.loc 1 146 1
 250 002e 00BF     		nop
 251 0030 0C37     		adds	r7, r7, #12
 252              	.LCFI8:
 253              		.cfi_def_cfa_offset 4
 254 0032 BD46     		mov	sp, r7
 255              	.LCFI9:
 256              		.cfi_def_cfa_register 13
 257              		@ sp needed
 258 0034 80BC     		pop	{r7}
 259              	.LCFI10:
 260              		.cfi_restore 7
 261              		.cfi_def_cfa_offset 0
 262 0036 7047     		bx	lr
 263              		.cfi_endproc
 264              	.LFE57:
 266              		.section	.text.timer_init,"ax",%progbits
 267              		.align	1
 268              		.global	timer_init
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	timer_init:
 274              	.LFB58:
 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      initialize TIMER counter
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  initpara: init parameter struct
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 prescaler: prescaler value of the counter clock,0~65535
 153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 alignedmode: TIMER_COUNTER_EDGE,TIMER_COUNTER_CENTER_DOWN,TIMER_COUNTER_CENTER_UP,
 154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                              TIMER_COUNTER_CENTER_BOTH
 155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 counterdirection: TIMER_COUNTER_UP,TIMER_COUNTER_DOWN
 156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 period: counter auto reload value,0~65535
 157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 clockdivision: TIMER_CKDIV_DIV1,TIMER_CKDIV_DIV2,TIMER_CKDIV_DIV4
 158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 repetitioncounter: counter repetition value,0~255
 159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 9


 275              		.loc 1 163 1
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 1, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280 0000 80B4     		push	{r7}
 281              	.LCFI11:
 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 7, -4
 284 0002 83B0     		sub	sp, sp, #12
 285              	.LCFI12:
 286              		.cfi_def_cfa_offset 16
 287 0004 00AF     		add	r7, sp, #0
 288              	.LCFI13:
 289              		.cfi_def_cfa_register 7
 290 0006 7860     		str	r0, [r7, #4]
 291 0008 3960     		str	r1, [r7]
 164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure the counter prescaler value */
 165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 292              		.loc 1 165 49
 293 000a 3B68     		ldr	r3, [r7]
 294 000c 1A88     		ldrh	r2, [r3]
 295              		.loc 1 165 5
 296 000e 7B68     		ldr	r3, [r7, #4]
 297 0010 2833     		adds	r3, r3, #40
 298              		.loc 1 165 29
 299 0012 1A60     		str	r2, [r3]
 166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure the counter direction and aligned mode */
 168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph) || (TIMER3 
 300              		.loc 1 168 7
 301 0014 7B68     		ldr	r3, [r7, #4]
 302 0016 3F4A     		ldr	r2, .L22
 303 0018 9342     		cmp	r3, r2
 304 001a 2BD0     		beq	.L17
 305              		.loc 1 168 33 discriminator 1
 306 001c 7B68     		ldr	r3, [r7, #4]
 307 001e B3F1804F 		cmp	r3, #1073741824
 308 0022 27D0     		beq	.L17
 309              		.loc 1 168 61 discriminator 2
 310 0024 7B68     		ldr	r3, [r7, #4]
 311 0026 3C4A     		ldr	r2, .L22+4
 312 0028 9342     		cmp	r3, r2
 313 002a 23D0     		beq	.L17
 314              		.loc 1 168 89 discriminator 3
 315 002c 7B68     		ldr	r3, [r7, #4]
 316 002e 3B4A     		ldr	r2, .L22+8
 317 0030 9342     		cmp	r3, r2
 318 0032 1FD0     		beq	.L17
 319              		.loc 1 168 117 discriminator 4
 320 0034 7B68     		ldr	r3, [r7, #4]
 321 0036 3A4A     		ldr	r2, .L22+12
 322 0038 9342     		cmp	r3, r2
 323 003a 1BD0     		beq	.L17
 169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        (TIMER4 == timer_periph) || (TIMER7 == timer_periph) || (TIMER8 == timer_periph) || (TIMER9 
 324              		.loc 1 169 33
 325 003c 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 10


 326 003e 394A     		ldr	r2, .L22+16
 327 0040 9342     		cmp	r3, r2
 328 0042 17D0     		beq	.L17
 329              		.loc 1 169 61 discriminator 1
 330 0044 7B68     		ldr	r3, [r7, #4]
 331 0046 384A     		ldr	r2, .L22+20
 332 0048 9342     		cmp	r3, r2
 333 004a 13D0     		beq	.L17
 334              		.loc 1 169 89 discriminator 2
 335 004c 7B68     		ldr	r3, [r7, #4]
 336 004e 374A     		ldr	r2, .L22+24
 337 0050 9342     		cmp	r3, r2
 338 0052 0FD0     		beq	.L17
 339              		.loc 1 169 117 discriminator 3
 340 0054 7B68     		ldr	r3, [r7, #4]
 341 0056 364A     		ldr	r2, .L22+28
 342 0058 9342     		cmp	r3, r2
 343 005a 0BD0     		beq	.L17
 170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        (TIMER10 == timer_periph) || (TIMER11 == timer_periph) || (TIMER12 == timer_periph) || (TIME
 344              		.loc 1 170 34
 345 005c 7B68     		ldr	r3, [r7, #4]
 346 005e 354A     		ldr	r2, .L22+32
 347 0060 9342     		cmp	r3, r2
 348 0062 07D0     		beq	.L17
 349              		.loc 1 170 63 discriminator 1
 350 0064 7B68     		ldr	r3, [r7, #4]
 351 0066 344A     		ldr	r2, .L22+36
 352 0068 9342     		cmp	r3, r2
 353 006a 03D0     		beq	.L17
 354              		.loc 1 170 92 discriminator 2
 355 006c 7B68     		ldr	r3, [r7, #4]
 356 006e 334A     		ldr	r2, .L22+40
 357 0070 9342     		cmp	r3, r2
 358 0072 17D1     		bne	.L18
 359              	.L17:
 171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM));
 360              		.loc 1 171 9
 361 0074 7B68     		ldr	r3, [r7, #4]
 362 0076 1A68     		ldr	r2, [r3]
 363 0078 7B68     		ldr	r3, [r7, #4]
 364              		.loc 1 171 34
 365 007a 22F07002 		bic	r2, r2, #112
 366 007e 1A60     		str	r2, [r3]
 172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 367              		.loc 1 172 9
 368 0080 7B68     		ldr	r3, [r7, #4]
 369 0082 1968     		ldr	r1, [r3]
 370              		.loc 1 172 56
 371 0084 3B68     		ldr	r3, [r7]
 372 0086 5B88     		ldrh	r3, [r3, #2]
 373              		.loc 1 172 37
 374 0088 03F06002 		and	r2, r3, #96
 375              		.loc 1 172 9
 376 008c 7B68     		ldr	r3, [r7, #4]
 377              		.loc 1 172 34
 378 008e 0A43     		orrs	r2, r2, r1
 379 0090 1A60     		str	r2, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 11


 173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 380              		.loc 1 173 9
 381 0092 7B68     		ldr	r3, [r7, #4]
 382 0094 1968     		ldr	r1, [r3]
 383              		.loc 1 173 56
 384 0096 3B68     		ldr	r3, [r7]
 385 0098 9B88     		ldrh	r3, [r3, #4]
 386              		.loc 1 173 37
 387 009a 03F01002 		and	r2, r3, #16
 388              		.loc 1 173 9
 389 009e 7B68     		ldr	r3, [r7, #4]
 390              		.loc 1 173 34
 391 00a0 0A43     		orrs	r2, r2, r1
 392 00a2 1A60     		str	r2, [r3]
 393              	.L18:
 174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure the autoreload value */
 177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 394              		.loc 1 177 5
 395 00a4 7B68     		ldr	r3, [r7, #4]
 396 00a6 2C33     		adds	r3, r3, #44
 397 00a8 1A46     		mov	r2, r3
 398              		.loc 1 177 49
 399 00aa 3B68     		ldr	r3, [r7]
 400 00ac 9B68     		ldr	r3, [r3, #8]
 401              		.loc 1 177 29
 402 00ae 1360     		str	r3, [r2]
 178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 403              		.loc 1 179 7
 404 00b0 7B68     		ldr	r3, [r7, #4]
 405 00b2 234A     		ldr	r2, .L22+44
 406 00b4 9342     		cmp	r3, r2
 407 00b6 12D0     		beq	.L19
 408              		.loc 1 179 33 discriminator 1
 409 00b8 7B68     		ldr	r3, [r7, #4]
 410 00ba 224A     		ldr	r2, .L22+48
 411 00bc 9342     		cmp	r3, r2
 412 00be 0ED0     		beq	.L19
 180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CKDIV bit */
 181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)TIMER_CTL0_CKDIV);
 413              		.loc 1 181 9
 414 00c0 7B68     		ldr	r3, [r7, #4]
 415 00c2 1A68     		ldr	r2, [r3]
 416 00c4 7B68     		ldr	r3, [r7, #4]
 417              		.loc 1 181 34
 418 00c6 22F44072 		bic	r2, r2, #768
 419 00ca 1A60     		str	r2, [r3]
 182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 420              		.loc 1 182 9
 421 00cc 7B68     		ldr	r3, [r7, #4]
 422 00ce 1968     		ldr	r1, [r3]
 423              		.loc 1 182 56
 424 00d0 3B68     		ldr	r3, [r7]
 425 00d2 9B89     		ldrh	r3, [r3, #12]
 426              		.loc 1 182 37
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 12


 427 00d4 03F44072 		and	r2, r3, #768
 428              		.loc 1 182 9
 429 00d8 7B68     		ldr	r3, [r7, #4]
 430              		.loc 1 182 34
 431 00da 0A43     		orrs	r2, r2, r1
 432 00dc 1A60     		str	r2, [r3]
 433              	.L19:
 183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 434              		.loc 1 185 7
 435 00de 7B68     		ldr	r3, [r7, #4]
 436 00e0 0C4A     		ldr	r2, .L22
 437 00e2 9342     		cmp	r3, r2
 438 00e4 03D0     		beq	.L20
 439              		.loc 1 185 33 discriminator 1
 440 00e6 7B68     		ldr	r3, [r7, #4]
 441 00e8 0E4A     		ldr	r2, .L22+16
 442 00ea 9342     		cmp	r3, r2
 443 00ec 04D1     		bne	.L21
 444              	.L20:
 186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure the repetition counter value */
 187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 445              		.loc 1 187 54
 446 00ee 3B68     		ldr	r3, [r7]
 447 00f0 9A7B     		ldrb	r2, [r3, #14]	@ zero_extendqisi2
 448              		.loc 1 187 9
 449 00f2 7B68     		ldr	r3, [r7, #4]
 450 00f4 3033     		adds	r3, r3, #48
 451              		.loc 1 187 34
 452 00f6 1A60     		str	r2, [r3]
 453              	.L21:
 188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* generate an update event */
 191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 454              		.loc 1 191 5
 455 00f8 7B68     		ldr	r3, [r7, #4]
 456 00fa 1433     		adds	r3, r3, #20
 457 00fc 1B68     		ldr	r3, [r3]
 458 00fe 7A68     		ldr	r2, [r7, #4]
 459 0100 1432     		adds	r2, r2, #20
 460              		.loc 1 191 31
 461 0102 43F00103 		orr	r3, r3, #1
 462 0106 1360     		str	r3, [r2]
 192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 463              		.loc 1 192 1
 464 0108 00BF     		nop
 465 010a 0C37     		adds	r7, r7, #12
 466              	.LCFI14:
 467              		.cfi_def_cfa_offset 4
 468 010c BD46     		mov	sp, r7
 469              	.LCFI15:
 470              		.cfi_def_cfa_register 13
 471              		@ sp needed
 472 010e 80BC     		pop	{r7}
 473              	.LCFI16:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 13


 474              		.cfi_restore 7
 475              		.cfi_def_cfa_offset 0
 476 0110 7047     		bx	lr
 477              	.L23:
 478 0112 00BF     		.align	2
 479              	.L22:
 480 0114 002C0140 		.word	1073818624
 481 0118 00040040 		.word	1073742848
 482 011c 00080040 		.word	1073743872
 483 0120 000C0040 		.word	1073744896
 484 0124 00340140 		.word	1073820672
 485 0128 004C0140 		.word	1073826816
 486 012c 00500140 		.word	1073827840
 487 0130 00540140 		.word	1073828864
 488 0134 00180040 		.word	1073747968
 489 0138 001C0040 		.word	1073748992
 490 013c 00200040 		.word	1073750016
 491 0140 00100040 		.word	1073745920
 492 0144 00140040 		.word	1073746944
 493              		.cfi_endproc
 494              	.LFE58:
 496              		.section	.text.timer_enable,"ax",%progbits
 497              		.align	1
 498              		.global	timer_enable
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 503              	timer_enable:
 504              	.LFB59:
 193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable a TIMER
 196:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 197:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 198:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 199:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 200:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_enable(uint32_t timer_periph)
 201:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 505              		.loc 1 201 1
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 8
 508              		@ frame_needed = 1, uses_anonymous_args = 0
 509              		@ link register save eliminated.
 510 0000 80B4     		push	{r7}
 511              	.LCFI17:
 512              		.cfi_def_cfa_offset 4
 513              		.cfi_offset 7, -4
 514 0002 83B0     		sub	sp, sp, #12
 515              	.LCFI18:
 516              		.cfi_def_cfa_offset 16
 517 0004 00AF     		add	r7, sp, #0
 518              	.LCFI19:
 519              		.cfi_def_cfa_register 7
 520 0006 7860     		str	r0, [r7, #4]
 202:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 521              		.loc 1 202 5
 522 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 14


 523 000a 1A68     		ldr	r2, [r3]
 524 000c 7B68     		ldr	r3, [r7, #4]
 525              		.loc 1 202 30
 526 000e 42F00102 		orr	r2, r2, #1
 527 0012 1A60     		str	r2, [r3]
 203:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 528              		.loc 1 203 1
 529 0014 00BF     		nop
 530 0016 0C37     		adds	r7, r7, #12
 531              	.LCFI20:
 532              		.cfi_def_cfa_offset 4
 533 0018 BD46     		mov	sp, r7
 534              	.LCFI21:
 535              		.cfi_def_cfa_register 13
 536              		@ sp needed
 537 001a 80BC     		pop	{r7}
 538              	.LCFI22:
 539              		.cfi_restore 7
 540              		.cfi_def_cfa_offset 0
 541 001c 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE59:
 545              		.section	.text.timer_disable,"ax",%progbits
 546              		.align	1
 547              		.global	timer_disable
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 552              	timer_disable:
 553              	.LFB60:
 204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      disable a TIMER
 207:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 208:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_disable(uint32_t timer_periph)
 212:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 554              		.loc 1 212 1
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 8
 557              		@ frame_needed = 1, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 559 0000 80B4     		push	{r7}
 560              	.LCFI23:
 561              		.cfi_def_cfa_offset 4
 562              		.cfi_offset 7, -4
 563 0002 83B0     		sub	sp, sp, #12
 564              	.LCFI24:
 565              		.cfi_def_cfa_offset 16
 566 0004 00AF     		add	r7, sp, #0
 567              	.LCFI25:
 568              		.cfi_def_cfa_register 7
 569 0006 7860     		str	r0, [r7, #4]
 213:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 570              		.loc 1 213 5
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 15


 571 0008 7B68     		ldr	r3, [r7, #4]
 572 000a 1A68     		ldr	r2, [r3]
 573 000c 7B68     		ldr	r3, [r7, #4]
 574              		.loc 1 213 30
 575 000e 22F00102 		bic	r2, r2, #1
 576 0012 1A60     		str	r2, [r3]
 214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 577              		.loc 1 214 1
 578 0014 00BF     		nop
 579 0016 0C37     		adds	r7, r7, #12
 580              	.LCFI26:
 581              		.cfi_def_cfa_offset 4
 582 0018 BD46     		mov	sp, r7
 583              	.LCFI27:
 584              		.cfi_def_cfa_register 13
 585              		@ sp needed
 586 001a 80BC     		pop	{r7}
 587              	.LCFI28:
 588              		.cfi_restore 7
 589              		.cfi_def_cfa_offset 0
 590 001c 7047     		bx	lr
 591              		.cfi_endproc
 592              	.LFE60:
 594              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 595              		.align	1
 596              		.global	timer_auto_reload_shadow_enable
 597              		.syntax unified
 598              		.thumb
 599              		.thumb_func
 601              	timer_auto_reload_shadow_enable:
 602              	.LFB61:
 215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 217:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable the auto reload shadow function
 218:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 219:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 220:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 221:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 222:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 223:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 603              		.loc 1 223 1
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 8
 606              		@ frame_needed = 1, uses_anonymous_args = 0
 607              		@ link register save eliminated.
 608 0000 80B4     		push	{r7}
 609              	.LCFI29:
 610              		.cfi_def_cfa_offset 4
 611              		.cfi_offset 7, -4
 612 0002 83B0     		sub	sp, sp, #12
 613              	.LCFI30:
 614              		.cfi_def_cfa_offset 16
 615 0004 00AF     		add	r7, sp, #0
 616              	.LCFI31:
 617              		.cfi_def_cfa_register 7
 618 0006 7860     		str	r0, [r7, #4]
 224:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 16


 619              		.loc 1 224 5
 620 0008 7B68     		ldr	r3, [r7, #4]
 621 000a 1A68     		ldr	r2, [r3]
 622 000c 7B68     		ldr	r3, [r7, #4]
 623              		.loc 1 224 30
 624 000e 42F08002 		orr	r2, r2, #128
 625 0012 1A60     		str	r2, [r3]
 225:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 626              		.loc 1 225 1
 627 0014 00BF     		nop
 628 0016 0C37     		adds	r7, r7, #12
 629              	.LCFI32:
 630              		.cfi_def_cfa_offset 4
 631 0018 BD46     		mov	sp, r7
 632              	.LCFI33:
 633              		.cfi_def_cfa_register 13
 634              		@ sp needed
 635 001a 80BC     		pop	{r7}
 636              	.LCFI34:
 637              		.cfi_restore 7
 638              		.cfi_def_cfa_offset 0
 639 001c 7047     		bx	lr
 640              		.cfi_endproc
 641              	.LFE61:
 643              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 644              		.align	1
 645              		.global	timer_auto_reload_shadow_disable
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 650              	timer_auto_reload_shadow_disable:
 651              	.LFB62:
 226:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 227:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 228:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      disable the auto reload shadow function
 229:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 230:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 231:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 232:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 233:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 234:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 652              		.loc 1 234 1
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 8
 655              		@ frame_needed = 1, uses_anonymous_args = 0
 656              		@ link register save eliminated.
 657 0000 80B4     		push	{r7}
 658              	.LCFI35:
 659              		.cfi_def_cfa_offset 4
 660              		.cfi_offset 7, -4
 661 0002 83B0     		sub	sp, sp, #12
 662              	.LCFI36:
 663              		.cfi_def_cfa_offset 16
 664 0004 00AF     		add	r7, sp, #0
 665              	.LCFI37:
 666              		.cfi_def_cfa_register 7
 667 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 17


 235:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 668              		.loc 1 235 5
 669 0008 7B68     		ldr	r3, [r7, #4]
 670 000a 1A68     		ldr	r2, [r3]
 671 000c 7B68     		ldr	r3, [r7, #4]
 672              		.loc 1 235 30
 673 000e 22F08002 		bic	r2, r2, #128
 674 0012 1A60     		str	r2, [r3]
 236:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 675              		.loc 1 236 1
 676 0014 00BF     		nop
 677 0016 0C37     		adds	r7, r7, #12
 678              	.LCFI38:
 679              		.cfi_def_cfa_offset 4
 680 0018 BD46     		mov	sp, r7
 681              	.LCFI39:
 682              		.cfi_def_cfa_register 13
 683              		@ sp needed
 684 001a 80BC     		pop	{r7}
 685              	.LCFI40:
 686              		.cfi_restore 7
 687              		.cfi_def_cfa_offset 0
 688 001c 7047     		bx	lr
 689              		.cfi_endproc
 690              	.LFE62:
 692              		.section	.text.timer_update_event_enable,"ax",%progbits
 693              		.align	1
 694              		.global	timer_update_event_enable
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 699              	timer_update_event_enable:
 700              	.LFB63:
 237:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 238:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 239:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable the update event
 240:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 241:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 242:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 243:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 244:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 245:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 701              		.loc 1 245 1
 702              		.cfi_startproc
 703              		@ args = 0, pretend = 0, frame = 8
 704              		@ frame_needed = 1, uses_anonymous_args = 0
 705              		@ link register save eliminated.
 706 0000 80B4     		push	{r7}
 707              	.LCFI41:
 708              		.cfi_def_cfa_offset 4
 709              		.cfi_offset 7, -4
 710 0002 83B0     		sub	sp, sp, #12
 711              	.LCFI42:
 712              		.cfi_def_cfa_offset 16
 713 0004 00AF     		add	r7, sp, #0
 714              	.LCFI43:
 715              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 18


 716 0006 7860     		str	r0, [r7, #4]
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 717              		.loc 1 246 5
 718 0008 7B68     		ldr	r3, [r7, #4]
 719 000a 1A68     		ldr	r2, [r3]
 720 000c 7B68     		ldr	r3, [r7, #4]
 721              		.loc 1 246 30
 722 000e 22F00202 		bic	r2, r2, #2
 723 0012 1A60     		str	r2, [r3]
 247:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 724              		.loc 1 247 1
 725 0014 00BF     		nop
 726 0016 0C37     		adds	r7, r7, #12
 727              	.LCFI44:
 728              		.cfi_def_cfa_offset 4
 729 0018 BD46     		mov	sp, r7
 730              	.LCFI45:
 731              		.cfi_def_cfa_register 13
 732              		@ sp needed
 733 001a 80BC     		pop	{r7}
 734              	.LCFI46:
 735              		.cfi_restore 7
 736              		.cfi_def_cfa_offset 0
 737 001c 7047     		bx	lr
 738              		.cfi_endproc
 739              	.LFE63:
 741              		.section	.text.timer_update_event_disable,"ax",%progbits
 742              		.align	1
 743              		.global	timer_update_event_disable
 744              		.syntax unified
 745              		.thumb
 746              		.thumb_func
 748              	timer_update_event_disable:
 749              	.LFB64:
 248:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 249:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 250:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      disable the update event
 251:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 252:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 253:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 254:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 255:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 256:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 750              		.loc 1 256 1
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 8
 753              		@ frame_needed = 1, uses_anonymous_args = 0
 754              		@ link register save eliminated.
 755 0000 80B4     		push	{r7}
 756              	.LCFI47:
 757              		.cfi_def_cfa_offset 4
 758              		.cfi_offset 7, -4
 759 0002 83B0     		sub	sp, sp, #12
 760              	.LCFI48:
 761              		.cfi_def_cfa_offset 16
 762 0004 00AF     		add	r7, sp, #0
 763              	.LCFI49:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 19


 764              		.cfi_def_cfa_register 7
 765 0006 7860     		str	r0, [r7, #4]
 257:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 766              		.loc 1 257 5
 767 0008 7B68     		ldr	r3, [r7, #4]
 768 000a 1A68     		ldr	r2, [r3]
 769 000c 7B68     		ldr	r3, [r7, #4]
 770              		.loc 1 257 30
 771 000e 42F00202 		orr	r2, r2, #2
 772 0012 1A60     		str	r2, [r3]
 258:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 773              		.loc 1 258 1
 774 0014 00BF     		nop
 775 0016 0C37     		adds	r7, r7, #12
 776              	.LCFI50:
 777              		.cfi_def_cfa_offset 4
 778 0018 BD46     		mov	sp, r7
 779              	.LCFI51:
 780              		.cfi_def_cfa_register 13
 781              		@ sp needed
 782 001a 80BC     		pop	{r7}
 783              	.LCFI52:
 784              		.cfi_restore 7
 785              		.cfi_def_cfa_offset 0
 786 001c 7047     		bx	lr
 787              		.cfi_endproc
 788              	.LFE64:
 790              		.section	.text.timer_counter_alignment,"ax",%progbits
 791              		.align	1
 792              		.global	timer_counter_alignment
 793              		.syntax unified
 794              		.thumb
 795              		.thumb_func
 797              	timer_counter_alignment:
 798              	.LFB65:
 259:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 260:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 261:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      set TIMER counter alignment mode
 262:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 263:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  aligned:
 264:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 265:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 266:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 267:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 268:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 269:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 270:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 271:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 272:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 273:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 799              		.loc 1 273 1
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 8
 802              		@ frame_needed = 1, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 804 0000 80B4     		push	{r7}
 805              	.LCFI53:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 20


 806              		.cfi_def_cfa_offset 4
 807              		.cfi_offset 7, -4
 808 0002 83B0     		sub	sp, sp, #12
 809              	.LCFI54:
 810              		.cfi_def_cfa_offset 16
 811 0004 00AF     		add	r7, sp, #0
 812              	.LCFI55:
 813              		.cfi_def_cfa_register 7
 814 0006 7860     		str	r0, [r7, #4]
 815 0008 0B46     		mov	r3, r1
 816 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 274:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 817              		.loc 1 274 5
 818 000c 7B68     		ldr	r3, [r7, #4]
 819 000e 1A68     		ldr	r2, [r3]
 820 0010 7B68     		ldr	r3, [r7, #4]
 821              		.loc 1 274 30
 822 0012 22F06002 		bic	r2, r2, #96
 823 0016 1A60     		str	r2, [r3]
 275:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 824              		.loc 1 275 5
 825 0018 7B68     		ldr	r3, [r7, #4]
 826 001a 1968     		ldr	r1, [r3]
 827              		.loc 1 275 33
 828 001c 7A88     		ldrh	r2, [r7, #2]
 829              		.loc 1 275 5
 830 001e 7B68     		ldr	r3, [r7, #4]
 831              		.loc 1 275 30
 832 0020 0A43     		orrs	r2, r2, r1
 833 0022 1A60     		str	r2, [r3]
 276:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 834              		.loc 1 276 1
 835 0024 00BF     		nop
 836 0026 0C37     		adds	r7, r7, #12
 837              	.LCFI56:
 838              		.cfi_def_cfa_offset 4
 839 0028 BD46     		mov	sp, r7
 840              	.LCFI57:
 841              		.cfi_def_cfa_register 13
 842              		@ sp needed
 843 002a 80BC     		pop	{r7}
 844              	.LCFI58:
 845              		.cfi_restore 7
 846              		.cfi_def_cfa_offset 0
 847 002c 7047     		bx	lr
 848              		.cfi_endproc
 849              	.LFE65:
 851              		.section	.text.timer_counter_up_direction,"ax",%progbits
 852              		.align	1
 853              		.global	timer_counter_up_direction
 854              		.syntax unified
 855              		.thumb
 856              		.thumb_func
 858              	timer_counter_up_direction:
 859              	.LFB66:
 277:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 278:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 21


 279:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      set TIMER counter up direction
 280:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 281:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 282:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 283:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 284:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 285:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 860              		.loc 1 285 1
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 8
 863              		@ frame_needed = 1, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 865 0000 80B4     		push	{r7}
 866              	.LCFI59:
 867              		.cfi_def_cfa_offset 4
 868              		.cfi_offset 7, -4
 869 0002 83B0     		sub	sp, sp, #12
 870              	.LCFI60:
 871              		.cfi_def_cfa_offset 16
 872 0004 00AF     		add	r7, sp, #0
 873              	.LCFI61:
 874              		.cfi_def_cfa_register 7
 875 0006 7860     		str	r0, [r7, #4]
 286:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 876              		.loc 1 286 5
 877 0008 7B68     		ldr	r3, [r7, #4]
 878 000a 1A68     		ldr	r2, [r3]
 879 000c 7B68     		ldr	r3, [r7, #4]
 880              		.loc 1 286 30
 881 000e 22F01002 		bic	r2, r2, #16
 882 0012 1A60     		str	r2, [r3]
 287:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 883              		.loc 1 287 1
 884 0014 00BF     		nop
 885 0016 0C37     		adds	r7, r7, #12
 886              	.LCFI62:
 887              		.cfi_def_cfa_offset 4
 888 0018 BD46     		mov	sp, r7
 889              	.LCFI63:
 890              		.cfi_def_cfa_register 13
 891              		@ sp needed
 892 001a 80BC     		pop	{r7}
 893              	.LCFI64:
 894              		.cfi_restore 7
 895              		.cfi_def_cfa_offset 0
 896 001c 7047     		bx	lr
 897              		.cfi_endproc
 898              	.LFE66:
 900              		.section	.text.timer_counter_down_direction,"ax",%progbits
 901              		.align	1
 902              		.global	timer_counter_down_direction
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
 907              	timer_counter_down_direction:
 908              	.LFB67:
 288:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 22


 289:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 290:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      set TIMER counter down direction
 291:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 292:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 293:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 294:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 295:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 909              		.loc 1 296 1
 910              		.cfi_startproc
 911              		@ args = 0, pretend = 0, frame = 8
 912              		@ frame_needed = 1, uses_anonymous_args = 0
 913              		@ link register save eliminated.
 914 0000 80B4     		push	{r7}
 915              	.LCFI65:
 916              		.cfi_def_cfa_offset 4
 917              		.cfi_offset 7, -4
 918 0002 83B0     		sub	sp, sp, #12
 919              	.LCFI66:
 920              		.cfi_def_cfa_offset 16
 921 0004 00AF     		add	r7, sp, #0
 922              	.LCFI67:
 923              		.cfi_def_cfa_register 7
 924 0006 7860     		str	r0, [r7, #4]
 297:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 925              		.loc 1 297 5
 926 0008 7B68     		ldr	r3, [r7, #4]
 927 000a 1A68     		ldr	r2, [r3]
 928 000c 7B68     		ldr	r3, [r7, #4]
 929              		.loc 1 297 30
 930 000e 42F01002 		orr	r2, r2, #16
 931 0012 1A60     		str	r2, [r3]
 298:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 932              		.loc 1 298 1
 933 0014 00BF     		nop
 934 0016 0C37     		adds	r7, r7, #12
 935              	.LCFI68:
 936              		.cfi_def_cfa_offset 4
 937 0018 BD46     		mov	sp, r7
 938              	.LCFI69:
 939              		.cfi_def_cfa_register 13
 940              		@ sp needed
 941 001a 80BC     		pop	{r7}
 942              	.LCFI70:
 943              		.cfi_restore 7
 944              		.cfi_def_cfa_offset 0
 945 001c 7047     		bx	lr
 946              		.cfi_endproc
 947              	.LFE67:
 949              		.section	.text.timer_prescaler_config,"ax",%progbits
 950              		.align	1
 951              		.global	timer_prescaler_config
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 956              	timer_prescaler_config:
 957              	.LFB68:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 23


 299:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 300:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER prescaler
 302:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 303:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  prescaler: prescaler value
 304:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  pscreload: prescaler reload mode
 305:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 306:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 307:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 308:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 309:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 310:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 311:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint32_t pscreload)
 312:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 958              		.loc 1 312 1
 959              		.cfi_startproc
 960              		@ args = 0, pretend = 0, frame = 16
 961              		@ frame_needed = 1, uses_anonymous_args = 0
 962              		@ link register save eliminated.
 963 0000 80B4     		push	{r7}
 964              	.LCFI71:
 965              		.cfi_def_cfa_offset 4
 966              		.cfi_offset 7, -4
 967 0002 85B0     		sub	sp, sp, #20
 968              	.LCFI72:
 969              		.cfi_def_cfa_offset 24
 970 0004 00AF     		add	r7, sp, #0
 971              	.LCFI73:
 972              		.cfi_def_cfa_register 7
 973 0006 F860     		str	r0, [r7, #12]
 974 0008 0B46     		mov	r3, r1
 975 000a 7A60     		str	r2, [r7, #4]
 976 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 313:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 977              		.loc 1 313 5
 978 000e FB68     		ldr	r3, [r7, #12]
 979 0010 2833     		adds	r3, r3, #40
 980 0012 1A46     		mov	r2, r3
 981              		.loc 1 313 31
 982 0014 7B89     		ldrh	r3, [r7, #10]
 983              		.loc 1 313 29
 984 0016 1360     		str	r3, [r2]
 314:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     
 315:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 985              		.loc 1 315 7
 986 0018 7B68     		ldr	r3, [r7, #4]
 987 001a 012B     		cmp	r3, #1
 988 001c 07D1     		bne	.L35
 316:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 989              		.loc 1 316 9
 990 001e FB68     		ldr	r3, [r7, #12]
 991 0020 1433     		adds	r3, r3, #20
 992 0022 1B68     		ldr	r3, [r3]
 993 0024 FA68     		ldr	r2, [r7, #12]
 994 0026 1432     		adds	r2, r2, #20
 995              		.loc 1 316 35
 996 0028 43F00103 		orr	r3, r3, #1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 24


 997 002c 1360     		str	r3, [r2]
 998              	.L35:
 317:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 318:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 999              		.loc 1 318 1
 1000 002e 00BF     		nop
 1001 0030 1437     		adds	r7, r7, #20
 1002              	.LCFI74:
 1003              		.cfi_def_cfa_offset 4
 1004 0032 BD46     		mov	sp, r7
 1005              	.LCFI75:
 1006              		.cfi_def_cfa_register 13
 1007              		@ sp needed
 1008 0034 80BC     		pop	{r7}
 1009              	.LCFI76:
 1010              		.cfi_restore 7
 1011              		.cfi_def_cfa_offset 0
 1012 0036 7047     		bx	lr
 1013              		.cfi_endproc
 1014              	.LFE68:
 1016              		.section	.text.timer_repetition_value_config,"ax",%progbits
 1017              		.align	1
 1018              		.global	timer_repetition_value_config
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1023              	timer_repetition_value_config:
 1024              	.LFB69:
 319:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 320:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 321:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER repetition register value
 322:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 323:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 324:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 325:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 326:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 327:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint8_t repetition)
 328:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1025              		.loc 1 328 1
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 8
 1028              		@ frame_needed = 1, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 1030 0000 80B4     		push	{r7}
 1031              	.LCFI77:
 1032              		.cfi_def_cfa_offset 4
 1033              		.cfi_offset 7, -4
 1034 0002 83B0     		sub	sp, sp, #12
 1035              	.LCFI78:
 1036              		.cfi_def_cfa_offset 16
 1037 0004 00AF     		add	r7, sp, #0
 1038              	.LCFI79:
 1039              		.cfi_def_cfa_register 7
 1040 0006 7860     		str	r0, [r7, #4]
 1041 0008 0B46     		mov	r3, r1
 1042 000a FB70     		strb	r3, [r7, #3]
 329:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 25


 1043              		.loc 1 329 5
 1044 000c 7B68     		ldr	r3, [r7, #4]
 1045 000e 3033     		adds	r3, r3, #48
 1046 0010 1A46     		mov	r2, r3
 1047              		.loc 1 329 32
 1048 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1049              		.loc 1 329 30
 1050 0014 1360     		str	r3, [r2]
 330:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** } 
 1051              		.loc 1 330 1
 1052 0016 00BF     		nop
 1053 0018 0C37     		adds	r7, r7, #12
 1054              	.LCFI80:
 1055              		.cfi_def_cfa_offset 4
 1056 001a BD46     		mov	sp, r7
 1057              	.LCFI81:
 1058              		.cfi_def_cfa_register 13
 1059              		@ sp needed
 1060 001c 80BC     		pop	{r7}
 1061              	.LCFI82:
 1062              		.cfi_restore 7
 1063              		.cfi_def_cfa_offset 0
 1064 001e 7047     		bx	lr
 1065              		.cfi_endproc
 1066              	.LFE69:
 1068              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 1069              		.align	1
 1070              		.global	timer_autoreload_value_config
 1071              		.syntax unified
 1072              		.thumb
 1073              		.thumb_func
 1075              	timer_autoreload_value_config:
 1076              	.LFB70:
 331:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****  
 332:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 333:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER autoreload register value
 334:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 335:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 336:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 337:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 338:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */         
 339:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)
 340:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1077              		.loc 1 340 1
 1078              		.cfi_startproc
 1079              		@ args = 0, pretend = 0, frame = 8
 1080              		@ frame_needed = 1, uses_anonymous_args = 0
 1081              		@ link register save eliminated.
 1082 0000 80B4     		push	{r7}
 1083              	.LCFI83:
 1084              		.cfi_def_cfa_offset 4
 1085              		.cfi_offset 7, -4
 1086 0002 83B0     		sub	sp, sp, #12
 1087              	.LCFI84:
 1088              		.cfi_def_cfa_offset 16
 1089 0004 00AF     		add	r7, sp, #0
 1090              	.LCFI85:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 26


 1091              		.cfi_def_cfa_register 7
 1092 0006 7860     		str	r0, [r7, #4]
 1093 0008 3960     		str	r1, [r7]
 341:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 1094              		.loc 1 341 5
 1095 000a 7B68     		ldr	r3, [r7, #4]
 1096 000c 2C33     		adds	r3, r3, #44
 1097 000e 1A46     		mov	r2, r3
 1098              		.loc 1 341 29
 1099 0010 3B68     		ldr	r3, [r7]
 1100 0012 1360     		str	r3, [r2]
 342:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1101              		.loc 1 342 1
 1102 0014 00BF     		nop
 1103 0016 0C37     		adds	r7, r7, #12
 1104              	.LCFI86:
 1105              		.cfi_def_cfa_offset 4
 1106 0018 BD46     		mov	sp, r7
 1107              	.LCFI87:
 1108              		.cfi_def_cfa_register 13
 1109              		@ sp needed
 1110 001a 80BC     		pop	{r7}
 1111              	.LCFI88:
 1112              		.cfi_restore 7
 1113              		.cfi_def_cfa_offset 0
 1114 001c 7047     		bx	lr
 1115              		.cfi_endproc
 1116              	.LFE70:
 1118              		.section	.text.timer_counter_value_config,"ax",%progbits
 1119              		.align	1
 1120              		.global	timer_counter_value_config
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1125              	timer_counter_value_config:
 1126              	.LFB71:
 343:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 344:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 345:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER counter register value
 346:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 347:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  counter: the counter value
 348:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 349:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 350:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */         
 351:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint32_t counter)
 352:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1127              		.loc 1 352 1
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 8
 1130              		@ frame_needed = 1, uses_anonymous_args = 0
 1131              		@ link register save eliminated.
 1132 0000 80B4     		push	{r7}
 1133              	.LCFI89:
 1134              		.cfi_def_cfa_offset 4
 1135              		.cfi_offset 7, -4
 1136 0002 83B0     		sub	sp, sp, #12
 1137              	.LCFI90:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 27


 1138              		.cfi_def_cfa_offset 16
 1139 0004 00AF     		add	r7, sp, #0
 1140              	.LCFI91:
 1141              		.cfi_def_cfa_register 7
 1142 0006 7860     		str	r0, [r7, #4]
 1143 0008 3960     		str	r1, [r7]
 353:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 1144              		.loc 1 353 5
 1145 000a 7B68     		ldr	r3, [r7, #4]
 1146 000c 2433     		adds	r3, r3, #36
 1147 000e 1A46     		mov	r2, r3
 1148              		.loc 1 353 29
 1149 0010 3B68     		ldr	r3, [r7]
 1150 0012 1360     		str	r3, [r2]
 354:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1151              		.loc 1 354 1
 1152 0014 00BF     		nop
 1153 0016 0C37     		adds	r7, r7, #12
 1154              	.LCFI92:
 1155              		.cfi_def_cfa_offset 4
 1156 0018 BD46     		mov	sp, r7
 1157              	.LCFI93:
 1158              		.cfi_def_cfa_register 13
 1159              		@ sp needed
 1160 001a 80BC     		pop	{r7}
 1161              	.LCFI94:
 1162              		.cfi_restore 7
 1163              		.cfi_def_cfa_offset 0
 1164 001c 7047     		bx	lr
 1165              		.cfi_endproc
 1166              	.LFE71:
 1168              		.section	.text.timer_counter_read,"ax",%progbits
 1169              		.align	1
 1170              		.global	timer_counter_read
 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1175              	timer_counter_read:
 1176              	.LFB72:
 355:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 356:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 357:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      read TIMER counter value
 358:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 359:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 360:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     counter value
 361:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */         
 362:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 363:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1177              		.loc 1 363 1
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 16
 1180              		@ frame_needed = 1, uses_anonymous_args = 0
 1181              		@ link register save eliminated.
 1182 0000 80B4     		push	{r7}
 1183              	.LCFI95:
 1184              		.cfi_def_cfa_offset 4
 1185              		.cfi_offset 7, -4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 28


 1186 0002 85B0     		sub	sp, sp, #20
 1187              	.LCFI96:
 1188              		.cfi_def_cfa_offset 24
 1189 0004 00AF     		add	r7, sp, #0
 1190              	.LCFI97:
 1191              		.cfi_def_cfa_register 7
 1192 0006 7860     		str	r0, [r7, #4]
 364:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     uint32_t count_value = 0U;
 1193              		.loc 1 364 14
 1194 0008 0023     		movs	r3, #0
 1195 000a FB60     		str	r3, [r7, #12]
 365:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     count_value = TIMER_CNT(timer_periph);
 1196              		.loc 1 365 19
 1197 000c 7B68     		ldr	r3, [r7, #4]
 1198 000e 2433     		adds	r3, r3, #36
 1199              		.loc 1 365 17
 1200 0010 1B68     		ldr	r3, [r3]
 1201 0012 FB60     		str	r3, [r7, #12]
 366:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     return (count_value);
 1202              		.loc 1 366 12
 1203 0014 FB68     		ldr	r3, [r7, #12]
 367:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1204              		.loc 1 367 1
 1205 0016 1846     		mov	r0, r3
 1206 0018 1437     		adds	r7, r7, #20
 1207              	.LCFI98:
 1208              		.cfi_def_cfa_offset 4
 1209 001a BD46     		mov	sp, r7
 1210              	.LCFI99:
 1211              		.cfi_def_cfa_register 13
 1212              		@ sp needed
 1213 001c 80BC     		pop	{r7}
 1214              	.LCFI100:
 1215              		.cfi_restore 7
 1216              		.cfi_def_cfa_offset 0
 1217 001e 7047     		bx	lr
 1218              		.cfi_endproc
 1219              	.LFE72:
 1221              		.section	.text.timer_prescaler_read,"ax",%progbits
 1222              		.align	1
 1223              		.global	timer_prescaler_read
 1224              		.syntax unified
 1225              		.thumb
 1226              		.thumb_func
 1228              	timer_prescaler_read:
 1229              	.LFB73:
 368:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 369:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 370:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      read TIMER prescaler value
 371:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 372:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 373:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     prescaler register value
 374:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */         
 375:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 376:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1230              		.loc 1 376 1
 1231              		.cfi_startproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 29


 1232              		@ args = 0, pretend = 0, frame = 16
 1233              		@ frame_needed = 1, uses_anonymous_args = 0
 1234              		@ link register save eliminated.
 1235 0000 80B4     		push	{r7}
 1236              	.LCFI101:
 1237              		.cfi_def_cfa_offset 4
 1238              		.cfi_offset 7, -4
 1239 0002 85B0     		sub	sp, sp, #20
 1240              	.LCFI102:
 1241              		.cfi_def_cfa_offset 24
 1242 0004 00AF     		add	r7, sp, #0
 1243              	.LCFI103:
 1244              		.cfi_def_cfa_register 7
 1245 0006 7860     		str	r0, [r7, #4]
 377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     uint16_t prescaler_value = 0U;
 1246              		.loc 1 377 14
 1247 0008 0023     		movs	r3, #0
 1248 000a FB81     		strh	r3, [r7, #14]	@ movhi
 378:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 1249              		.loc 1 378 34
 1250 000c 7B68     		ldr	r3, [r7, #4]
 1251 000e 2833     		adds	r3, r3, #40
 1252 0010 1B68     		ldr	r3, [r3]
 1253              		.loc 1 378 21
 1254 0012 FB81     		strh	r3, [r7, #14]	@ movhi
 379:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     return (prescaler_value);
 1255              		.loc 1 379 12
 1256 0014 FB89     		ldrh	r3, [r7, #14]
 380:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1257              		.loc 1 380 1
 1258 0016 1846     		mov	r0, r3
 1259 0018 1437     		adds	r7, r7, #20
 1260              	.LCFI104:
 1261              		.cfi_def_cfa_offset 4
 1262 001a BD46     		mov	sp, r7
 1263              	.LCFI105:
 1264              		.cfi_def_cfa_register 13
 1265              		@ sp needed
 1266 001c 80BC     		pop	{r7}
 1267              	.LCFI106:
 1268              		.cfi_restore 7
 1269              		.cfi_def_cfa_offset 0
 1270 001e 7047     		bx	lr
 1271              		.cfi_endproc
 1272              	.LFE73:
 1274              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 1275              		.align	1
 1276              		.global	timer_single_pulse_mode_config
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1281              	timer_single_pulse_mode_config:
 1282              	.LFB74:
 381:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 382:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 383:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER single pulse mode
 384:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 30


 385:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  spmode:
 386:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 387:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 388:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 389:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 390:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 391:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 392:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 393:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1283              		.loc 1 393 1
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 8
 1286              		@ frame_needed = 1, uses_anonymous_args = 0
 1287              		@ link register save eliminated.
 1288 0000 80B4     		push	{r7}
 1289              	.LCFI107:
 1290              		.cfi_def_cfa_offset 4
 1291              		.cfi_offset 7, -4
 1292 0002 83B0     		sub	sp, sp, #12
 1293              	.LCFI108:
 1294              		.cfi_def_cfa_offset 16
 1295 0004 00AF     		add	r7, sp, #0
 1296              	.LCFI109:
 1297              		.cfi_def_cfa_register 7
 1298 0006 7860     		str	r0, [r7, #4]
 1299 0008 3960     		str	r1, [r7]
 394:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 1300              		.loc 1 394 7
 1301 000a 3B68     		ldr	r3, [r7]
 1302 000c 082B     		cmp	r3, #8
 1303 000e 06D1     		bne	.L44
 395:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 1304              		.loc 1 395 9
 1305 0010 7B68     		ldr	r3, [r7, #4]
 1306 0012 1A68     		ldr	r2, [r3]
 1307 0014 7B68     		ldr	r3, [r7, #4]
 1308              		.loc 1 395 34
 1309 0016 42F00802 		orr	r2, r2, #8
 1310 001a 1A60     		str	r2, [r3]
 396:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 398:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 399:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* illegal parameters */        
 400:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1311              		.loc 1 401 1
 1312 001c 08E0     		b	.L46
 1313              	.L44:
 396:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 1314              		.loc 1 396 13
 1315 001e 3B68     		ldr	r3, [r7]
 1316 0020 002B     		cmp	r3, #0
 1317 0022 05D1     		bne	.L46
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 1318              		.loc 1 397 9
 1319 0024 7B68     		ldr	r3, [r7, #4]
 1320 0026 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 31


 1321 0028 7B68     		ldr	r3, [r7, #4]
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 1322              		.loc 1 397 34
 1323 002a 22F00802 		bic	r2, r2, #8
 1324 002e 1A60     		str	r2, [r3]
 1325              	.L46:
 1326              		.loc 1 401 1
 1327 0030 00BF     		nop
 1328 0032 0C37     		adds	r7, r7, #12
 1329              	.LCFI110:
 1330              		.cfi_def_cfa_offset 4
 1331 0034 BD46     		mov	sp, r7
 1332              	.LCFI111:
 1333              		.cfi_def_cfa_register 13
 1334              		@ sp needed
 1335 0036 80BC     		pop	{r7}
 1336              	.LCFI112:
 1337              		.cfi_restore 7
 1338              		.cfi_def_cfa_offset 0
 1339 0038 7047     		bx	lr
 1340              		.cfi_endproc
 1341              	.LFE74:
 1343              		.section	.text.timer_update_source_config,"ax",%progbits
 1344              		.align	1
 1345              		.global	timer_update_source_config
 1346              		.syntax unified
 1347              		.thumb
 1348              		.thumb_func
 1350              	timer_update_source_config:
 1351              	.LFB75:
 402:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 403:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 404:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER update source 
 405:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 406:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  update:
 407:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 408:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 409:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                   or the slave mode controller trigger
 410:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 411:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 412:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 413:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 414:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 415:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1352              		.loc 1 415 1
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 8
 1355              		@ frame_needed = 1, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 1357 0000 80B4     		push	{r7}
 1358              	.LCFI113:
 1359              		.cfi_def_cfa_offset 4
 1360              		.cfi_offset 7, -4
 1361 0002 83B0     		sub	sp, sp, #12
 1362              	.LCFI114:
 1363              		.cfi_def_cfa_offset 16
 1364 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 32


 1365              	.LCFI115:
 1366              		.cfi_def_cfa_register 7
 1367 0006 7860     		str	r0, [r7, #4]
 1368 0008 3960     		str	r1, [r7]
 416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 1369              		.loc 1 416 7
 1370 000a 3B68     		ldr	r3, [r7]
 1371 000c 042B     		cmp	r3, #4
 1372 000e 06D1     		bne	.L48
 417:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 1373              		.loc 1 417 9
 1374 0010 7B68     		ldr	r3, [r7, #4]
 1375 0012 1A68     		ldr	r2, [r3]
 1376 0014 7B68     		ldr	r3, [r7, #4]
 1377              		.loc 1 417 34
 1378 0016 42F00402 		orr	r2, r2, #4
 1379 001a 1A60     		str	r2, [r3]
 418:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 420:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 421:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* illegal parameters */
 422:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 423:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1380              		.loc 1 423 1
 1381 001c 08E0     		b	.L50
 1382              	.L48:
 418:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 1383              		.loc 1 418 13
 1384 001e 3B68     		ldr	r3, [r7]
 1385 0020 002B     		cmp	r3, #0
 1386 0022 05D1     		bne	.L50
 419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 1387              		.loc 1 419 9
 1388 0024 7B68     		ldr	r3, [r7, #4]
 1389 0026 1A68     		ldr	r2, [r3]
 1390 0028 7B68     		ldr	r3, [r7, #4]
 419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 1391              		.loc 1 419 34
 1392 002a 22F00402 		bic	r2, r2, #4
 1393 002e 1A60     		str	r2, [r3]
 1394              	.L50:
 1395              		.loc 1 423 1
 1396 0030 00BF     		nop
 1397 0032 0C37     		adds	r7, r7, #12
 1398              	.LCFI116:
 1399              		.cfi_def_cfa_offset 4
 1400 0034 BD46     		mov	sp, r7
 1401              	.LCFI117:
 1402              		.cfi_def_cfa_register 13
 1403              		@ sp needed
 1404 0036 80BC     		pop	{r7}
 1405              	.LCFI118:
 1406              		.cfi_restore 7
 1407              		.cfi_def_cfa_offset 0
 1408 0038 7047     		bx	lr
 1409              		.cfi_endproc
 1410              	.LFE75:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 33


 1412              		.section	.text.timer_dma_enable,"ax",%progbits
 1413              		.align	1
 1414              		.global	timer_dma_enable
 1415              		.syntax unified
 1416              		.thumb
 1417              		.thumb_func
 1419              	timer_dma_enable:
 1420              	.LFB76:
 424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 425:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable the TIMER DMA
 427:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 428:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  dma: timer DMA source enable
 429:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable,TIMERx(x=0..7)
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable,TIMERx(x=0..4,7)
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable,TIMERx(x=0..4,7)
 433:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable,TIMERx(x=0..4,7)
 434:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable,TIMERx(x=0..4,7)
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request enable,TIMERx(x=0,7)
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable,TIMERx(x=0..4,7)
 437:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 438:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 441:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1421              		.loc 1 441 1
 1422              		.cfi_startproc
 1423              		@ args = 0, pretend = 0, frame = 8
 1424              		@ frame_needed = 1, uses_anonymous_args = 0
 1425              		@ link register save eliminated.
 1426 0000 80B4     		push	{r7}
 1427              	.LCFI119:
 1428              		.cfi_def_cfa_offset 4
 1429              		.cfi_offset 7, -4
 1430 0002 83B0     		sub	sp, sp, #12
 1431              	.LCFI120:
 1432              		.cfi_def_cfa_offset 16
 1433 0004 00AF     		add	r7, sp, #0
 1434              	.LCFI121:
 1435              		.cfi_def_cfa_register 7
 1436 0006 7860     		str	r0, [r7, #4]
 1437 0008 0B46     		mov	r3, r1
 1438 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 1439              		.loc 1 442 5
 1440 000c 7B68     		ldr	r3, [r7, #4]
 1441 000e 0C33     		adds	r3, r3, #12
 1442 0010 1A68     		ldr	r2, [r3]
 1443              		.loc 1 442 37
 1444 0012 7B88     		ldrh	r3, [r7, #2]
 1445              		.loc 1 442 5
 1446 0014 7968     		ldr	r1, [r7, #4]
 1447 0016 0C31     		adds	r1, r1, #12
 1448              		.loc 1 442 34
 1449 0018 1343     		orrs	r3, r3, r2
 1450 001a 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 34


 443:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1451              		.loc 1 443 1
 1452 001c 00BF     		nop
 1453 001e 0C37     		adds	r7, r7, #12
 1454              	.LCFI122:
 1455              		.cfi_def_cfa_offset 4
 1456 0020 BD46     		mov	sp, r7
 1457              	.LCFI123:
 1458              		.cfi_def_cfa_register 13
 1459              		@ sp needed
 1460 0022 80BC     		pop	{r7}
 1461              	.LCFI124:
 1462              		.cfi_restore 7
 1463              		.cfi_def_cfa_offset 0
 1464 0024 7047     		bx	lr
 1465              		.cfi_endproc
 1466              	.LFE76:
 1468              		.section	.text.timer_dma_disable,"ax",%progbits
 1469              		.align	1
 1470              		.global	timer_dma_disable
 1471              		.syntax unified
 1472              		.thumb
 1473              		.thumb_func
 1475              	timer_dma_disable:
 1476              	.LFB77:
 444:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 445:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 446:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      disable the TIMER DMA
 447:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 448:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  dma: timer DMA source disable
 449:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 450:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA disable,TIMERx(x=0..7)
 451:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA disable,TIMERx(x=0..4,7)
 452:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA disable,TIMERx(x=0..4,7)
 453:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA disable,TIMERx(x=0..4,7)
 454:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA disable,TIMERx(x=0..4,7)
 455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request disable,TIMERx(x=0,7)
 456:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA disable,TIMERx(x=0..4,7)
 457:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 458:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 459:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 460:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 461:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1477              		.loc 1 461 1
 1478              		.cfi_startproc
 1479              		@ args = 0, pretend = 0, frame = 8
 1480              		@ frame_needed = 1, uses_anonymous_args = 0
 1481              		@ link register save eliminated.
 1482 0000 80B4     		push	{r7}
 1483              	.LCFI125:
 1484              		.cfi_def_cfa_offset 4
 1485              		.cfi_offset 7, -4
 1486 0002 83B0     		sub	sp, sp, #12
 1487              	.LCFI126:
 1488              		.cfi_def_cfa_offset 16
 1489 0004 00AF     		add	r7, sp, #0
 1490              	.LCFI127:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 35


 1491              		.cfi_def_cfa_register 7
 1492 0006 7860     		str	r0, [r7, #4]
 1493 0008 0B46     		mov	r3, r1
 1494 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 462:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 1495              		.loc 1 462 5
 1496 000c 7B68     		ldr	r3, [r7, #4]
 1497 000e 0C33     		adds	r3, r3, #12
 1498 0010 1A68     		ldr	r2, [r3]
 1499              		.loc 1 462 39
 1500 0012 7B88     		ldrh	r3, [r7, #2]
 1501              		.loc 1 462 38
 1502 0014 DB43     		mvns	r3, r3
 1503              		.loc 1 462 5
 1504 0016 7968     		ldr	r1, [r7, #4]
 1505 0018 0C31     		adds	r1, r1, #12
 1506              		.loc 1 462 34
 1507 001a 1340     		ands	r3, r3, r2
 1508 001c 0B60     		str	r3, [r1]
 463:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1509              		.loc 1 463 1
 1510 001e 00BF     		nop
 1511 0020 0C37     		adds	r7, r7, #12
 1512              	.LCFI128:
 1513              		.cfi_def_cfa_offset 4
 1514 0022 BD46     		mov	sp, r7
 1515              	.LCFI129:
 1516              		.cfi_def_cfa_register 13
 1517              		@ sp needed
 1518 0024 80BC     		pop	{r7}
 1519              	.LCFI130:
 1520              		.cfi_restore 7
 1521              		.cfi_def_cfa_offset 0
 1522 0026 7047     		bx	lr
 1523              		.cfi_endproc
 1524              	.LFE77:
 1526              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1527              		.align	1
 1528              		.global	timer_channel_dma_request_source_select
 1529              		.syntax unified
 1530              		.thumb
 1531              		.thumb_func
 1533              	timer_channel_dma_request_source_select:
 1534              	.LFB78:
 464:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 465:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 466:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      channel DMA request source selection
 467:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 468:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 469:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 470:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 471:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 472:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 473:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 474:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 475:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint32_t dma_request)
 476:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 36


 1535              		.loc 1 476 1
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 8
 1538              		@ frame_needed = 1, uses_anonymous_args = 0
 1539              		@ link register save eliminated.
 1540 0000 80B4     		push	{r7}
 1541              	.LCFI131:
 1542              		.cfi_def_cfa_offset 4
 1543              		.cfi_offset 7, -4
 1544 0002 83B0     		sub	sp, sp, #12
 1545              	.LCFI132:
 1546              		.cfi_def_cfa_offset 16
 1547 0004 00AF     		add	r7, sp, #0
 1548              	.LCFI133:
 1549              		.cfi_def_cfa_register 7
 1550 0006 7860     		str	r0, [r7, #4]
 1551 0008 3960     		str	r1, [r7]
 477:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 1552              		.loc 1 477 7
 1553 000a 3B68     		ldr	r3, [r7]
 1554 000c 082B     		cmp	r3, #8
 1555 000e 08D1     		bne	.L54
 478:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1556              		.loc 1 478 9
 1557 0010 7B68     		ldr	r3, [r7, #4]
 1558 0012 0433     		adds	r3, r3, #4
 1559 0014 1B68     		ldr	r3, [r3]
 1560 0016 7A68     		ldr	r2, [r7, #4]
 1561 0018 0432     		adds	r2, r2, #4
 1562              		.loc 1 478 34
 1563 001a 43F00803 		orr	r3, r3, #8
 1564 001e 1360     		str	r3, [r2]
 479:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 481:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 482:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* illegal parameters */        
 483:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 484:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1565              		.loc 1 484 1
 1566 0020 0AE0     		b	.L56
 1567              	.L54:
 479:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1568              		.loc 1 479 13
 1569 0022 3B68     		ldr	r3, [r7]
 1570 0024 002B     		cmp	r3, #0
 1571 0026 07D1     		bne	.L56
 480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 1572              		.loc 1 480 9
 1573 0028 7B68     		ldr	r3, [r7, #4]
 1574 002a 0433     		adds	r3, r3, #4
 1575 002c 1B68     		ldr	r3, [r3]
 1576 002e 7A68     		ldr	r2, [r7, #4]
 1577 0030 0432     		adds	r2, r2, #4
 480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 1578              		.loc 1 480 34
 1579 0032 23F00803 		bic	r3, r3, #8
 1580 0036 1360     		str	r3, [r2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 37


 1581              	.L56:
 1582              		.loc 1 484 1
 1583 0038 00BF     		nop
 1584 003a 0C37     		adds	r7, r7, #12
 1585              	.LCFI134:
 1586              		.cfi_def_cfa_offset 4
 1587 003c BD46     		mov	sp, r7
 1588              	.LCFI135:
 1589              		.cfi_def_cfa_register 13
 1590              		@ sp needed
 1591 003e 80BC     		pop	{r7}
 1592              	.LCFI136:
 1593              		.cfi_restore 7
 1594              		.cfi_def_cfa_offset 0
 1595 0040 7047     		bx	lr
 1596              		.cfi_endproc
 1597              	.LFE78:
 1599              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1600              		.align	1
 1601              		.global	timer_dma_transfer_config
 1602              		.syntax unified
 1603              		.thumb
 1604              		.thumb_func
 1606              	timer_dma_transfer_config:
 1607              	.LFB79:
 485:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 486:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 487:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure the TIMER DMA transfer
 488:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 489:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  dma_baseaddr:
 490:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 491:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 492:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 493:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 494:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 495:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 496:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 497:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 498:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 499:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 500:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 502:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 504:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 506:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 508:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0,7)
 509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 510:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  dma_lenth:
 511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 512:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 514:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 516:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 38


 517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1608              		.loc 1 517 1
 1609              		.cfi_startproc
 1610              		@ args = 0, pretend = 0, frame = 16
 1611              		@ frame_needed = 1, uses_anonymous_args = 0
 1612              		@ link register save eliminated.
 1613 0000 80B4     		push	{r7}
 1614              	.LCFI137:
 1615              		.cfi_def_cfa_offset 4
 1616              		.cfi_offset 7, -4
 1617 0002 85B0     		sub	sp, sp, #20
 1618              	.LCFI138:
 1619              		.cfi_def_cfa_offset 24
 1620 0004 00AF     		add	r7, sp, #0
 1621              	.LCFI139:
 1622              		.cfi_def_cfa_register 7
 1623 0006 F860     		str	r0, [r7, #12]
 1624 0008 B960     		str	r1, [r7, #8]
 1625 000a 7A60     		str	r2, [r7, #4]
 518:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1626              		.loc 1 518 5
 1627 000c FB68     		ldr	r3, [r7, #12]
 1628 000e 4833     		adds	r3, r3, #72
 1629 0010 1B68     		ldr	r3, [r3]
 1630 0012 FA68     		ldr	r2, [r7, #12]
 1631 0014 4832     		adds	r2, r2, #72
 1632              		.loc 1 518 32
 1633 0016 23F4F853 		bic	r3, r3, #7936
 1634 001a 23F01F03 		bic	r3, r3, #31
 1635 001e 1360     		str	r3, [r2]
 519:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1636              		.loc 1 519 5
 1637 0020 FB68     		ldr	r3, [r7, #12]
 1638 0022 4833     		adds	r3, r3, #72
 1639 0024 1A68     		ldr	r2, [r3]
 1640              		.loc 1 519 59
 1641 0026 B968     		ldr	r1, [r7, #8]
 1642 0028 7B68     		ldr	r3, [r7, #4]
 1643 002a 0B43     		orrs	r3, r3, r1
 1644              		.loc 1 519 5
 1645 002c F968     		ldr	r1, [r7, #12]
 1646 002e 4831     		adds	r1, r1, #72
 1647              		.loc 1 519 32
 1648 0030 1343     		orrs	r3, r3, r2
 1649 0032 0B60     		str	r3, [r1]
 520:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1650              		.loc 1 520 1
 1651 0034 00BF     		nop
 1652 0036 1437     		adds	r7, r7, #20
 1653              	.LCFI140:
 1654              		.cfi_def_cfa_offset 4
 1655 0038 BD46     		mov	sp, r7
 1656              	.LCFI141:
 1657              		.cfi_def_cfa_register 13
 1658              		@ sp needed
 1659 003a 80BC     		pop	{r7}
 1660              	.LCFI142:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 39


 1661              		.cfi_restore 7
 1662              		.cfi_def_cfa_offset 0
 1663 003c 7047     		bx	lr
 1664              		.cfi_endproc
 1665              	.LFE79:
 1667              		.section	.text.timer_event_software_generate,"ax",%progbits
 1668              		.align	1
 1669              		.global	timer_event_software_generate
 1670              		.syntax unified
 1671              		.thumb
 1672              		.thumb_func
 1674              	timer_event_software_generate:
 1675              	.LFB80:
 521:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 522:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 523:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      software generate events 
 524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 525:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  event: the timer software event generation sources
 526:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 one or more parameters can be selected which are shown as below:
 527:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event generation, TIMERx(x=0..13)
 528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation, TIMERx(x=0..
 529:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation, TIMERx(x=0..
 530:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation, TIMERx(x=0..
 531:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation, TIMERx(x=0..
 532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation, TIMERx(x=0,7) 
 533:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation, TIMERx(x=0..4,7,8,11)
 534:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation, TIMERx(x=0,7)
 535:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 536:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 537:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 538:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 539:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1676              		.loc 1 539 1
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 8
 1679              		@ frame_needed = 1, uses_anonymous_args = 0
 1680              		@ link register save eliminated.
 1681 0000 80B4     		push	{r7}
 1682              	.LCFI143:
 1683              		.cfi_def_cfa_offset 4
 1684              		.cfi_offset 7, -4
 1685 0002 83B0     		sub	sp, sp, #12
 1686              	.LCFI144:
 1687              		.cfi_def_cfa_offset 16
 1688 0004 00AF     		add	r7, sp, #0
 1689              	.LCFI145:
 1690              		.cfi_def_cfa_register 7
 1691 0006 7860     		str	r0, [r7, #4]
 1692 0008 0B46     		mov	r3, r1
 1693 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 540:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1694              		.loc 1 540 5
 1695 000c 7B68     		ldr	r3, [r7, #4]
 1696 000e 1433     		adds	r3, r3, #20
 1697 0010 1A68     		ldr	r2, [r3]
 1698              		.loc 1 540 34
 1699 0012 7B88     		ldrh	r3, [r7, #2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 40


 1700              		.loc 1 540 5
 1701 0014 7968     		ldr	r1, [r7, #4]
 1702 0016 1431     		adds	r1, r1, #20
 1703              		.loc 1 540 31
 1704 0018 1343     		orrs	r3, r3, r2
 1705 001a 0B60     		str	r3, [r1]
 541:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1706              		.loc 1 541 1
 1707 001c 00BF     		nop
 1708 001e 0C37     		adds	r7, r7, #12
 1709              	.LCFI146:
 1710              		.cfi_def_cfa_offset 4
 1711 0020 BD46     		mov	sp, r7
 1712              	.LCFI147:
 1713              		.cfi_def_cfa_register 13
 1714              		@ sp needed
 1715 0022 80BC     		pop	{r7}
 1716              	.LCFI148:
 1717              		.cfi_restore 7
 1718              		.cfi_def_cfa_offset 0
 1719 0024 7047     		bx	lr
 1720              		.cfi_endproc
 1721              	.LFE80:
 1723              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1724              		.align	1
 1725              		.global	timer_break_struct_para_init
 1726              		.syntax unified
 1727              		.thumb
 1728              		.thumb_func
 1730              	timer_break_struct_para_init:
 1731              	.LFB81:
 542:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 543:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 544:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 545:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 546:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 547:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 548:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 549:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 550:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1732              		.loc 1 550 1
 1733              		.cfi_startproc
 1734              		@ args = 0, pretend = 0, frame = 8
 1735              		@ frame_needed = 1, uses_anonymous_args = 0
 1736              		@ link register save eliminated.
 1737 0000 80B4     		push	{r7}
 1738              	.LCFI149:
 1739              		.cfi_def_cfa_offset 4
 1740              		.cfi_offset 7, -4
 1741 0002 83B0     		sub	sp, sp, #12
 1742              	.LCFI150:
 1743              		.cfi_def_cfa_offset 16
 1744 0004 00AF     		add	r7, sp, #0
 1745              	.LCFI151:
 1746              		.cfi_def_cfa_register 7
 1747 0006 7860     		str	r0, [r7, #4]
 551:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* initialize the break parameter struct member with the default value */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 41


 552:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1748              		.loc 1 552 32
 1749 0008 7B68     		ldr	r3, [r7, #4]
 1750 000a 0022     		movs	r2, #0
 1751 000c 1A80     		strh	r2, [r3]	@ movhi
 553:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1752              		.loc 1 553 32
 1753 000e 7B68     		ldr	r3, [r7, #4]
 1754 0010 0022     		movs	r2, #0
 1755 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 554:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     breakpara->deadtime        = 0U;
 1756              		.loc 1 554 32
 1757 0014 7B68     		ldr	r3, [r7, #4]
 1758 0016 0022     		movs	r2, #0
 1759 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 555:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1760              		.loc 1 555 32
 1761 001a 7B68     		ldr	r3, [r7, #4]
 1762 001c 0022     		movs	r2, #0
 1763 001e DA80     		strh	r2, [r3, #6]	@ movhi
 556:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1764              		.loc 1 556 32
 1765 0020 7B68     		ldr	r3, [r7, #4]
 1766 0022 0022     		movs	r2, #0
 1767 0024 1A81     		strh	r2, [r3, #8]	@ movhi
 557:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1768              		.loc 1 557 32
 1769 0026 7B68     		ldr	r3, [r7, #4]
 1770 0028 0022     		movs	r2, #0
 1771 002a 5A81     		strh	r2, [r3, #10]	@ movhi
 558:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1772              		.loc 1 558 32
 1773 002c 7B68     		ldr	r3, [r7, #4]
 1774 002e 0022     		movs	r2, #0
 1775 0030 9A81     		strh	r2, [r3, #12]	@ movhi
 559:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1776              		.loc 1 559 1
 1777 0032 00BF     		nop
 1778 0034 0C37     		adds	r7, r7, #12
 1779              	.LCFI152:
 1780              		.cfi_def_cfa_offset 4
 1781 0036 BD46     		mov	sp, r7
 1782              	.LCFI153:
 1783              		.cfi_def_cfa_register 13
 1784              		@ sp needed
 1785 0038 80BC     		pop	{r7}
 1786              	.LCFI154:
 1787              		.cfi_restore 7
 1788              		.cfi_def_cfa_offset 0
 1789 003a 7047     		bx	lr
 1790              		.cfi_endproc
 1791              	.LFE81:
 1793              		.section	.text.timer_break_config,"ax",%progbits
 1794              		.align	1
 1795              		.global	timer_break_config
 1796              		.syntax unified
 1797              		.thumb
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 42


 1798              		.thumb_func
 1800              	timer_break_config:
 1801              	.LFB82:
 560:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 561:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 562:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER break function 
 563:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 564:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 565:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 566:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 567:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 deadtime: 0~255
 568:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 569:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 570:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 571:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 572:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 573:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 574:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 575:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 576:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1802              		.loc 1 576 1
 1803              		.cfi_startproc
 1804              		@ args = 0, pretend = 0, frame = 8
 1805              		@ frame_needed = 1, uses_anonymous_args = 0
 1806              		@ link register save eliminated.
 1807 0000 80B4     		push	{r7}
 1808              	.LCFI155:
 1809              		.cfi_def_cfa_offset 4
 1810              		.cfi_offset 7, -4
 1811 0002 83B0     		sub	sp, sp, #12
 1812              	.LCFI156:
 1813              		.cfi_def_cfa_offset 16
 1814 0004 00AF     		add	r7, sp, #0
 1815              	.LCFI157:
 1816              		.cfi_def_cfa_register 7
 1817 0006 7860     		str	r0, [r7, #4]
 1818 0008 3960     		str	r1, [r7]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1819              		.loc 1 577 64
 1820 000a 3B68     		ldr	r3, [r7]
 1821 000c 1A88     		ldrh	r2, [r3]
 578:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1822              		.loc 1 578 64
 1823 000e 3B68     		ldr	r3, [r7]
 1824 0010 5B88     		ldrh	r3, [r3, #2]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1825              		.loc 1 577 32
 1826 0012 1343     		orrs	r3, r3, r2
 1827 0014 9AB2     		uxth	r2, r3
 579:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 1828              		.loc 1 579 64
 1829 0016 3B68     		ldr	r3, [r7]
 1830 0018 9B88     		ldrh	r3, [r3, #4]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1831              		.loc 1 577 32
 1832 001a 1343     		orrs	r3, r3, r2
 1833 001c 9AB2     		uxth	r2, r3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 43


 580:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 1834              		.loc 1 580 64
 1835 001e 3B68     		ldr	r3, [r7]
 1836 0020 DB88     		ldrh	r3, [r3, #6]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1837              		.loc 1 577 32
 1838 0022 1343     		orrs	r3, r3, r2
 1839 0024 9AB2     		uxth	r2, r3
 581:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1840              		.loc 1 581 64
 1841 0026 3B68     		ldr	r3, [r7]
 1842 0028 1B89     		ldrh	r3, [r3, #8]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1843              		.loc 1 577 32
 1844 002a 1343     		orrs	r3, r3, r2
 1845 002c 9AB2     		uxth	r2, r3
 582:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 1846              		.loc 1 582 64
 1847 002e 3B68     		ldr	r3, [r7]
 1848 0030 5B89     		ldrh	r3, [r3, #10]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1849              		.loc 1 577 32
 1850 0032 1343     		orrs	r3, r3, r2
 1851 0034 9AB2     		uxth	r2, r3
 583:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1852              		.loc 1 583 64
 1853 0036 3B68     		ldr	r3, [r7]
 1854 0038 9B89     		ldrh	r3, [r3, #12]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1855              		.loc 1 577 32
 1856 003a 1343     		orrs	r3, r3, r2
 1857 003c 9AB2     		uxth	r2, r3
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1858              		.loc 1 577 5
 1859 003e 7B68     		ldr	r3, [r7, #4]
 1860 0040 4433     		adds	r3, r3, #68
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1861              		.loc 1 577 30
 1862 0042 1A60     		str	r2, [r3]
 584:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1863              		.loc 1 584 1
 1864 0044 00BF     		nop
 1865 0046 0C37     		adds	r7, r7, #12
 1866              	.LCFI158:
 1867              		.cfi_def_cfa_offset 4
 1868 0048 BD46     		mov	sp, r7
 1869              	.LCFI159:
 1870              		.cfi_def_cfa_register 13
 1871              		@ sp needed
 1872 004a 80BC     		pop	{r7}
 1873              	.LCFI160:
 1874              		.cfi_restore 7
 1875              		.cfi_def_cfa_offset 0
 1876 004c 7047     		bx	lr
 1877              		.cfi_endproc
 1878              	.LFE82:
 1880              		.section	.text.timer_break_enable,"ax",%progbits
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 44


 1881              		.align	1
 1882              		.global	timer_break_enable
 1883              		.syntax unified
 1884              		.thumb
 1885              		.thumb_func
 1887              	timer_break_enable:
 1888              	.LFB83:
 585:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 586:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 587:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable TIMER break function
 588:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 589:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 590:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 591:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 592:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_break_enable(uint32_t timer_periph)
 593:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1889              		.loc 1 593 1
 1890              		.cfi_startproc
 1891              		@ args = 0, pretend = 0, frame = 8
 1892              		@ frame_needed = 1, uses_anonymous_args = 0
 1893              		@ link register save eliminated.
 1894 0000 80B4     		push	{r7}
 1895              	.LCFI161:
 1896              		.cfi_def_cfa_offset 4
 1897              		.cfi_offset 7, -4
 1898 0002 83B0     		sub	sp, sp, #12
 1899              	.LCFI162:
 1900              		.cfi_def_cfa_offset 16
 1901 0004 00AF     		add	r7, sp, #0
 1902              	.LCFI163:
 1903              		.cfi_def_cfa_register 7
 1904 0006 7860     		str	r0, [r7, #4]
 594:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1905              		.loc 1 594 5
 1906 0008 7B68     		ldr	r3, [r7, #4]
 1907 000a 4433     		adds	r3, r3, #68
 1908 000c 1B68     		ldr	r3, [r3]
 1909 000e 7A68     		ldr	r2, [r7, #4]
 1910 0010 4432     		adds	r2, r2, #68
 1911              		.loc 1 594 30
 1912 0012 43F48053 		orr	r3, r3, #4096
 1913 0016 1360     		str	r3, [r2]
 595:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1914              		.loc 1 595 1
 1915 0018 00BF     		nop
 1916 001a 0C37     		adds	r7, r7, #12
 1917              	.LCFI164:
 1918              		.cfi_def_cfa_offset 4
 1919 001c BD46     		mov	sp, r7
 1920              	.LCFI165:
 1921              		.cfi_def_cfa_register 13
 1922              		@ sp needed
 1923 001e 80BC     		pop	{r7}
 1924              	.LCFI166:
 1925              		.cfi_restore 7
 1926              		.cfi_def_cfa_offset 0
 1927 0020 7047     		bx	lr
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 45


 1928              		.cfi_endproc
 1929              	.LFE83:
 1931              		.section	.text.timer_break_disable,"ax",%progbits
 1932              		.align	1
 1933              		.global	timer_break_disable
 1934              		.syntax unified
 1935              		.thumb
 1936              		.thumb_func
 1938              	timer_break_disable:
 1939              	.LFB84:
 596:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 597:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 598:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      disable TIMER break function
 599:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 600:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 601:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 602:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 603:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_break_disable(uint32_t timer_periph)
 604:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1940              		.loc 1 604 1
 1941              		.cfi_startproc
 1942              		@ args = 0, pretend = 0, frame = 8
 1943              		@ frame_needed = 1, uses_anonymous_args = 0
 1944              		@ link register save eliminated.
 1945 0000 80B4     		push	{r7}
 1946              	.LCFI167:
 1947              		.cfi_def_cfa_offset 4
 1948              		.cfi_offset 7, -4
 1949 0002 83B0     		sub	sp, sp, #12
 1950              	.LCFI168:
 1951              		.cfi_def_cfa_offset 16
 1952 0004 00AF     		add	r7, sp, #0
 1953              	.LCFI169:
 1954              		.cfi_def_cfa_register 7
 1955 0006 7860     		str	r0, [r7, #4]
 605:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1956              		.loc 1 605 5
 1957 0008 7B68     		ldr	r3, [r7, #4]
 1958 000a 4433     		adds	r3, r3, #68
 1959 000c 1B68     		ldr	r3, [r3]
 1960 000e 7A68     		ldr	r2, [r7, #4]
 1961 0010 4432     		adds	r2, r2, #68
 1962              		.loc 1 605 30
 1963 0012 23F48053 		bic	r3, r3, #4096
 1964 0016 1360     		str	r3, [r2]
 606:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 1965              		.loc 1 606 1
 1966 0018 00BF     		nop
 1967 001a 0C37     		adds	r7, r7, #12
 1968              	.LCFI170:
 1969              		.cfi_def_cfa_offset 4
 1970 001c BD46     		mov	sp, r7
 1971              	.LCFI171:
 1972              		.cfi_def_cfa_register 13
 1973              		@ sp needed
 1974 001e 80BC     		pop	{r7}
 1975              	.LCFI172:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 46


 1976              		.cfi_restore 7
 1977              		.cfi_def_cfa_offset 0
 1978 0020 7047     		bx	lr
 1979              		.cfi_endproc
 1980              	.LFE84:
 1982              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1983              		.align	1
 1984              		.global	timer_automatic_output_enable
 1985              		.syntax unified
 1986              		.thumb
 1987              		.thumb_func
 1989              	timer_automatic_output_enable:
 1990              	.LFB85:
 607:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 608:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 609:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable TIMER output automatic function
 610:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 611:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 612:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 613:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 614:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 615:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 1991              		.loc 1 615 1
 1992              		.cfi_startproc
 1993              		@ args = 0, pretend = 0, frame = 8
 1994              		@ frame_needed = 1, uses_anonymous_args = 0
 1995              		@ link register save eliminated.
 1996 0000 80B4     		push	{r7}
 1997              	.LCFI173:
 1998              		.cfi_def_cfa_offset 4
 1999              		.cfi_offset 7, -4
 2000 0002 83B0     		sub	sp, sp, #12
 2001              	.LCFI174:
 2002              		.cfi_def_cfa_offset 16
 2003 0004 00AF     		add	r7, sp, #0
 2004              	.LCFI175:
 2005              		.cfi_def_cfa_register 7
 2006 0006 7860     		str	r0, [r7, #4]
 616:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 2007              		.loc 1 616 5
 2008 0008 7B68     		ldr	r3, [r7, #4]
 2009 000a 4433     		adds	r3, r3, #68
 2010 000c 1B68     		ldr	r3, [r3]
 2011 000e 7A68     		ldr	r2, [r7, #4]
 2012 0010 4432     		adds	r2, r2, #68
 2013              		.loc 1 616 30
 2014 0012 43F48043 		orr	r3, r3, #16384
 2015 0016 1360     		str	r3, [r2]
 617:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 2016              		.loc 1 617 1
 2017 0018 00BF     		nop
 2018 001a 0C37     		adds	r7, r7, #12
 2019              	.LCFI176:
 2020              		.cfi_def_cfa_offset 4
 2021 001c BD46     		mov	sp, r7
 2022              	.LCFI177:
 2023              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 47


 2024              		@ sp needed
 2025 001e 80BC     		pop	{r7}
 2026              	.LCFI178:
 2027              		.cfi_restore 7
 2028              		.cfi_def_cfa_offset 0
 2029 0020 7047     		bx	lr
 2030              		.cfi_endproc
 2031              	.LFE85:
 2033              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 2034              		.align	1
 2035              		.global	timer_automatic_output_disable
 2036              		.syntax unified
 2037              		.thumb
 2038              		.thumb_func
 2040              	timer_automatic_output_disable:
 2041              	.LFB86:
 618:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 619:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 620:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      disable TIMER output automatic function
 621:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 622:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 623:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 624:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 625:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 626:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 2042              		.loc 1 626 1
 2043              		.cfi_startproc
 2044              		@ args = 0, pretend = 0, frame = 8
 2045              		@ frame_needed = 1, uses_anonymous_args = 0
 2046              		@ link register save eliminated.
 2047 0000 80B4     		push	{r7}
 2048              	.LCFI179:
 2049              		.cfi_def_cfa_offset 4
 2050              		.cfi_offset 7, -4
 2051 0002 83B0     		sub	sp, sp, #12
 2052              	.LCFI180:
 2053              		.cfi_def_cfa_offset 16
 2054 0004 00AF     		add	r7, sp, #0
 2055              	.LCFI181:
 2056              		.cfi_def_cfa_register 7
 2057 0006 7860     		str	r0, [r7, #4]
 627:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 2058              		.loc 1 627 5
 2059 0008 7B68     		ldr	r3, [r7, #4]
 2060 000a 4433     		adds	r3, r3, #68
 2061 000c 1B68     		ldr	r3, [r3]
 2062 000e 7A68     		ldr	r2, [r7, #4]
 2063 0010 4432     		adds	r2, r2, #68
 2064              		.loc 1 627 30
 2065 0012 23F48043 		bic	r3, r3, #16384
 2066 0016 1360     		str	r3, [r2]
 628:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 2067              		.loc 1 628 1
 2068 0018 00BF     		nop
 2069 001a 0C37     		adds	r7, r7, #12
 2070              	.LCFI182:
 2071              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 48


 2072 001c BD46     		mov	sp, r7
 2073              	.LCFI183:
 2074              		.cfi_def_cfa_register 13
 2075              		@ sp needed
 2076 001e 80BC     		pop	{r7}
 2077              	.LCFI184:
 2078              		.cfi_restore 7
 2079              		.cfi_def_cfa_offset 0
 2080 0020 7047     		bx	lr
 2081              		.cfi_endproc
 2082              	.LFE86:
 2084              		.section	.text.timer_primary_output_config,"ax",%progbits
 2085              		.align	1
 2086              		.global	timer_primary_output_config
 2087              		.syntax unified
 2088              		.thumb
 2089              		.thumb_func
 2091              	timer_primary_output_config:
 2092              	.LFB87:
 629:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 630:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 631:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable or disable TIMER primary output function
 632:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 633:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 634:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 635:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 636:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 637:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 638:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 2093              		.loc 1 638 1
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 8
 2096              		@ frame_needed = 1, uses_anonymous_args = 0
 2097              		@ link register save eliminated.
 2098 0000 80B4     		push	{r7}
 2099              	.LCFI185:
 2100              		.cfi_def_cfa_offset 4
 2101              		.cfi_offset 7, -4
 2102 0002 83B0     		sub	sp, sp, #12
 2103              	.LCFI186:
 2104              		.cfi_def_cfa_offset 16
 2105 0004 00AF     		add	r7, sp, #0
 2106              	.LCFI187:
 2107              		.cfi_def_cfa_register 7
 2108 0006 7860     		str	r0, [r7, #4]
 2109 0008 0B46     		mov	r3, r1
 2110 000a FB70     		strb	r3, [r7, #3]
 639:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(ENABLE == newvalue){
 2111              		.loc 1 639 7
 2112 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2113 000e 012B     		cmp	r3, #1
 2114 0010 08D1     		bne	.L66
 640:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 2115              		.loc 1 640 9
 2116 0012 7B68     		ldr	r3, [r7, #4]
 2117 0014 4433     		adds	r3, r3, #68
 2118 0016 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 49


 2119 0018 7A68     		ldr	r2, [r7, #4]
 2120 001a 4432     		adds	r2, r2, #68
 2121              		.loc 1 640 34
 2122 001c 43F40043 		orr	r3, r3, #32768
 2123 0020 1360     		str	r3, [r2]
 641:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 642:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 643:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 644:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 2124              		.loc 1 644 1
 2125 0022 07E0     		b	.L68
 2126              	.L66:
 642:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 2127              		.loc 1 642 9
 2128 0024 7B68     		ldr	r3, [r7, #4]
 2129 0026 4433     		adds	r3, r3, #68
 2130 0028 1B68     		ldr	r3, [r3]
 2131 002a 7A68     		ldr	r2, [r7, #4]
 2132 002c 4432     		adds	r2, r2, #68
 642:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 2133              		.loc 1 642 34
 2134 002e 23F40043 		bic	r3, r3, #32768
 2135 0032 1360     		str	r3, [r2]
 2136              	.L68:
 2137              		.loc 1 644 1
 2138 0034 00BF     		nop
 2139 0036 0C37     		adds	r7, r7, #12
 2140              	.LCFI188:
 2141              		.cfi_def_cfa_offset 4
 2142 0038 BD46     		mov	sp, r7
 2143              	.LCFI189:
 2144              		.cfi_def_cfa_register 13
 2145              		@ sp needed
 2146 003a 80BC     		pop	{r7}
 2147              	.LCFI190:
 2148              		.cfi_restore 7
 2149              		.cfi_def_cfa_offset 0
 2150 003c 7047     		bx	lr
 2151              		.cfi_endproc
 2152              	.LFE87:
 2154              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 2155              		.align	1
 2156              		.global	timer_channel_control_shadow_config
 2157              		.syntax unified
 2158              		.thumb
 2159              		.thumb_func
 2161              	timer_channel_control_shadow_config:
 2162              	.LFB88:
 645:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 646:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 647:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable or disable channel capture/compare control shadow register 
 648:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 649:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 650:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 651:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 652:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 653:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 50


 654:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 2163              		.loc 1 654 1
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 8
 2166              		@ frame_needed = 1, uses_anonymous_args = 0
 2167              		@ link register save eliminated.
 2168 0000 80B4     		push	{r7}
 2169              	.LCFI191:
 2170              		.cfi_def_cfa_offset 4
 2171              		.cfi_offset 7, -4
 2172 0002 83B0     		sub	sp, sp, #12
 2173              	.LCFI192:
 2174              		.cfi_def_cfa_offset 16
 2175 0004 00AF     		add	r7, sp, #0
 2176              	.LCFI193:
 2177              		.cfi_def_cfa_register 7
 2178 0006 7860     		str	r0, [r7, #4]
 2179 0008 0B46     		mov	r3, r1
 2180 000a FB70     		strb	r3, [r7, #3]
 655:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****      if(ENABLE == newvalue){
 2181              		.loc 1 655 8
 2182 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2183 000e 012B     		cmp	r3, #1
 2184 0010 08D1     		bne	.L70
 656:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 2185              		.loc 1 656 9
 2186 0012 7B68     		ldr	r3, [r7, #4]
 2187 0014 0433     		adds	r3, r3, #4
 2188 0016 1B68     		ldr	r3, [r3]
 2189 0018 7A68     		ldr	r2, [r7, #4]
 2190 001a 0432     		adds	r2, r2, #4
 2191              		.loc 1 656 34
 2192 001c 43F00103 		orr	r3, r3, #1
 2193 0020 1360     		str	r3, [r2]
 657:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 658:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 659:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 660:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 2194              		.loc 1 660 1
 2195 0022 07E0     		b	.L72
 2196              	.L70:
 658:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 2197              		.loc 1 658 9
 2198 0024 7B68     		ldr	r3, [r7, #4]
 2199 0026 0433     		adds	r3, r3, #4
 2200 0028 1B68     		ldr	r3, [r3]
 2201 002a 7A68     		ldr	r2, [r7, #4]
 2202 002c 0432     		adds	r2, r2, #4
 658:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 2203              		.loc 1 658 34
 2204 002e 23F00103 		bic	r3, r3, #1
 2205 0032 1360     		str	r3, [r2]
 2206              	.L72:
 2207              		.loc 1 660 1
 2208 0034 00BF     		nop
 2209 0036 0C37     		adds	r7, r7, #12
 2210              	.LCFI194:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 51


 2211              		.cfi_def_cfa_offset 4
 2212 0038 BD46     		mov	sp, r7
 2213              	.LCFI195:
 2214              		.cfi_def_cfa_register 13
 2215              		@ sp needed
 2216 003a 80BC     		pop	{r7}
 2217              	.LCFI196:
 2218              		.cfi_restore 7
 2219              		.cfi_def_cfa_offset 0
 2220 003c 7047     		bx	lr
 2221              		.cfi_endproc
 2222              	.LFE88:
 2224              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 2225              		.align	1
 2226              		.global	timer_channel_control_shadow_update_config
 2227              		.syntax unified
 2228              		.thumb
 2229              		.thumb_func
 2231              	timer_channel_control_shadow_update_config:
 2232              	.LFB89:
 661:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 662:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 663:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel control shadow register update control
 664:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 665:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 666:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 667:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 668:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 669:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 670:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 671:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */              
 672:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint32_t ccuctl)
 673:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 2233              		.loc 1 673 1
 2234              		.cfi_startproc
 2235              		@ args = 0, pretend = 0, frame = 8
 2236              		@ frame_needed = 1, uses_anonymous_args = 0
 2237              		@ link register save eliminated.
 2238 0000 80B4     		push	{r7}
 2239              	.LCFI197:
 2240              		.cfi_def_cfa_offset 4
 2241              		.cfi_offset 7, -4
 2242 0002 83B0     		sub	sp, sp, #12
 2243              	.LCFI198:
 2244              		.cfi_def_cfa_offset 16
 2245 0004 00AF     		add	r7, sp, #0
 2246              	.LCFI199:
 2247              		.cfi_def_cfa_register 7
 2248 0006 7860     		str	r0, [r7, #4]
 2249 0008 3960     		str	r1, [r7]
 674:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 2250              		.loc 1 674 7
 2251 000a 3B68     		ldr	r3, [r7]
 2252 000c 002B     		cmp	r3, #0
 2253 000e 08D1     		bne	.L74
 675:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 2254              		.loc 1 675 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 52


 2255 0010 7B68     		ldr	r3, [r7, #4]
 2256 0012 0433     		adds	r3, r3, #4
 2257 0014 1B68     		ldr	r3, [r3]
 2258 0016 7A68     		ldr	r2, [r7, #4]
 2259 0018 0432     		adds	r2, r2, #4
 2260              		.loc 1 675 34
 2261 001a 23F00403 		bic	r3, r3, #4
 2262 001e 1360     		str	r3, [r2]
 676:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 677:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 678:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 679:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* illegal parameters */        
 680:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 681:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 2263              		.loc 1 681 1
 2264 0020 0AE0     		b	.L76
 2265              	.L74:
 676:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 2266              		.loc 1 676 13
 2267 0022 3B68     		ldr	r3, [r7]
 2268 0024 042B     		cmp	r3, #4
 2269 0026 07D1     		bne	.L76
 677:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 2270              		.loc 1 677 9
 2271 0028 7B68     		ldr	r3, [r7, #4]
 2272 002a 0433     		adds	r3, r3, #4
 2273 002c 1B68     		ldr	r3, [r3]
 2274 002e 7A68     		ldr	r2, [r7, #4]
 2275 0030 0432     		adds	r2, r2, #4
 677:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 2276              		.loc 1 677 34
 2277 0032 43F00403 		orr	r3, r3, #4
 2278 0036 1360     		str	r3, [r2]
 2279              	.L76:
 2280              		.loc 1 681 1
 2281 0038 00BF     		nop
 2282 003a 0C37     		adds	r7, r7, #12
 2283              	.LCFI200:
 2284              		.cfi_def_cfa_offset 4
 2285 003c BD46     		mov	sp, r7
 2286              	.LCFI201:
 2287              		.cfi_def_cfa_register 13
 2288              		@ sp needed
 2289 003e 80BC     		pop	{r7}
 2290              	.LCFI202:
 2291              		.cfi_restore 7
 2292              		.cfi_def_cfa_offset 0
 2293 0040 7047     		bx	lr
 2294              		.cfi_endproc
 2295              	.LFE89:
 2297              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 2298              		.align	1
 2299              		.global	timer_channel_output_struct_para_init
 2300              		.syntax unified
 2301              		.thumb
 2302              		.thumb_func
 2304              	timer_channel_output_struct_para_init:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 53


 2305              	.LFB90:
 682:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 683:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 684:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 685:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 686:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 687:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 688:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 689:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 690:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 2306              		.loc 1 690 1
 2307              		.cfi_startproc
 2308              		@ args = 0, pretend = 0, frame = 8
 2309              		@ frame_needed = 1, uses_anonymous_args = 0
 2310              		@ link register save eliminated.
 2311 0000 80B4     		push	{r7}
 2312              	.LCFI203:
 2313              		.cfi_def_cfa_offset 4
 2314              		.cfi_offset 7, -4
 2315 0002 83B0     		sub	sp, sp, #12
 2316              	.LCFI204:
 2317              		.cfi_def_cfa_offset 16
 2318 0004 00AF     		add	r7, sp, #0
 2319              	.LCFI205:
 2320              		.cfi_def_cfa_register 7
 2321 0006 7860     		str	r0, [r7, #4]
 691:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 692:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     ocpara->outputstate  = TIMER_CCX_DISABLE;
 2322              		.loc 1 692 26
 2323 0008 7B68     		ldr	r3, [r7, #4]
 2324 000a 0022     		movs	r2, #0
 2325 000c 1A80     		strh	r2, [r3]	@ movhi
 693:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 2326              		.loc 1 693 26
 2327 000e 7B68     		ldr	r3, [r7, #4]
 2328 0010 0022     		movs	r2, #0
 2329 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 694:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 2330              		.loc 1 694 26
 2331 0014 7B68     		ldr	r3, [r7, #4]
 2332 0016 0022     		movs	r2, #0
 2333 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 695:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 2334              		.loc 1 695 26
 2335 001a 7B68     		ldr	r3, [r7, #4]
 2336 001c 0022     		movs	r2, #0
 2337 001e DA80     		strh	r2, [r3, #6]	@ movhi
 696:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 2338              		.loc 1 696 26
 2339 0020 7B68     		ldr	r3, [r7, #4]
 2340 0022 0022     		movs	r2, #0
 2341 0024 1A81     		strh	r2, [r3, #8]	@ movhi
 697:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 2342              		.loc 1 697 26
 2343 0026 7B68     		ldr	r3, [r7, #4]
 2344 0028 0022     		movs	r2, #0
 2345 002a 5A81     		strh	r2, [r3, #10]	@ movhi
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 54


 698:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 2346              		.loc 1 698 1
 2347 002c 00BF     		nop
 2348 002e 0C37     		adds	r7, r7, #12
 2349              	.LCFI206:
 2350              		.cfi_def_cfa_offset 4
 2351 0030 BD46     		mov	sp, r7
 2352              	.LCFI207:
 2353              		.cfi_def_cfa_register 13
 2354              		@ sp needed
 2355 0032 80BC     		pop	{r7}
 2356              	.LCFI208:
 2357              		.cfi_restore 7
 2358              		.cfi_def_cfa_offset 0
 2359 0034 7047     		bx	lr
 2360              		.cfi_endproc
 2361              	.LFE90:
 2363              		.section	.text.timer_channel_output_config,"ax",%progbits
 2364              		.align	1
 2365              		.global	timer_channel_output_config
 2366              		.syntax unified
 2367              		.thumb
 2368              		.thumb_func
 2370              	timer_channel_output_config:
 2371              	.LFB91:
 699:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 700:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 701:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel output function
 702:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 703:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
 704:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 705:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 706:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 707:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 708:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 709:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 710:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 711:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 712:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 713:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 714:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 715:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 716:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 717:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 718:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 719:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 720:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 2372              		.loc 1 720 1
 2373              		.cfi_startproc
 2374              		@ args = 0, pretend = 0, frame = 16
 2375              		@ frame_needed = 1, uses_anonymous_args = 0
 2376              		@ link register save eliminated.
 2377 0000 80B4     		push	{r7}
 2378              	.LCFI209:
 2379              		.cfi_def_cfa_offset 4
 2380              		.cfi_offset 7, -4
 2381 0002 85B0     		sub	sp, sp, #20
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 55


 2382              	.LCFI210:
 2383              		.cfi_def_cfa_offset 24
 2384 0004 00AF     		add	r7, sp, #0
 2385              	.LCFI211:
 2386              		.cfi_def_cfa_register 7
 2387 0006 F860     		str	r0, [r7, #12]
 2388 0008 0B46     		mov	r3, r1
 2389 000a 7A60     		str	r2, [r7, #4]
 2390 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 721:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 2391              		.loc 1 721 5
 2392 000e 7B89     		ldrh	r3, [r7, #10]
 2393 0010 032B     		cmp	r3, #3
 2394 0012 00F2D081 		bhi	.L94
 2395 0016 01A2     		adr	r2, .L81
 2396 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2397              		.p2align 2
 2398              	.L81:
 2399 001c 2D000000 		.word	.L84+1
 2400 0020 29010000 		.word	.L83+1
 2401 0024 2D020000 		.word	.L82+1
 2402 0028 29030000 		.word	.L80+1
 2403              		.p2align 1
 2404              	.L84:
 722:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 723:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
 724:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0EN bit */
 725:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2405              		.loc 1 725 9
 2406 002c FB68     		ldr	r3, [r7, #12]
 2407 002e 2033     		adds	r3, r3, #32
 2408 0030 1B68     		ldr	r3, [r3]
 2409 0032 FA68     		ldr	r2, [r7, #12]
 2410 0034 2032     		adds	r2, r2, #32
 2411              		.loc 1 725 36
 2412 0036 23F00103 		bic	r3, r3, #1
 2413 003a 1360     		str	r3, [r2]
 726:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 2414              		.loc 1 726 9
 2415 003c FB68     		ldr	r3, [r7, #12]
 2416 003e 1833     		adds	r3, r3, #24
 2417 0040 1B68     		ldr	r3, [r3]
 2418 0042 FA68     		ldr	r2, [r7, #12]
 2419 0044 1832     		adds	r2, r2, #24
 2420              		.loc 1 726 36
 2421 0046 23F00303 		bic	r3, r3, #3
 2422 004a 1360     		str	r3, [r2]
 727:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
 728:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 2423              		.loc 1 728 9
 2424 004c FB68     		ldr	r3, [r7, #12]
 2425 004e 2033     		adds	r3, r3, #32
 2426 0050 1B68     		ldr	r3, [r3]
 2427              		.loc 1 728 55
 2428 0052 7A68     		ldr	r2, [r7, #4]
 2429 0054 1288     		ldrh	r2, [r2]
 2430              		.loc 1 728 39
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 56


 2431 0056 1146     		mov	r1, r2
 2432              		.loc 1 728 9
 2433 0058 FA68     		ldr	r2, [r7, #12]
 2434 005a 2032     		adds	r2, r2, #32
 2435              		.loc 1 728 36
 2436 005c 0B43     		orrs	r3, r3, r1
 2437 005e 1360     		str	r3, [r2]
 729:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0P bit */
 730:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2438              		.loc 1 730 9
 2439 0060 FB68     		ldr	r3, [r7, #12]
 2440 0062 2033     		adds	r3, r3, #32
 2441 0064 1B68     		ldr	r3, [r3]
 2442 0066 FA68     		ldr	r2, [r7, #12]
 2443 0068 2032     		adds	r2, r2, #32
 2444              		.loc 1 730 36
 2445 006a 23F00203 		bic	r3, r3, #2
 2446 006e 1360     		str	r3, [r2]
 731:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0P bit */
 732:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 2447              		.loc 1 732 9
 2448 0070 FB68     		ldr	r3, [r7, #12]
 2449 0072 2033     		adds	r3, r3, #32
 2450 0074 1B68     		ldr	r3, [r3]
 2451              		.loc 1 732 55
 2452 0076 7A68     		ldr	r2, [r7, #4]
 2453 0078 9288     		ldrh	r2, [r2, #4]
 2454              		.loc 1 732 39
 2455 007a 1146     		mov	r1, r2
 2456              		.loc 1 732 9
 2457 007c FA68     		ldr	r2, [r7, #12]
 2458 007e 2032     		adds	r2, r2, #32
 2459              		.loc 1 732 36
 2460 0080 0B43     		orrs	r3, r3, r1
 2461 0082 1360     		str	r3, [r2]
 733:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 734:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2462              		.loc 1 734 11
 2463 0084 FB68     		ldr	r3, [r7, #12]
 2464 0086 674A     		ldr	r2, .L100
 2465 0088 9342     		cmp	r3, r2
 2466 008a 04D0     		beq	.L85
 2467              		.loc 1 734 37 discriminator 1
 2468 008c FB68     		ldr	r3, [r7, #12]
 2469 008e 664A     		ldr	r2, .L100+4
 2470 0090 9342     		cmp	r3, r2
 2471 0092 40F09281 		bne	.L95
 2472              	.L85:
 735:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the CH0NEN bit */
 736:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 2473              		.loc 1 736 13
 2474 0096 FB68     		ldr	r3, [r7, #12]
 2475 0098 2033     		adds	r3, r3, #32
 2476 009a 1B68     		ldr	r3, [r3]
 2477 009c FA68     		ldr	r2, [r7, #12]
 2478 009e 2032     		adds	r2, r2, #32
 2479              		.loc 1 736 40
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 57


 2480 00a0 23F00403 		bic	r3, r3, #4
 2481 00a4 1360     		str	r3, [r2]
 737:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the CH0NEN bit */
 738:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 2482              		.loc 1 738 13
 2483 00a6 FB68     		ldr	r3, [r7, #12]
 2484 00a8 2033     		adds	r3, r3, #32
 2485 00aa 1B68     		ldr	r3, [r3]
 2486              		.loc 1 738 59
 2487 00ac 7A68     		ldr	r2, [r7, #4]
 2488 00ae 5288     		ldrh	r2, [r2, #2]
 2489              		.loc 1 738 43
 2490 00b0 1146     		mov	r1, r2
 2491              		.loc 1 738 13
 2492 00b2 FA68     		ldr	r2, [r7, #12]
 2493 00b4 2032     		adds	r2, r2, #32
 2494              		.loc 1 738 40
 2495 00b6 0B43     		orrs	r3, r3, r1
 2496 00b8 1360     		str	r3, [r2]
 739:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the CH0NP bit */
 740:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 2497              		.loc 1 740 13
 2498 00ba FB68     		ldr	r3, [r7, #12]
 2499 00bc 2033     		adds	r3, r3, #32
 2500 00be 1B68     		ldr	r3, [r3]
 2501 00c0 FA68     		ldr	r2, [r7, #12]
 2502 00c2 2032     		adds	r2, r2, #32
 2503              		.loc 1 740 40
 2504 00c4 23F00803 		bic	r3, r3, #8
 2505 00c8 1360     		str	r3, [r2]
 741:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the CH0NP bit */
 742:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 2506              		.loc 1 742 13
 2507 00ca FB68     		ldr	r3, [r7, #12]
 2508 00cc 2033     		adds	r3, r3, #32
 2509 00ce 1B68     		ldr	r3, [r3]
 2510              		.loc 1 742 59
 2511 00d0 7A68     		ldr	r2, [r7, #4]
 2512 00d2 D288     		ldrh	r2, [r2, #6]
 2513              		.loc 1 742 43
 2514 00d4 1146     		mov	r1, r2
 2515              		.loc 1 742 13
 2516 00d6 FA68     		ldr	r2, [r7, #12]
 2517 00d8 2032     		adds	r2, r2, #32
 2518              		.loc 1 742 40
 2519 00da 0B43     		orrs	r3, r3, r1
 2520 00dc 1360     		str	r3, [r2]
 743:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the ISO0 bit */
 744:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 2521              		.loc 1 744 13
 2522 00de FB68     		ldr	r3, [r7, #12]
 2523 00e0 0433     		adds	r3, r3, #4
 2524 00e2 1B68     		ldr	r3, [r3]
 2525 00e4 FA68     		ldr	r2, [r7, #12]
 2526 00e6 0432     		adds	r2, r2, #4
 2527              		.loc 1 744 38
 2528 00e8 23F48073 		bic	r3, r3, #256
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 58


 2529 00ec 1360     		str	r3, [r2]
 745:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the ISO0 bit */
 746:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 2530              		.loc 1 746 13
 2531 00ee FB68     		ldr	r3, [r7, #12]
 2532 00f0 0433     		adds	r3, r3, #4
 2533 00f2 1B68     		ldr	r3, [r3]
 2534              		.loc 1 746 57
 2535 00f4 7A68     		ldr	r2, [r7, #4]
 2536 00f6 1289     		ldrh	r2, [r2, #8]
 2537              		.loc 1 746 41
 2538 00f8 1146     		mov	r1, r2
 2539              		.loc 1 746 13
 2540 00fa FA68     		ldr	r2, [r7, #12]
 2541 00fc 0432     		adds	r2, r2, #4
 2542              		.loc 1 746 38
 2543 00fe 0B43     		orrs	r3, r3, r1
 2544 0100 1360     		str	r3, [r2]
 747:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the ISO0N bit */
 748:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 2545              		.loc 1 748 13
 2546 0102 FB68     		ldr	r3, [r7, #12]
 2547 0104 0433     		adds	r3, r3, #4
 2548 0106 1B68     		ldr	r3, [r3]
 2549 0108 FA68     		ldr	r2, [r7, #12]
 2550 010a 0432     		adds	r2, r2, #4
 2551              		.loc 1 748 38
 2552 010c 23F40073 		bic	r3, r3, #512
 2553 0110 1360     		str	r3, [r2]
 749:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the ISO0N bit */
 750:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 2554              		.loc 1 750 13
 2555 0112 FB68     		ldr	r3, [r7, #12]
 2556 0114 0433     		adds	r3, r3, #4
 2557 0116 1B68     		ldr	r3, [r3]
 2558              		.loc 1 750 57
 2559 0118 7A68     		ldr	r2, [r7, #4]
 2560 011a 5289     		ldrh	r2, [r2, #10]
 2561              		.loc 1 750 41
 2562 011c 1146     		mov	r1, r2
 2563              		.loc 1 750 13
 2564 011e FA68     		ldr	r2, [r7, #12]
 2565 0120 0432     		adds	r2, r2, #4
 2566              		.loc 1 750 38
 2567 0122 0B43     		orrs	r3, r3, r1
 2568 0124 1360     		str	r3, [r2]
 751:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         }
 752:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 2569              		.loc 1 752 9
 2570 0126 48E1     		b	.L95
 2571              	.L83:
 753:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 754:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
 755:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1EN bit */
 756:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2572              		.loc 1 756 9
 2573 0128 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 59


 2574 012a 2033     		adds	r3, r3, #32
 2575 012c 1B68     		ldr	r3, [r3]
 2576 012e FA68     		ldr	r2, [r7, #12]
 2577 0130 2032     		adds	r2, r2, #32
 2578              		.loc 1 756 36
 2579 0132 23F01003 		bic	r3, r3, #16
 2580 0136 1360     		str	r3, [r2]
 757:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 2581              		.loc 1 757 9
 2582 0138 FB68     		ldr	r3, [r7, #12]
 2583 013a 1833     		adds	r3, r3, #24
 2584 013c 1B68     		ldr	r3, [r3]
 2585 013e FA68     		ldr	r2, [r7, #12]
 2586 0140 1832     		adds	r2, r2, #24
 2587              		.loc 1 757 36
 2588 0142 23F44073 		bic	r3, r3, #768
 2589 0146 1360     		str	r3, [r2]
 758:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
 759:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 4U);
 2590              		.loc 1 759 9
 2591 0148 FB68     		ldr	r3, [r7, #12]
 2592 014a 2033     		adds	r3, r3, #32
 2593 014c 1A68     		ldr	r2, [r3]
 2594              		.loc 1 759 67
 2595 014e 7B68     		ldr	r3, [r7, #4]
 2596 0150 1B88     		ldrh	r3, [r3]
 2597              		.loc 1 759 39
 2598 0152 1B01     		lsls	r3, r3, #4
 2599              		.loc 1 759 9
 2600 0154 F968     		ldr	r1, [r7, #12]
 2601 0156 2031     		adds	r1, r1, #32
 2602              		.loc 1 759 36
 2603 0158 1343     		orrs	r3, r3, r2
 2604 015a 0B60     		str	r3, [r1]
 760:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1P bit */
 761:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2605              		.loc 1 761 9
 2606 015c FB68     		ldr	r3, [r7, #12]
 2607 015e 2033     		adds	r3, r3, #32
 2608 0160 1B68     		ldr	r3, [r3]
 2609 0162 FA68     		ldr	r2, [r7, #12]
 2610 0164 2032     		adds	r2, r2, #32
 2611              		.loc 1 761 36
 2612 0166 23F02003 		bic	r3, r3, #32
 2613 016a 1360     		str	r3, [r2]
 762:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1P bit */
 763:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity)<< 4U);
 2614              		.loc 1 763 9
 2615 016c FB68     		ldr	r3, [r7, #12]
 2616 016e 2033     		adds	r3, r3, #32
 2617 0170 1A68     		ldr	r2, [r3]
 2618              		.loc 1 763 67
 2619 0172 7B68     		ldr	r3, [r7, #4]
 2620 0174 9B88     		ldrh	r3, [r3, #4]
 2621              		.loc 1 763 39
 2622 0176 1B01     		lsls	r3, r3, #4
 2623              		.loc 1 763 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 60


 2624 0178 F968     		ldr	r1, [r7, #12]
 2625 017a 2031     		adds	r1, r1, #32
 2626              		.loc 1 763 36
 2627 017c 1343     		orrs	r3, r3, r2
 2628 017e 0B60     		str	r3, [r1]
 764:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 765:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2629              		.loc 1 765 11
 2630 0180 FB68     		ldr	r3, [r7, #12]
 2631 0182 284A     		ldr	r2, .L100
 2632 0184 9342     		cmp	r3, r2
 2633 0186 04D0     		beq	.L88
 2634              		.loc 1 765 37 discriminator 1
 2635 0188 FB68     		ldr	r3, [r7, #12]
 2636 018a 274A     		ldr	r2, .L100+4
 2637 018c 9342     		cmp	r3, r2
 2638 018e 40F01681 		bne	.L96
 2639              	.L88:
 766:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the CH1NEN bit */
 767:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 2640              		.loc 1 767 13
 2641 0192 FB68     		ldr	r3, [r7, #12]
 2642 0194 2033     		adds	r3, r3, #32
 2643 0196 1B68     		ldr	r3, [r3]
 2644 0198 FA68     		ldr	r2, [r7, #12]
 2645 019a 2032     		adds	r2, r2, #32
 2646              		.loc 1 767 40
 2647 019c 23F04003 		bic	r3, r3, #64
 2648 01a0 1360     		str	r3, [r2]
 768:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the CH1NEN bit */
 769:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate)<< 4U);
 2649              		.loc 1 769 13
 2650 01a2 FB68     		ldr	r3, [r7, #12]
 2651 01a4 2033     		adds	r3, r3, #32
 2652 01a6 1A68     		ldr	r2, [r3]
 2653              		.loc 1 769 71
 2654 01a8 7B68     		ldr	r3, [r7, #4]
 2655 01aa 5B88     		ldrh	r3, [r3, #2]
 2656              		.loc 1 769 43
 2657 01ac 1B01     		lsls	r3, r3, #4
 2658              		.loc 1 769 13
 2659 01ae F968     		ldr	r1, [r7, #12]
 2660 01b0 2031     		adds	r1, r1, #32
 2661              		.loc 1 769 40
 2662 01b2 1343     		orrs	r3, r3, r2
 2663 01b4 0B60     		str	r3, [r1]
 770:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the CH1NP bit */
 771:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 2664              		.loc 1 771 13
 2665 01b6 FB68     		ldr	r3, [r7, #12]
 2666 01b8 2033     		adds	r3, r3, #32
 2667 01ba 1B68     		ldr	r3, [r3]
 2668 01bc FA68     		ldr	r2, [r7, #12]
 2669 01be 2032     		adds	r2, r2, #32
 2670              		.loc 1 771 40
 2671 01c0 23F08003 		bic	r3, r3, #128
 2672 01c4 1360     		str	r3, [r2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 61


 772:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the CH1NP bit */
 773:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity)<< 4U);
 2673              		.loc 1 773 13
 2674 01c6 FB68     		ldr	r3, [r7, #12]
 2675 01c8 2033     		adds	r3, r3, #32
 2676 01ca 1A68     		ldr	r2, [r3]
 2677              		.loc 1 773 71
 2678 01cc 7B68     		ldr	r3, [r7, #4]
 2679 01ce DB88     		ldrh	r3, [r3, #6]
 2680              		.loc 1 773 43
 2681 01d0 1B01     		lsls	r3, r3, #4
 2682              		.loc 1 773 13
 2683 01d2 F968     		ldr	r1, [r7, #12]
 2684 01d4 2031     		adds	r1, r1, #32
 2685              		.loc 1 773 40
 2686 01d6 1343     		orrs	r3, r3, r2
 2687 01d8 0B60     		str	r3, [r1]
 774:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the ISO1 bit */
 775:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 2688              		.loc 1 775 13
 2689 01da FB68     		ldr	r3, [r7, #12]
 2690 01dc 0433     		adds	r3, r3, #4
 2691 01de 1B68     		ldr	r3, [r3]
 2692 01e0 FA68     		ldr	r2, [r7, #12]
 2693 01e2 0432     		adds	r2, r2, #4
 2694              		.loc 1 775 38
 2695 01e4 23F48063 		bic	r3, r3, #1024
 2696 01e8 1360     		str	r3, [r2]
 776:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the ISO1 bit */
 777:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate)<< 2U);
 2697              		.loc 1 777 13
 2698 01ea FB68     		ldr	r3, [r7, #12]
 2699 01ec 0433     		adds	r3, r3, #4
 2700 01ee 1A68     		ldr	r2, [r3]
 2701              		.loc 1 777 69
 2702 01f0 7B68     		ldr	r3, [r7, #4]
 2703 01f2 1B89     		ldrh	r3, [r3, #8]
 2704              		.loc 1 777 41
 2705 01f4 9B00     		lsls	r3, r3, #2
 2706              		.loc 1 777 13
 2707 01f6 F968     		ldr	r1, [r7, #12]
 2708 01f8 0431     		adds	r1, r1, #4
 2709              		.loc 1 777 38
 2710 01fa 1343     		orrs	r3, r3, r2
 2711 01fc 0B60     		str	r3, [r1]
 778:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the ISO1N bit */
 779:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 2712              		.loc 1 779 13
 2713 01fe FB68     		ldr	r3, [r7, #12]
 2714 0200 0433     		adds	r3, r3, #4
 2715 0202 1B68     		ldr	r3, [r3]
 2716 0204 FA68     		ldr	r2, [r7, #12]
 2717 0206 0432     		adds	r2, r2, #4
 2718              		.loc 1 779 38
 2719 0208 23F40063 		bic	r3, r3, #2048
 2720 020c 1360     		str	r3, [r2]
 780:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the ISO1N bit */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 62


 781:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate)<< 2U);
 2721              		.loc 1 781 13
 2722 020e FB68     		ldr	r3, [r7, #12]
 2723 0210 0433     		adds	r3, r3, #4
 2724 0212 1A68     		ldr	r2, [r3]
 2725              		.loc 1 781 69
 2726 0214 7B68     		ldr	r3, [r7, #4]
 2727 0216 5B89     		ldrh	r3, [r3, #10]
 2728              		.loc 1 781 41
 2729 0218 9B00     		lsls	r3, r3, #2
 2730              		.loc 1 781 13
 2731 021a F968     		ldr	r1, [r7, #12]
 2732 021c 0431     		adds	r1, r1, #4
 2733              		.loc 1 781 38
 2734 021e 1343     		orrs	r3, r3, r2
 2735 0220 0B60     		str	r3, [r1]
 782:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         }
 783:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 2736              		.loc 1 783 9
 2737 0222 CCE0     		b	.L96
 2738              	.L101:
 2739              		.align	2
 2740              	.L100:
 2741 0224 002C0140 		.word	1073818624
 2742 0228 00340140 		.word	1073820672
 2743              	.L82:
 784:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 785:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
 786:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH2EN bit */
 787:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2744              		.loc 1 787 9
 2745 022c FB68     		ldr	r3, [r7, #12]
 2746 022e 2033     		adds	r3, r3, #32
 2747 0230 1B68     		ldr	r3, [r3]
 2748 0232 FA68     		ldr	r2, [r7, #12]
 2749 0234 2032     		adds	r2, r2, #32
 2750              		.loc 1 787 36
 2751 0236 23F48073 		bic	r3, r3, #256
 2752 023a 1360     		str	r3, [r2]
 788:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 2753              		.loc 1 788 9
 2754 023c FB68     		ldr	r3, [r7, #12]
 2755 023e 1C33     		adds	r3, r3, #28
 2756 0240 1B68     		ldr	r3, [r3]
 2757 0242 FA68     		ldr	r2, [r7, #12]
 2758 0244 1C32     		adds	r2, r2, #28
 2759              		.loc 1 788 36
 2760 0246 23F00303 		bic	r3, r3, #3
 2761 024a 1360     		str	r3, [r2]
 789:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH2EN bit */
 790:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 8U);
 2762              		.loc 1 790 9
 2763 024c FB68     		ldr	r3, [r7, #12]
 2764 024e 2033     		adds	r3, r3, #32
 2765 0250 1A68     		ldr	r2, [r3]
 2766              		.loc 1 790 67
 2767 0252 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 63


 2768 0254 1B88     		ldrh	r3, [r3]
 2769              		.loc 1 790 39
 2770 0256 1B02     		lsls	r3, r3, #8
 2771              		.loc 1 790 9
 2772 0258 F968     		ldr	r1, [r7, #12]
 2773 025a 2031     		adds	r1, r1, #32
 2774              		.loc 1 790 36
 2775 025c 1343     		orrs	r3, r3, r2
 2776 025e 0B60     		str	r3, [r1]
 791:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH2P bit */
 792:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2777              		.loc 1 792 9
 2778 0260 FB68     		ldr	r3, [r7, #12]
 2779 0262 2033     		adds	r3, r3, #32
 2780 0264 1B68     		ldr	r3, [r3]
 2781 0266 FA68     		ldr	r2, [r7, #12]
 2782 0268 2032     		adds	r2, r2, #32
 2783              		.loc 1 792 36
 2784 026a 23F40073 		bic	r3, r3, #512
 2785 026e 1360     		str	r3, [r2]
 793:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH2P bit */
 794:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity)<< 8U);
 2786              		.loc 1 794 9
 2787 0270 FB68     		ldr	r3, [r7, #12]
 2788 0272 2033     		adds	r3, r3, #32
 2789 0274 1A68     		ldr	r2, [r3]
 2790              		.loc 1 794 67
 2791 0276 7B68     		ldr	r3, [r7, #4]
 2792 0278 9B88     		ldrh	r3, [r3, #4]
 2793              		.loc 1 794 39
 2794 027a 1B02     		lsls	r3, r3, #8
 2795              		.loc 1 794 9
 2796 027c F968     		ldr	r1, [r7, #12]
 2797 027e 2031     		adds	r1, r1, #32
 2798              		.loc 1 794 36
 2799 0280 1343     		orrs	r3, r3, r2
 2800 0282 0B60     		str	r3, [r1]
 795:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 796:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2801              		.loc 1 796 11
 2802 0284 FB68     		ldr	r3, [r7, #12]
 2803 0286 534A     		ldr	r2, .L102
 2804 0288 9342     		cmp	r3, r2
 2805 028a 04D0     		beq	.L90
 2806              		.loc 1 796 37 discriminator 1
 2807 028c FB68     		ldr	r3, [r7, #12]
 2808 028e 524A     		ldr	r2, .L102+4
 2809 0290 9342     		cmp	r3, r2
 2810 0292 40F09680 		bne	.L97
 2811              	.L90:
 797:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the CH2NEN bit */
 798:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 2812              		.loc 1 798 13
 2813 0296 FB68     		ldr	r3, [r7, #12]
 2814 0298 2033     		adds	r3, r3, #32
 2815 029a 1B68     		ldr	r3, [r3]
 2816 029c FA68     		ldr	r2, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 64


 2817 029e 2032     		adds	r2, r2, #32
 2818              		.loc 1 798 40
 2819 02a0 23F48063 		bic	r3, r3, #1024
 2820 02a4 1360     		str	r3, [r2]
 799:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the CH2NEN bit */
 800:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate)<< 8U);
 2821              		.loc 1 800 13
 2822 02a6 FB68     		ldr	r3, [r7, #12]
 2823 02a8 2033     		adds	r3, r3, #32
 2824 02aa 1A68     		ldr	r2, [r3]
 2825              		.loc 1 800 71
 2826 02ac 7B68     		ldr	r3, [r7, #4]
 2827 02ae 5B88     		ldrh	r3, [r3, #2]
 2828              		.loc 1 800 43
 2829 02b0 1B02     		lsls	r3, r3, #8
 2830              		.loc 1 800 13
 2831 02b2 F968     		ldr	r1, [r7, #12]
 2832 02b4 2031     		adds	r1, r1, #32
 2833              		.loc 1 800 40
 2834 02b6 1343     		orrs	r3, r3, r2
 2835 02b8 0B60     		str	r3, [r1]
 801:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the CH2NP bit */
 802:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 2836              		.loc 1 802 13
 2837 02ba FB68     		ldr	r3, [r7, #12]
 2838 02bc 2033     		adds	r3, r3, #32
 2839 02be 1B68     		ldr	r3, [r3]
 2840 02c0 FA68     		ldr	r2, [r7, #12]
 2841 02c2 2032     		adds	r2, r2, #32
 2842              		.loc 1 802 40
 2843 02c4 23F40063 		bic	r3, r3, #2048
 2844 02c8 1360     		str	r3, [r2]
 803:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the CH2NP bit */
 804:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity)<< 8U);
 2845              		.loc 1 804 13
 2846 02ca FB68     		ldr	r3, [r7, #12]
 2847 02cc 2033     		adds	r3, r3, #32
 2848 02ce 1A68     		ldr	r2, [r3]
 2849              		.loc 1 804 71
 2850 02d0 7B68     		ldr	r3, [r7, #4]
 2851 02d2 DB88     		ldrh	r3, [r3, #6]
 2852              		.loc 1 804 43
 2853 02d4 1B02     		lsls	r3, r3, #8
 2854              		.loc 1 804 13
 2855 02d6 F968     		ldr	r1, [r7, #12]
 2856 02d8 2031     		adds	r1, r1, #32
 2857              		.loc 1 804 40
 2858 02da 1343     		orrs	r3, r3, r2
 2859 02dc 0B60     		str	r3, [r1]
 805:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the ISO2 bit */
 806:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 2860              		.loc 1 806 13
 2861 02de FB68     		ldr	r3, [r7, #12]
 2862 02e0 0433     		adds	r3, r3, #4
 2863 02e2 1B68     		ldr	r3, [r3]
 2864 02e4 FA68     		ldr	r2, [r7, #12]
 2865 02e6 0432     		adds	r2, r2, #4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 65


 2866              		.loc 1 806 38
 2867 02e8 23F48053 		bic	r3, r3, #4096
 2868 02ec 1360     		str	r3, [r2]
 807:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the ISO2 bit */
 808:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate)<< 4U);
 2869              		.loc 1 808 13
 2870 02ee FB68     		ldr	r3, [r7, #12]
 2871 02f0 0433     		adds	r3, r3, #4
 2872 02f2 1A68     		ldr	r2, [r3]
 2873              		.loc 1 808 69
 2874 02f4 7B68     		ldr	r3, [r7, #4]
 2875 02f6 1B89     		ldrh	r3, [r3, #8]
 2876              		.loc 1 808 41
 2877 02f8 1B01     		lsls	r3, r3, #4
 2878              		.loc 1 808 13
 2879 02fa F968     		ldr	r1, [r7, #12]
 2880 02fc 0431     		adds	r1, r1, #4
 2881              		.loc 1 808 38
 2882 02fe 1343     		orrs	r3, r3, r2
 2883 0300 0B60     		str	r3, [r1]
 809:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the ISO2N bit */
 810:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 2884              		.loc 1 810 13
 2885 0302 FB68     		ldr	r3, [r7, #12]
 2886 0304 0433     		adds	r3, r3, #4
 2887 0306 1B68     		ldr	r3, [r3]
 2888 0308 FA68     		ldr	r2, [r7, #12]
 2889 030a 0432     		adds	r2, r2, #4
 2890              		.loc 1 810 38
 2891 030c 23F40053 		bic	r3, r3, #8192
 2892 0310 1360     		str	r3, [r2]
 811:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the ISO2N bit */
 812:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate)<< 4U);
 2893              		.loc 1 812 13
 2894 0312 FB68     		ldr	r3, [r7, #12]
 2895 0314 0433     		adds	r3, r3, #4
 2896 0316 1A68     		ldr	r2, [r3]
 2897              		.loc 1 812 69
 2898 0318 7B68     		ldr	r3, [r7, #4]
 2899 031a 5B89     		ldrh	r3, [r3, #10]
 2900              		.loc 1 812 41
 2901 031c 1B01     		lsls	r3, r3, #4
 2902              		.loc 1 812 13
 2903 031e F968     		ldr	r1, [r7, #12]
 2904 0320 0431     		adds	r1, r1, #4
 2905              		.loc 1 812 38
 2906 0322 1343     		orrs	r3, r3, r2
 2907 0324 0B60     		str	r3, [r1]
 813:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         }
 814:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 2908              		.loc 1 814 9
 2909 0326 4CE0     		b	.L97
 2910              	.L80:
 815:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 816:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
 817:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH3EN bit */
 818:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 66


 2911              		.loc 1 818 9
 2912 0328 FB68     		ldr	r3, [r7, #12]
 2913 032a 2033     		adds	r3, r3, #32
 2914 032c 1B68     		ldr	r3, [r3]
 2915 032e FA68     		ldr	r2, [r7, #12]
 2916 0330 2032     		adds	r2, r2, #32
 2917              		.loc 1 818 36
 2918 0332 23F48053 		bic	r3, r3, #4096
 2919 0336 1360     		str	r3, [r2]
 819:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 2920              		.loc 1 819 9
 2921 0338 FB68     		ldr	r3, [r7, #12]
 2922 033a 1C33     		adds	r3, r3, #28
 2923 033c 1B68     		ldr	r3, [r3]
 2924 033e FA68     		ldr	r2, [r7, #12]
 2925 0340 1C32     		adds	r2, r2, #28
 2926              		.loc 1 819 36
 2927 0342 23F44073 		bic	r3, r3, #768
 2928 0346 1360     		str	r3, [r2]
 820:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH3EN bit */
 821:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 12U);
 2929              		.loc 1 821 9
 2930 0348 FB68     		ldr	r3, [r7, #12]
 2931 034a 2033     		adds	r3, r3, #32
 2932 034c 1A68     		ldr	r2, [r3]
 2933              		.loc 1 821 67
 2934 034e 7B68     		ldr	r3, [r7, #4]
 2935 0350 1B88     		ldrh	r3, [r3]
 2936              		.loc 1 821 39
 2937 0352 1B03     		lsls	r3, r3, #12
 2938              		.loc 1 821 9
 2939 0354 F968     		ldr	r1, [r7, #12]
 2940 0356 2031     		adds	r1, r1, #32
 2941              		.loc 1 821 36
 2942 0358 1343     		orrs	r3, r3, r2
 2943 035a 0B60     		str	r3, [r1]
 822:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH3P bit */
 823:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2944              		.loc 1 823 9
 2945 035c FB68     		ldr	r3, [r7, #12]
 2946 035e 2033     		adds	r3, r3, #32
 2947 0360 1B68     		ldr	r3, [r3]
 2948 0362 FA68     		ldr	r2, [r7, #12]
 2949 0364 2032     		adds	r2, r2, #32
 2950              		.loc 1 823 36
 2951 0366 23F40053 		bic	r3, r3, #8192
 2952 036a 1360     		str	r3, [r2]
 824:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH3P bit */
 825:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity)<< 12U);
 2953              		.loc 1 825 9
 2954 036c FB68     		ldr	r3, [r7, #12]
 2955 036e 2033     		adds	r3, r3, #32
 2956 0370 1A68     		ldr	r2, [r3]
 2957              		.loc 1 825 67
 2958 0372 7B68     		ldr	r3, [r7, #4]
 2959 0374 9B88     		ldrh	r3, [r3, #4]
 2960              		.loc 1 825 39
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 67


 2961 0376 1B03     		lsls	r3, r3, #12
 2962              		.loc 1 825 9
 2963 0378 F968     		ldr	r1, [r7, #12]
 2964 037a 2031     		adds	r1, r1, #32
 2965              		.loc 1 825 36
 2966 037c 1343     		orrs	r3, r3, r2
 2967 037e 0B60     		str	r3, [r1]
 826:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 827:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2968              		.loc 1 827 11
 2969 0380 FB68     		ldr	r3, [r7, #12]
 2970 0382 144A     		ldr	r2, .L102
 2971 0384 9342     		cmp	r3, r2
 2972 0386 03D0     		beq	.L92
 2973              		.loc 1 827 37 discriminator 1
 2974 0388 FB68     		ldr	r3, [r7, #12]
 2975 038a 134A     		ldr	r2, .L102+4
 2976 038c 9342     		cmp	r3, r2
 2977 038e 1AD1     		bne	.L98
 2978              	.L92:
 828:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* reset the ISO3 bit */
 829:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 2979              		.loc 1 829 13
 2980 0390 FB68     		ldr	r3, [r7, #12]
 2981 0392 0433     		adds	r3, r3, #4
 2982 0394 1B68     		ldr	r3, [r3]
 2983 0396 FA68     		ldr	r2, [r7, #12]
 2984 0398 0432     		adds	r2, r2, #4
 2985              		.loc 1 829 38
 2986 039a 23F48043 		bic	r3, r3, #16384
 2987 039e 1360     		str	r3, [r2]
 830:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             /* set the ISO3 bit */
 831:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate)<< 6U);
 2988              		.loc 1 831 13
 2989 03a0 FB68     		ldr	r3, [r7, #12]
 2990 03a2 0433     		adds	r3, r3, #4
 2991 03a4 1A68     		ldr	r2, [r3]
 2992              		.loc 1 831 69
 2993 03a6 7B68     		ldr	r3, [r7, #4]
 2994 03a8 1B89     		ldrh	r3, [r3, #8]
 2995              		.loc 1 831 41
 2996 03aa 9B01     		lsls	r3, r3, #6
 2997              		.loc 1 831 13
 2998 03ac F968     		ldr	r1, [r7, #12]
 2999 03ae 0431     		adds	r1, r1, #4
 3000              		.loc 1 831 38
 3001 03b0 1343     		orrs	r3, r3, r2
 3002 03b2 0B60     		str	r3, [r1]
 832:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         }
 833:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3003              		.loc 1 833 9
 3004 03b4 07E0     		b	.L98
 3005              	.L94:
 834:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
 835:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3006              		.loc 1 835 9
 3007 03b6 00BF     		nop
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 68


 3008 03b8 06E0     		b	.L99
 3009              	.L95:
 752:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 3010              		.loc 1 752 9
 3011 03ba 00BF     		nop
 3012 03bc 04E0     		b	.L99
 3013              	.L96:
 783:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 3014              		.loc 1 783 9
 3015 03be 00BF     		nop
 3016 03c0 02E0     		b	.L99
 3017              	.L97:
 814:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 3018              		.loc 1 814 9
 3019 03c2 00BF     		nop
 3020 03c4 00E0     		b	.L99
 3021              	.L98:
 833:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
 3022              		.loc 1 833 9
 3023 03c6 00BF     		nop
 3024              	.L99:
 836:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 837:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 3025              		.loc 1 837 1
 3026 03c8 00BF     		nop
 3027 03ca 1437     		adds	r7, r7, #20
 3028              	.LCFI212:
 3029              		.cfi_def_cfa_offset 4
 3030 03cc BD46     		mov	sp, r7
 3031              	.LCFI213:
 3032              		.cfi_def_cfa_register 13
 3033              		@ sp needed
 3034 03ce 80BC     		pop	{r7}
 3035              	.LCFI214:
 3036              		.cfi_restore 7
 3037              		.cfi_def_cfa_offset 0
 3038 03d0 7047     		bx	lr
 3039              	.L103:
 3040 03d2 00BF     		.align	2
 3041              	.L102:
 3042 03d4 002C0140 		.word	1073818624
 3043 03d8 00340140 		.word	1073820672
 3044              		.cfi_endproc
 3045              	.LFE91:
 3047              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 3048              		.align	1
 3049              		.global	timer_channel_output_mode_config
 3050              		.syntax unified
 3051              		.thumb
 3052              		.thumb_func
 3054              	timer_channel_output_mode_config:
 3055              	.LFB92:
 838:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 839:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 840:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel output compare mode
 841:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 842:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 69


 843:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 844:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 845:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 846:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 847:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 848:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ocmode: channel output compare mode
 849:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 850:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 851:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 852:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 853:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 854:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 855:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 856:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 857:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 858:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 859:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 860:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 861:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 862:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 3056              		.loc 1 862 1
 3057              		.cfi_startproc
 3058              		@ args = 0, pretend = 0, frame = 8
 3059              		@ frame_needed = 1, uses_anonymous_args = 0
 3060              		@ link register save eliminated.
 3061 0000 80B4     		push	{r7}
 3062              	.LCFI215:
 3063              		.cfi_def_cfa_offset 4
 3064              		.cfi_offset 7, -4
 3065 0002 83B0     		sub	sp, sp, #12
 3066              	.LCFI216:
 3067              		.cfi_def_cfa_offset 16
 3068 0004 00AF     		add	r7, sp, #0
 3069              	.LCFI217:
 3070              		.cfi_def_cfa_register 7
 3071 0006 7860     		str	r0, [r7, #4]
 3072 0008 0B46     		mov	r3, r1
 3073 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3074 000c 1346     		mov	r3, r2	@ movhi
 3075 000e 3B80     		strh	r3, [r7]	@ movhi
 863:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 3076              		.loc 1 863 5
 3077 0010 7B88     		ldrh	r3, [r7, #2]
 3078 0012 032B     		cmp	r3, #3
 3079 0014 50D8     		bhi	.L112
 3080 0016 01A2     		adr	r2, .L107
 3081 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3082              		.p2align 2
 3083              	.L107:
 3084 001c 2D000000 		.word	.L110+1
 3085 0020 4F000000 		.word	.L109+1
 3086 0024 73000000 		.word	.L108+1
 3087 0028 95000000 		.word	.L106+1
 3088              		.p2align 1
 3089              	.L110:
 864:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 865:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 70


 866:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 3090              		.loc 1 866 9
 3091 002c 7B68     		ldr	r3, [r7, #4]
 3092 002e 1833     		adds	r3, r3, #24
 3093 0030 1B68     		ldr	r3, [r3]
 3094 0032 7A68     		ldr	r2, [r7, #4]
 3095 0034 1832     		adds	r2, r2, #24
 3096              		.loc 1 866 36
 3097 0036 23F07003 		bic	r3, r3, #112
 3098 003a 1360     		str	r3, [r2]
 867:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 3099              		.loc 1 867 9
 3100 003c 7B68     		ldr	r3, [r7, #4]
 3101 003e 1833     		adds	r3, r3, #24
 3102 0040 1A68     		ldr	r2, [r3]
 3103              		.loc 1 867 39
 3104 0042 3B88     		ldrh	r3, [r7]
 3105              		.loc 1 867 9
 3106 0044 7968     		ldr	r1, [r7, #4]
 3107 0046 1831     		adds	r1, r1, #24
 3108              		.loc 1 867 36
 3109 0048 1343     		orrs	r3, r3, r2
 3110 004a 0B60     		str	r3, [r1]
 868:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3111              		.loc 1 868 9
 3112 004c 35E0     		b	.L111
 3113              	.L109:
 869:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 870:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
 871:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 3114              		.loc 1 871 9
 3115 004e 7B68     		ldr	r3, [r7, #4]
 3116 0050 1833     		adds	r3, r3, #24
 3117 0052 1B68     		ldr	r3, [r3]
 3118 0054 7A68     		ldr	r2, [r7, #4]
 3119 0056 1832     		adds	r2, r2, #24
 3120              		.loc 1 871 36
 3121 0058 23F4E043 		bic	r3, r3, #28672
 3122 005c 1360     		str	r3, [r2]
 872:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode)<< 8U);
 3123              		.loc 1 872 9
 3124 005e 7B68     		ldr	r3, [r7, #4]
 3125 0060 1833     		adds	r3, r3, #24
 3126 0062 1A68     		ldr	r2, [r3]
 3127              		.loc 1 872 50
 3128 0064 3B88     		ldrh	r3, [r7]
 3129              		.loc 1 872 39
 3130 0066 1B02     		lsls	r3, r3, #8
 3131              		.loc 1 872 9
 3132 0068 7968     		ldr	r1, [r7, #4]
 3133 006a 1831     		adds	r1, r1, #24
 3134              		.loc 1 872 36
 3135 006c 1343     		orrs	r3, r3, r2
 3136 006e 0B60     		str	r3, [r1]
 873:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3137              		.loc 1 873 9
 3138 0070 23E0     		b	.L111
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 71


 3139              	.L108:
 874:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 875:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
 876:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 3140              		.loc 1 876 9
 3141 0072 7B68     		ldr	r3, [r7, #4]
 3142 0074 1C33     		adds	r3, r3, #28
 3143 0076 1B68     		ldr	r3, [r3]
 3144 0078 7A68     		ldr	r2, [r7, #4]
 3145 007a 1C32     		adds	r2, r2, #28
 3146              		.loc 1 876 36
 3147 007c 23F07003 		bic	r3, r3, #112
 3148 0080 1360     		str	r3, [r2]
 877:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 3149              		.loc 1 877 9
 3150 0082 7B68     		ldr	r3, [r7, #4]
 3151 0084 1C33     		adds	r3, r3, #28
 3152 0086 1A68     		ldr	r2, [r3]
 3153              		.loc 1 877 39
 3154 0088 3B88     		ldrh	r3, [r7]
 3155              		.loc 1 877 9
 3156 008a 7968     		ldr	r1, [r7, #4]
 3157 008c 1C31     		adds	r1, r1, #28
 3158              		.loc 1 877 36
 3159 008e 1343     		orrs	r3, r3, r2
 3160 0090 0B60     		str	r3, [r1]
 878:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3161              		.loc 1 878 9
 3162 0092 12E0     		b	.L111
 3163              	.L106:
 879:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 880:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
 881:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 3164              		.loc 1 881 9
 3165 0094 7B68     		ldr	r3, [r7, #4]
 3166 0096 1C33     		adds	r3, r3, #28
 3167 0098 1B68     		ldr	r3, [r3]
 3168 009a 7A68     		ldr	r2, [r7, #4]
 3169 009c 1C32     		adds	r2, r2, #28
 3170              		.loc 1 881 36
 3171 009e 23F4E043 		bic	r3, r3, #28672
 3172 00a2 1360     		str	r3, [r2]
 882:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode)<< 8U);
 3173              		.loc 1 882 9
 3174 00a4 7B68     		ldr	r3, [r7, #4]
 3175 00a6 1C33     		adds	r3, r3, #28
 3176 00a8 1A68     		ldr	r2, [r3]
 3177              		.loc 1 882 50
 3178 00aa 3B88     		ldrh	r3, [r7]
 3179              		.loc 1 882 39
 3180 00ac 1B02     		lsls	r3, r3, #8
 3181              		.loc 1 882 9
 3182 00ae 7968     		ldr	r1, [r7, #4]
 3183 00b0 1C31     		adds	r1, r1, #28
 3184              		.loc 1 882 36
 3185 00b2 1343     		orrs	r3, r3, r2
 3186 00b4 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 72


 883:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3187              		.loc 1 883 9
 3188 00b6 00E0     		b	.L111
 3189              	.L112:
 884:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
 885:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3190              		.loc 1 885 9
 3191 00b8 00BF     		nop
 3192              	.L111:
 886:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 887:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 3193              		.loc 1 887 1
 3194 00ba 00BF     		nop
 3195 00bc 0C37     		adds	r7, r7, #12
 3196              	.LCFI218:
 3197              		.cfi_def_cfa_offset 4
 3198 00be BD46     		mov	sp, r7
 3199              	.LCFI219:
 3200              		.cfi_def_cfa_register 13
 3201              		@ sp needed
 3202 00c0 80BC     		pop	{r7}
 3203              	.LCFI220:
 3204              		.cfi_restore 7
 3205              		.cfi_def_cfa_offset 0
 3206 00c2 7047     		bx	lr
 3207              		.cfi_endproc
 3208              	.LFE92:
 3210              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 3211              		.align	1
 3212              		.global	timer_channel_output_pulse_value_config
 3213              		.syntax unified
 3214              		.thumb
 3215              		.thumb_func
 3217              	timer_channel_output_pulse_value_config:
 3218              	.LFB93:
 888:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 889:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 890:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel output pulse value
 891:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 892:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
 893:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 894:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 895:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 896:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 897:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 898:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  pulse: channel output pulse value
 899:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 900:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 901:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 902:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint16_t puls
 903:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 3219              		.loc 1 903 1
 3220              		.cfi_startproc
 3221              		@ args = 0, pretend = 0, frame = 8
 3222              		@ frame_needed = 1, uses_anonymous_args = 0
 3223              		@ link register save eliminated.
 3224 0000 80B4     		push	{r7}
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 73


 3225              	.LCFI221:
 3226              		.cfi_def_cfa_offset 4
 3227              		.cfi_offset 7, -4
 3228 0002 83B0     		sub	sp, sp, #12
 3229              	.LCFI222:
 3230              		.cfi_def_cfa_offset 16
 3231 0004 00AF     		add	r7, sp, #0
 3232              	.LCFI223:
 3233              		.cfi_def_cfa_register 7
 3234 0006 7860     		str	r0, [r7, #4]
 3235 0008 0B46     		mov	r3, r1
 3236 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3237 000c 1346     		mov	r3, r2	@ movhi
 3238 000e 3B80     		strh	r3, [r7]	@ movhi
 904:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 3239              		.loc 1 904 5
 3240 0010 7B88     		ldrh	r3, [r7, #2]
 3241 0012 032B     		cmp	r3, #3
 3242 0014 22D8     		bhi	.L121
 3243 0016 01A2     		adr	r2, .L116
 3244 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3245              		.p2align 2
 3246              	.L116:
 3247 001c 2D000000 		.word	.L119+1
 3248 0020 39000000 		.word	.L118+1
 3249 0024 45000000 		.word	.L117+1
 3250 0028 51000000 		.word	.L115+1
 3251              		.p2align 1
 3252              	.L119:
 905:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 906:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
 907:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 3253              		.loc 1 907 9
 3254 002c 7B68     		ldr	r3, [r7, #4]
 3255 002e 3433     		adds	r3, r3, #52
 3256 0030 1A46     		mov	r2, r3
 3257              		.loc 1 907 37
 3258 0032 3B88     		ldrh	r3, [r7]
 3259              		.loc 1 907 35
 3260 0034 1360     		str	r3, [r2]
 908:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3261              		.loc 1 908 9
 3262 0036 12E0     		b	.L120
 3263              	.L118:
 909:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 910:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
 911:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 3264              		.loc 1 911 9
 3265 0038 7B68     		ldr	r3, [r7, #4]
 3266 003a 3833     		adds	r3, r3, #56
 3267 003c 1A46     		mov	r2, r3
 3268              		.loc 1 911 37
 3269 003e 3B88     		ldrh	r3, [r7]
 3270              		.loc 1 911 35
 3271 0040 1360     		str	r3, [r2]
 912:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3272              		.loc 1 912 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 74


 3273 0042 0CE0     		b	.L120
 3274              	.L117:
 913:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 914:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
 915:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 3275              		.loc 1 915 9
 3276 0044 7B68     		ldr	r3, [r7, #4]
 3277 0046 3C33     		adds	r3, r3, #60
 3278 0048 1A46     		mov	r2, r3
 3279              		.loc 1 915 37
 3280 004a 3B88     		ldrh	r3, [r7]
 3281              		.loc 1 915 35
 3282 004c 1360     		str	r3, [r2]
 916:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3283              		.loc 1 916 9
 3284 004e 06E0     		b	.L120
 3285              	.L115:
 917:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 918:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
 919:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 3286              		.loc 1 919 10
 3287 0050 7B68     		ldr	r3, [r7, #4]
 3288 0052 4033     		adds	r3, r3, #64
 3289 0054 1A46     		mov	r2, r3
 3290              		.loc 1 919 38
 3291 0056 3B88     		ldrh	r3, [r7]
 3292              		.loc 1 919 36
 3293 0058 1360     		str	r3, [r2]
 920:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3294              		.loc 1 920 9
 3295 005a 00E0     		b	.L120
 3296              	.L121:
 921:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
 922:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3297              		.loc 1 922 9
 3298 005c 00BF     		nop
 3299              	.L120:
 923:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 924:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 3300              		.loc 1 924 1
 3301 005e 00BF     		nop
 3302 0060 0C37     		adds	r7, r7, #12
 3303              	.LCFI224:
 3304              		.cfi_def_cfa_offset 4
 3305 0062 BD46     		mov	sp, r7
 3306              	.LCFI225:
 3307              		.cfi_def_cfa_register 13
 3308              		@ sp needed
 3309 0064 80BC     		pop	{r7}
 3310              	.LCFI226:
 3311              		.cfi_restore 7
 3312              		.cfi_def_cfa_offset 0
 3313 0066 7047     		bx	lr
 3314              		.cfi_endproc
 3315              	.LFE93:
 3317              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 3318              		.align	1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 75


 3319              		.global	timer_channel_output_shadow_config
 3320              		.syntax unified
 3321              		.thumb
 3322              		.thumb_func
 3324              	timer_channel_output_shadow_config:
 3325              	.LFB94:
 925:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 926:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 927:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel output shadow function
 928:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 929:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
 930:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 931:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 932:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 933:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 934:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 935:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ocshadow: channel output shadow state
 936:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 937:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 938:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 939:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 940:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 941:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
 942:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 943:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 3326              		.loc 1 943 1
 3327              		.cfi_startproc
 3328              		@ args = 0, pretend = 0, frame = 8
 3329              		@ frame_needed = 1, uses_anonymous_args = 0
 3330              		@ link register save eliminated.
 3331 0000 80B4     		push	{r7}
 3332              	.LCFI227:
 3333              		.cfi_def_cfa_offset 4
 3334              		.cfi_offset 7, -4
 3335 0002 83B0     		sub	sp, sp, #12
 3336              	.LCFI228:
 3337              		.cfi_def_cfa_offset 16
 3338 0004 00AF     		add	r7, sp, #0
 3339              	.LCFI229:
 3340              		.cfi_def_cfa_register 7
 3341 0006 7860     		str	r0, [r7, #4]
 3342 0008 0B46     		mov	r3, r1
 3343 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3344 000c 1346     		mov	r3, r2	@ movhi
 3345 000e 3B80     		strh	r3, [r7]	@ movhi
 944:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 3346              		.loc 1 944 5
 3347 0010 7B88     		ldrh	r3, [r7, #2]
 3348 0012 032B     		cmp	r3, #3
 3349 0014 50D8     		bhi	.L130
 3350 0016 01A2     		adr	r2, .L125
 3351 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3352              		.p2align 2
 3353              	.L125:
 3354 001c 2D000000 		.word	.L128+1
 3355 0020 4F000000 		.word	.L127+1
 3356 0024 73000000 		.word	.L126+1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 76


 3357 0028 95000000 		.word	.L124+1
 3358              		.p2align 1
 3359              	.L128:
 945:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 946:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
 947:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 3360              		.loc 1 947 9
 3361 002c 7B68     		ldr	r3, [r7, #4]
 3362 002e 1833     		adds	r3, r3, #24
 3363 0030 1B68     		ldr	r3, [r3]
 3364 0032 7A68     		ldr	r2, [r7, #4]
 3365 0034 1832     		adds	r2, r2, #24
 3366              		.loc 1 947 36
 3367 0036 23F00803 		bic	r3, r3, #8
 3368 003a 1360     		str	r3, [r2]
 948:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 3369              		.loc 1 948 9
 3370 003c 7B68     		ldr	r3, [r7, #4]
 3371 003e 1833     		adds	r3, r3, #24
 3372 0040 1A68     		ldr	r2, [r3]
 3373              		.loc 1 948 39
 3374 0042 3B88     		ldrh	r3, [r7]
 3375              		.loc 1 948 9
 3376 0044 7968     		ldr	r1, [r7, #4]
 3377 0046 1831     		adds	r1, r1, #24
 3378              		.loc 1 948 36
 3379 0048 1343     		orrs	r3, r3, r2
 3380 004a 0B60     		str	r3, [r1]
 949:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3381              		.loc 1 949 9
 3382 004c 35E0     		b	.L129
 3383              	.L127:
 950:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 951:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
 952:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 3384              		.loc 1 952 9
 3385 004e 7B68     		ldr	r3, [r7, #4]
 3386 0050 1833     		adds	r3, r3, #24
 3387 0052 1B68     		ldr	r3, [r3]
 3388 0054 7A68     		ldr	r2, [r7, #4]
 3389 0056 1832     		adds	r2, r2, #24
 3390              		.loc 1 952 36
 3391 0058 23F40063 		bic	r3, r3, #2048
 3392 005c 1360     		str	r3, [r2]
 953:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 3393              		.loc 1 953 9
 3394 005e 7B68     		ldr	r3, [r7, #4]
 3395 0060 1833     		adds	r3, r3, #24
 3396 0062 1A68     		ldr	r2, [r3]
 3397              		.loc 1 953 50
 3398 0064 3B88     		ldrh	r3, [r7]
 3399              		.loc 1 953 39
 3400 0066 1B02     		lsls	r3, r3, #8
 3401              		.loc 1 953 9
 3402 0068 7968     		ldr	r1, [r7, #4]
 3403 006a 1831     		adds	r1, r1, #24
 3404              		.loc 1 953 36
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 77


 3405 006c 1343     		orrs	r3, r3, r2
 3406 006e 0B60     		str	r3, [r1]
 954:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3407              		.loc 1 954 9
 3408 0070 23E0     		b	.L129
 3409              	.L126:
 955:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 956:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
 957:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 3410              		.loc 1 957 9
 3411 0072 7B68     		ldr	r3, [r7, #4]
 3412 0074 1C33     		adds	r3, r3, #28
 3413 0076 1B68     		ldr	r3, [r3]
 3414 0078 7A68     		ldr	r2, [r7, #4]
 3415 007a 1C32     		adds	r2, r2, #28
 3416              		.loc 1 957 36
 3417 007c 23F00803 		bic	r3, r3, #8
 3418 0080 1360     		str	r3, [r2]
 958:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 3419              		.loc 1 958 9
 3420 0082 7B68     		ldr	r3, [r7, #4]
 3421 0084 1C33     		adds	r3, r3, #28
 3422 0086 1A68     		ldr	r2, [r3]
 3423              		.loc 1 958 39
 3424 0088 3B88     		ldrh	r3, [r7]
 3425              		.loc 1 958 9
 3426 008a 7968     		ldr	r1, [r7, #4]
 3427 008c 1C31     		adds	r1, r1, #28
 3428              		.loc 1 958 36
 3429 008e 1343     		orrs	r3, r3, r2
 3430 0090 0B60     		str	r3, [r1]
 959:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3431              		.loc 1 959 9
 3432 0092 12E0     		b	.L129
 3433              	.L124:
 960:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
 961:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
 962:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 3434              		.loc 1 962 9
 3435 0094 7B68     		ldr	r3, [r7, #4]
 3436 0096 1C33     		adds	r3, r3, #28
 3437 0098 1B68     		ldr	r3, [r3]
 3438 009a 7A68     		ldr	r2, [r7, #4]
 3439 009c 1C32     		adds	r2, r2, #28
 3440              		.loc 1 962 36
 3441 009e 23F40063 		bic	r3, r3, #2048
 3442 00a2 1360     		str	r3, [r2]
 963:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 3443              		.loc 1 963 9
 3444 00a4 7B68     		ldr	r3, [r7, #4]
 3445 00a6 1C33     		adds	r3, r3, #28
 3446 00a8 1A68     		ldr	r2, [r3]
 3447              		.loc 1 963 50
 3448 00aa 3B88     		ldrh	r3, [r7]
 3449              		.loc 1 963 39
 3450 00ac 1B02     		lsls	r3, r3, #8
 3451              		.loc 1 963 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 78


 3452 00ae 7968     		ldr	r1, [r7, #4]
 3453 00b0 1C31     		adds	r1, r1, #28
 3454              		.loc 1 963 36
 3455 00b2 1343     		orrs	r3, r3, r2
 3456 00b4 0B60     		str	r3, [r1]
 964:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3457              		.loc 1 964 9
 3458 00b6 00E0     		b	.L129
 3459              	.L130:
 965:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
 966:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3460              		.loc 1 966 9
 3461 00b8 00BF     		nop
 3462              	.L129:
 967:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 968:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 3463              		.loc 1 968 1
 3464 00ba 00BF     		nop
 3465 00bc 0C37     		adds	r7, r7, #12
 3466              	.LCFI230:
 3467              		.cfi_def_cfa_offset 4
 3468 00be BD46     		mov	sp, r7
 3469              	.LCFI231:
 3470              		.cfi_def_cfa_register 13
 3471              		@ sp needed
 3472 00c0 80BC     		pop	{r7}
 3473              	.LCFI232:
 3474              		.cfi_restore 7
 3475              		.cfi_def_cfa_offset 0
 3476 00c2 7047     		bx	lr
 3477              		.cfi_endproc
 3478              	.LFE94:
 3480              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 3481              		.align	1
 3482              		.global	timer_channel_output_fast_config
 3483              		.syntax unified
 3484              		.thumb
 3485              		.thumb_func
 3487              	timer_channel_output_fast_config:
 3488              	.LFB95:
 969:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 970:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
 971:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel output fast function
 972:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 973:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
 974:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 975:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 976:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 977:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 978:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 979:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ocfast: channel output fast function
 980:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
 981:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 982:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 983:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
 984:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
 985:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 79


 986:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 987:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 3489              		.loc 1 987 1
 3490              		.cfi_startproc
 3491              		@ args = 0, pretend = 0, frame = 8
 3492              		@ frame_needed = 1, uses_anonymous_args = 0
 3493              		@ link register save eliminated.
 3494 0000 80B4     		push	{r7}
 3495              	.LCFI233:
 3496              		.cfi_def_cfa_offset 4
 3497              		.cfi_offset 7, -4
 3498 0002 83B0     		sub	sp, sp, #12
 3499              	.LCFI234:
 3500              		.cfi_def_cfa_offset 16
 3501 0004 00AF     		add	r7, sp, #0
 3502              	.LCFI235:
 3503              		.cfi_def_cfa_register 7
 3504 0006 7860     		str	r0, [r7, #4]
 3505 0008 0B46     		mov	r3, r1
 3506 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3507 000c 1346     		mov	r3, r2	@ movhi
 3508 000e 3B80     		strh	r3, [r7]	@ movhi
 988:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 3509              		.loc 1 988 5
 3510 0010 7B88     		ldrh	r3, [r7, #2]
 3511 0012 032B     		cmp	r3, #3
 3512 0014 50D8     		bhi	.L139
 3513 0016 01A2     		adr	r2, .L134
 3514 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3515              		.p2align 2
 3516              	.L134:
 3517 001c 2D000000 		.word	.L137+1
 3518 0020 4F000000 		.word	.L136+1
 3519 0024 73000000 		.word	.L135+1
 3520 0028 95000000 		.word	.L133+1
 3521              		.p2align 1
 3522              	.L137:
 989:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
 990:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
 991:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 3523              		.loc 1 991 9
 3524 002c 7B68     		ldr	r3, [r7, #4]
 3525 002e 1833     		adds	r3, r3, #24
 3526 0030 1B68     		ldr	r3, [r3]
 3527 0032 7A68     		ldr	r2, [r7, #4]
 3528 0034 1832     		adds	r2, r2, #24
 3529              		.loc 1 991 36
 3530 0036 23F00403 		bic	r3, r3, #4
 3531 003a 1360     		str	r3, [r2]
 992:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 3532              		.loc 1 992 9
 3533 003c 7B68     		ldr	r3, [r7, #4]
 3534 003e 1833     		adds	r3, r3, #24
 3535 0040 1A68     		ldr	r2, [r3]
 3536              		.loc 1 992 39
 3537 0042 3B88     		ldrh	r3, [r7]
 3538              		.loc 1 992 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 80


 3539 0044 7968     		ldr	r1, [r7, #4]
 3540 0046 1831     		adds	r1, r1, #24
 3541              		.loc 1 992 36
 3542 0048 1343     		orrs	r3, r3, r2
 3543 004a 0B60     		str	r3, [r1]
 993:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3544              		.loc 1 993 9
 3545 004c 35E0     		b	.L138
 3546              	.L136:
 994:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 995:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
 996:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 3547              		.loc 1 996 9
 3548 004e 7B68     		ldr	r3, [r7, #4]
 3549 0050 1833     		adds	r3, r3, #24
 3550 0052 1B68     		ldr	r3, [r3]
 3551 0054 7A68     		ldr	r2, [r7, #4]
 3552 0056 1832     		adds	r2, r2, #24
 3553              		.loc 1 996 36
 3554 0058 23F48063 		bic	r3, r3, #1024
 3555 005c 1360     		str	r3, [r2]
 997:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 3556              		.loc 1 997 9
 3557 005e 7B68     		ldr	r3, [r7, #4]
 3558 0060 1833     		adds	r3, r3, #24
 3559 0062 1A68     		ldr	r2, [r3]
 3560              		.loc 1 997 50
 3561 0064 3B88     		ldrh	r3, [r7]
 3562              		.loc 1 997 39
 3563 0066 1B02     		lsls	r3, r3, #8
 3564              		.loc 1 997 9
 3565 0068 7968     		ldr	r1, [r7, #4]
 3566 006a 1831     		adds	r1, r1, #24
 3567              		.loc 1 997 36
 3568 006c 1343     		orrs	r3, r3, r2
 3569 006e 0B60     		str	r3, [r1]
 998:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3570              		.loc 1 998 9
 3571 0070 23E0     		b	.L138
 3572              	.L135:
 999:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1000:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1001:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 3573              		.loc 1 1001 9
 3574 0072 7B68     		ldr	r3, [r7, #4]
 3575 0074 1C33     		adds	r3, r3, #28
 3576 0076 1B68     		ldr	r3, [r3]
 3577 0078 7A68     		ldr	r2, [r7, #4]
 3578 007a 1C32     		adds	r2, r2, #28
 3579              		.loc 1 1001 36
 3580 007c 23F00403 		bic	r3, r3, #4
 3581 0080 1360     		str	r3, [r2]
1002:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 3582              		.loc 1 1002 9
 3583 0082 7B68     		ldr	r3, [r7, #4]
 3584 0084 1C33     		adds	r3, r3, #28
 3585 0086 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 81


 3586              		.loc 1 1002 39
 3587 0088 3B88     		ldrh	r3, [r7]
 3588              		.loc 1 1002 9
 3589 008a 7968     		ldr	r1, [r7, #4]
 3590 008c 1C31     		adds	r1, r1, #28
 3591              		.loc 1 1002 36
 3592 008e 1343     		orrs	r3, r3, r2
 3593 0090 0B60     		str	r3, [r1]
1003:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3594              		.loc 1 1003 9
 3595 0092 12E0     		b	.L138
 3596              	.L133:
1004:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1005:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
1006:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 3597              		.loc 1 1006 9
 3598 0094 7B68     		ldr	r3, [r7, #4]
 3599 0096 1C33     		adds	r3, r3, #28
 3600 0098 1B68     		ldr	r3, [r3]
 3601 009a 7A68     		ldr	r2, [r7, #4]
 3602 009c 1C32     		adds	r2, r2, #28
 3603              		.loc 1 1006 36
 3604 009e 23F48063 		bic	r3, r3, #1024
 3605 00a2 1360     		str	r3, [r2]
1007:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 3606              		.loc 1 1007 9
 3607 00a4 7B68     		ldr	r3, [r7, #4]
 3608 00a6 1C33     		adds	r3, r3, #28
 3609 00a8 1A68     		ldr	r2, [r3]
 3610              		.loc 1 1007 50
 3611 00aa 3B88     		ldrh	r3, [r7]
 3612              		.loc 1 1007 39
 3613 00ac 1B02     		lsls	r3, r3, #8
 3614              		.loc 1 1007 9
 3615 00ae 7968     		ldr	r1, [r7, #4]
 3616 00b0 1C31     		adds	r1, r1, #28
 3617              		.loc 1 1007 36
 3618 00b2 1343     		orrs	r3, r3, r2
 3619 00b4 0B60     		str	r3, [r1]
1008:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3620              		.loc 1 1008 9
 3621 00b6 00E0     		b	.L138
 3622              	.L139:
1009:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
1010:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3623              		.loc 1 1010 9
 3624 00b8 00BF     		nop
 3625              	.L138:
1011:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1012:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 3626              		.loc 1 1012 1
 3627 00ba 00BF     		nop
 3628 00bc 0C37     		adds	r7, r7, #12
 3629              	.LCFI236:
 3630              		.cfi_def_cfa_offset 4
 3631 00be BD46     		mov	sp, r7
 3632              	.LCFI237:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 82


 3633              		.cfi_def_cfa_register 13
 3634              		@ sp needed
 3635 00c0 80BC     		pop	{r7}
 3636              	.LCFI238:
 3637              		.cfi_restore 7
 3638              		.cfi_def_cfa_offset 0
 3639 00c2 7047     		bx	lr
 3640              		.cfi_endproc
 3641              	.LFE95:
 3643              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 3644              		.align	1
 3645              		.global	timer_channel_output_clear_config
 3646              		.syntax unified
 3647              		.thumb
 3648              		.thumb_func
 3650              	timer_channel_output_clear_config:
 3651              	.LFB96:
1013:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1014:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1015:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel output clear function
1016:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1017:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1018:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1019:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1020:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1021:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1022:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3
1023:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  occlear: channel output clear function
1024:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1025:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1026:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1027:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1028:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1029:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1030:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1031:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 3652              		.loc 1 1031 1
 3653              		.cfi_startproc
 3654              		@ args = 0, pretend = 0, frame = 8
 3655              		@ frame_needed = 1, uses_anonymous_args = 0
 3656              		@ link register save eliminated.
 3657 0000 80B4     		push	{r7}
 3658              	.LCFI239:
 3659              		.cfi_def_cfa_offset 4
 3660              		.cfi_offset 7, -4
 3661 0002 83B0     		sub	sp, sp, #12
 3662              	.LCFI240:
 3663              		.cfi_def_cfa_offset 16
 3664 0004 00AF     		add	r7, sp, #0
 3665              	.LCFI241:
 3666              		.cfi_def_cfa_register 7
 3667 0006 7860     		str	r0, [r7, #4]
 3668 0008 0B46     		mov	r3, r1
 3669 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3670 000c 1346     		mov	r3, r2	@ movhi
 3671 000e 3B80     		strh	r3, [r7]	@ movhi
1032:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 83


 3672              		.loc 1 1032 5
 3673 0010 7B88     		ldrh	r3, [r7, #2]
 3674 0012 032B     		cmp	r3, #3
 3675 0014 50D8     		bhi	.L148
 3676 0016 01A2     		adr	r2, .L143
 3677 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3678              		.p2align 2
 3679              	.L143:
 3680 001c 2D000000 		.word	.L146+1
 3681 0020 4F000000 		.word	.L145+1
 3682 0024 73000000 		.word	.L144+1
 3683 0028 95000000 		.word	.L142+1
 3684              		.p2align 1
 3685              	.L146:
1033:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1034:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
1035:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 3686              		.loc 1 1035 9
 3687 002c 7B68     		ldr	r3, [r7, #4]
 3688 002e 1833     		adds	r3, r3, #24
 3689 0030 1B68     		ldr	r3, [r3]
 3690 0032 7A68     		ldr	r2, [r7, #4]
 3691 0034 1832     		adds	r2, r2, #24
 3692              		.loc 1 1035 36
 3693 0036 23F08003 		bic	r3, r3, #128
 3694 003a 1360     		str	r3, [r2]
1036:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 3695              		.loc 1 1036 9
 3696 003c 7B68     		ldr	r3, [r7, #4]
 3697 003e 1833     		adds	r3, r3, #24
 3698 0040 1A68     		ldr	r2, [r3]
 3699              		.loc 1 1036 39
 3700 0042 3B88     		ldrh	r3, [r7]
 3701              		.loc 1 1036 9
 3702 0044 7968     		ldr	r1, [r7, #4]
 3703 0046 1831     		adds	r1, r1, #24
 3704              		.loc 1 1036 36
 3705 0048 1343     		orrs	r3, r3, r2
 3706 004a 0B60     		str	r3, [r1]
1037:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3707              		.loc 1 1037 9
 3708 004c 35E0     		b	.L147
 3709              	.L145:
1038:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1039:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
1040:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 3710              		.loc 1 1040 9
 3711 004e 7B68     		ldr	r3, [r7, #4]
 3712 0050 1833     		adds	r3, r3, #24
 3713 0052 1B68     		ldr	r3, [r3]
 3714 0054 7A68     		ldr	r2, [r7, #4]
 3715 0056 1832     		adds	r2, r2, #24
 3716              		.loc 1 1040 36
 3717 0058 23F40043 		bic	r3, r3, #32768
 3718 005c 1360     		str	r3, [r2]
1041:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 3719              		.loc 1 1041 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 84


 3720 005e 7B68     		ldr	r3, [r7, #4]
 3721 0060 1833     		adds	r3, r3, #24
 3722 0062 1A68     		ldr	r2, [r3]
 3723              		.loc 1 1041 50
 3724 0064 3B88     		ldrh	r3, [r7]
 3725              		.loc 1 1041 39
 3726 0066 1B02     		lsls	r3, r3, #8
 3727              		.loc 1 1041 9
 3728 0068 7968     		ldr	r1, [r7, #4]
 3729 006a 1831     		adds	r1, r1, #24
 3730              		.loc 1 1041 36
 3731 006c 1343     		orrs	r3, r3, r2
 3732 006e 0B60     		str	r3, [r1]
1042:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3733              		.loc 1 1042 9
 3734 0070 23E0     		b	.L147
 3735              	.L144:
1043:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1044:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1045:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 3736              		.loc 1 1045 9
 3737 0072 7B68     		ldr	r3, [r7, #4]
 3738 0074 1C33     		adds	r3, r3, #28
 3739 0076 1B68     		ldr	r3, [r3]
 3740 0078 7A68     		ldr	r2, [r7, #4]
 3741 007a 1C32     		adds	r2, r2, #28
 3742              		.loc 1 1045 36
 3743 007c 23F08003 		bic	r3, r3, #128
 3744 0080 1360     		str	r3, [r2]
1046:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 3745              		.loc 1 1046 9
 3746 0082 7B68     		ldr	r3, [r7, #4]
 3747 0084 1C33     		adds	r3, r3, #28
 3748 0086 1A68     		ldr	r2, [r3]
 3749              		.loc 1 1046 39
 3750 0088 3B88     		ldrh	r3, [r7]
 3751              		.loc 1 1046 9
 3752 008a 7968     		ldr	r1, [r7, #4]
 3753 008c 1C31     		adds	r1, r1, #28
 3754              		.loc 1 1046 36
 3755 008e 1343     		orrs	r3, r3, r2
 3756 0090 0B60     		str	r3, [r1]
1047:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3757              		.loc 1 1047 9
 3758 0092 12E0     		b	.L147
 3759              	.L142:
1048:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1049:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
1050:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 3760              		.loc 1 1050 9
 3761 0094 7B68     		ldr	r3, [r7, #4]
 3762 0096 1C33     		adds	r3, r3, #28
 3763 0098 1B68     		ldr	r3, [r3]
 3764 009a 7A68     		ldr	r2, [r7, #4]
 3765 009c 1C32     		adds	r2, r2, #28
 3766              		.loc 1 1050 36
 3767 009e 23F40043 		bic	r3, r3, #32768
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 85


 3768 00a2 1360     		str	r3, [r2]
1051:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 3769              		.loc 1 1051 9
 3770 00a4 7B68     		ldr	r3, [r7, #4]
 3771 00a6 1C33     		adds	r3, r3, #28
 3772 00a8 1A68     		ldr	r2, [r3]
 3773              		.loc 1 1051 50
 3774 00aa 3B88     		ldrh	r3, [r7]
 3775              		.loc 1 1051 39
 3776 00ac 1B02     		lsls	r3, r3, #8
 3777              		.loc 1 1051 9
 3778 00ae 7968     		ldr	r1, [r7, #4]
 3779 00b0 1C31     		adds	r1, r1, #28
 3780              		.loc 1 1051 36
 3781 00b2 1343     		orrs	r3, r3, r2
 3782 00b4 0B60     		str	r3, [r1]
1052:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3783              		.loc 1 1052 9
 3784 00b6 00E0     		b	.L147
 3785              	.L148:
1053:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
1054:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3786              		.loc 1 1054 9
 3787 00b8 00BF     		nop
 3788              	.L147:
1055:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1056:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 3789              		.loc 1 1056 1
 3790 00ba 00BF     		nop
 3791 00bc 0C37     		adds	r7, r7, #12
 3792              	.LCFI242:
 3793              		.cfi_def_cfa_offset 4
 3794 00be BD46     		mov	sp, r7
 3795              	.LCFI243:
 3796              		.cfi_def_cfa_register 13
 3797              		@ sp needed
 3798 00c0 80BC     		pop	{r7}
 3799              	.LCFI244:
 3800              		.cfi_restore 7
 3801              		.cfi_def_cfa_offset 0
 3802 00c2 7047     		bx	lr
 3803              		.cfi_endproc
 3804              	.LFE96:
 3806              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 3807              		.align	1
 3808              		.global	timer_channel_output_polarity_config
 3809              		.syntax unified
 3810              		.thumb
 3811              		.thumb_func
 3813              	timer_channel_output_polarity_config:
 3814              	.LFB97:
1057:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1058:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1059:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel output polarity 
1060:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1061:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1062:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 86


1063:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1064:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1065:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1066:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1067:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ocpolarity: channel output polarity
1068:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1069:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1070:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1071:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1072:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1073:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1074:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1075:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 3815              		.loc 1 1075 1
 3816              		.cfi_startproc
 3817              		@ args = 0, pretend = 0, frame = 8
 3818              		@ frame_needed = 1, uses_anonymous_args = 0
 3819              		@ link register save eliminated.
 3820 0000 80B4     		push	{r7}
 3821              	.LCFI245:
 3822              		.cfi_def_cfa_offset 4
 3823              		.cfi_offset 7, -4
 3824 0002 83B0     		sub	sp, sp, #12
 3825              	.LCFI246:
 3826              		.cfi_def_cfa_offset 16
 3827 0004 00AF     		add	r7, sp, #0
 3828              	.LCFI247:
 3829              		.cfi_def_cfa_register 7
 3830 0006 7860     		str	r0, [r7, #4]
 3831 0008 0B46     		mov	r3, r1
 3832 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3833 000c 1346     		mov	r3, r2	@ movhi
 3834 000e 3B80     		strh	r3, [r7]	@ movhi
1076:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 3835              		.loc 1 1076 5
 3836 0010 7B88     		ldrh	r3, [r7, #2]
 3837 0012 032B     		cmp	r3, #3
 3838 0014 51D8     		bhi	.L157
 3839 0016 01A2     		adr	r2, .L152
 3840 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3841              		.p2align 2
 3842              	.L152:
 3843 001c 2D000000 		.word	.L155+1
 3844 0020 4F000000 		.word	.L154+1
 3845 0024 73000000 		.word	.L153+1
 3846 0028 97000000 		.word	.L151+1
 3847              		.p2align 1
 3848              	.L155:
1077:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1078:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
1079:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 3849              		.loc 1 1079 9
 3850 002c 7B68     		ldr	r3, [r7, #4]
 3851 002e 2033     		adds	r3, r3, #32
 3852 0030 1B68     		ldr	r3, [r3]
 3853 0032 7A68     		ldr	r2, [r7, #4]
 3854 0034 2032     		adds	r2, r2, #32
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 87


 3855              		.loc 1 1079 36
 3856 0036 23F00203 		bic	r3, r3, #2
 3857 003a 1360     		str	r3, [r2]
1080:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 3858              		.loc 1 1080 9
 3859 003c 7B68     		ldr	r3, [r7, #4]
 3860 003e 2033     		adds	r3, r3, #32
 3861 0040 1A68     		ldr	r2, [r3]
 3862              		.loc 1 1080 39
 3863 0042 3B88     		ldrh	r3, [r7]
 3864              		.loc 1 1080 9
 3865 0044 7968     		ldr	r1, [r7, #4]
 3866 0046 2031     		adds	r1, r1, #32
 3867              		.loc 1 1080 36
 3868 0048 1343     		orrs	r3, r3, r2
 3869 004a 0B60     		str	r3, [r1]
1081:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3870              		.loc 1 1081 9
 3871 004c 36E0     		b	.L156
 3872              	.L154:
1082:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1083:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
1084:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 3873              		.loc 1 1084 9
 3874 004e 7B68     		ldr	r3, [r7, #4]
 3875 0050 2033     		adds	r3, r3, #32
 3876 0052 1B68     		ldr	r3, [r3]
 3877 0054 7A68     		ldr	r2, [r7, #4]
 3878 0056 2032     		adds	r2, r2, #32
 3879              		.loc 1 1084 36
 3880 0058 23F02003 		bic	r3, r3, #32
 3881 005c 1360     		str	r3, [r2]
1085:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 3882              		.loc 1 1085 9
 3883 005e 7B68     		ldr	r3, [r7, #4]
 3884 0060 2033     		adds	r3, r3, #32
 3885 0062 1A68     		ldr	r2, [r3]
 3886              		.loc 1 1085 50
 3887 0064 3B88     		ldrh	r3, [r7]
 3888              		.loc 1 1085 39
 3889 0066 1B01     		lsls	r3, r3, #4
 3890              		.loc 1 1085 9
 3891 0068 7968     		ldr	r1, [r7, #4]
 3892 006a 2031     		adds	r1, r1, #32
 3893              		.loc 1 1085 36
 3894 006c 1343     		orrs	r3, r3, r2
 3895 006e 0B60     		str	r3, [r1]
1086:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3896              		.loc 1 1086 9
 3897 0070 24E0     		b	.L156
 3898              	.L153:
1087:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1088:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1089:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 3899              		.loc 1 1089 9
 3900 0072 7B68     		ldr	r3, [r7, #4]
 3901 0074 2033     		adds	r3, r3, #32
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 88


 3902 0076 1B68     		ldr	r3, [r3]
 3903 0078 7A68     		ldr	r2, [r7, #4]
 3904 007a 2032     		adds	r2, r2, #32
 3905              		.loc 1 1089 36
 3906 007c 23F40073 		bic	r3, r3, #512
 3907 0080 1360     		str	r3, [r2]
1090:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 3908              		.loc 1 1090 9
 3909 0082 7B68     		ldr	r3, [r7, #4]
 3910 0084 2033     		adds	r3, r3, #32
 3911 0086 1A68     		ldr	r2, [r3]
 3912              		.loc 1 1090 50
 3913 0088 3B88     		ldrh	r3, [r7]
 3914              		.loc 1 1090 39
 3915 008a 1B02     		lsls	r3, r3, #8
 3916              		.loc 1 1090 9
 3917 008c 7968     		ldr	r1, [r7, #4]
 3918 008e 2031     		adds	r1, r1, #32
 3919              		.loc 1 1090 36
 3920 0090 1343     		orrs	r3, r3, r2
 3921 0092 0B60     		str	r3, [r1]
1091:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3922              		.loc 1 1091 9
 3923 0094 12E0     		b	.L156
 3924              	.L151:
1092:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1093:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
1094:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 3925              		.loc 1 1094 9
 3926 0096 7B68     		ldr	r3, [r7, #4]
 3927 0098 2033     		adds	r3, r3, #32
 3928 009a 1B68     		ldr	r3, [r3]
 3929 009c 7A68     		ldr	r2, [r7, #4]
 3930 009e 2032     		adds	r2, r2, #32
 3931              		.loc 1 1094 36
 3932 00a0 23F40053 		bic	r3, r3, #8192
 3933 00a4 1360     		str	r3, [r2]
1095:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 3934              		.loc 1 1095 9
 3935 00a6 7B68     		ldr	r3, [r7, #4]
 3936 00a8 2033     		adds	r3, r3, #32
 3937 00aa 1A68     		ldr	r2, [r3]
 3938              		.loc 1 1095 50
 3939 00ac 3B88     		ldrh	r3, [r7]
 3940              		.loc 1 1095 39
 3941 00ae 1B03     		lsls	r3, r3, #12
 3942              		.loc 1 1095 9
 3943 00b0 7968     		ldr	r1, [r7, #4]
 3944 00b2 2031     		adds	r1, r1, #32
 3945              		.loc 1 1095 36
 3946 00b4 1343     		orrs	r3, r3, r2
 3947 00b6 0B60     		str	r3, [r1]
1096:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3948              		.loc 1 1096 9
 3949 00b8 00E0     		b	.L156
 3950              	.L157:
1097:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 89


1098:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 3951              		.loc 1 1098 9
 3952 00ba 00BF     		nop
 3953              	.L156:
1099:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 3954              		.loc 1 1100 1
 3955 00bc 00BF     		nop
 3956 00be 0C37     		adds	r7, r7, #12
 3957              	.LCFI248:
 3958              		.cfi_def_cfa_offset 4
 3959 00c0 BD46     		mov	sp, r7
 3960              	.LCFI249:
 3961              		.cfi_def_cfa_register 13
 3962              		@ sp needed
 3963 00c2 80BC     		pop	{r7}
 3964              	.LCFI250:
 3965              		.cfi_restore 7
 3966              		.cfi_def_cfa_offset 0
 3967 00c4 7047     		bx	lr
 3968              		.cfi_endproc
 3969              	.LFE97:
 3971 00c6 00BF     		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 3972              		.align	1
 3973              		.global	timer_channel_complementary_output_polarity_config
 3974              		.syntax unified
 3975              		.thumb
 3976              		.thumb_func
 3978              	timer_channel_complementary_output_polarity_config:
 3979              	.LFB98:
1101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity 
1111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 3980              		.loc 1 1118 1
 3981              		.cfi_startproc
 3982              		@ args = 0, pretend = 0, frame = 8
 3983              		@ frame_needed = 1, uses_anonymous_args = 0
 3984              		@ link register save eliminated.
 3985 0000 80B4     		push	{r7}
 3986              	.LCFI251:
 3987              		.cfi_def_cfa_offset 4
 3988              		.cfi_offset 7, -4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 90


 3989 0002 83B0     		sub	sp, sp, #12
 3990              	.LCFI252:
 3991              		.cfi_def_cfa_offset 16
 3992 0004 00AF     		add	r7, sp, #0
 3993              	.LCFI253:
 3994              		.cfi_def_cfa_register 7
 3995 0006 7860     		str	r0, [r7, #4]
 3996 0008 0B46     		mov	r3, r1
 3997 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3998 000c 1346     		mov	r3, r2	@ movhi
 3999 000e 3B80     		strh	r3, [r7]	@ movhi
1119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 4000              		.loc 1 1119 5
 4001 0010 7B88     		ldrh	r3, [r7, #2]
 4002 0012 022B     		cmp	r3, #2
 4003 0014 29D0     		beq	.L159
 4004 0016 022B     		cmp	r3, #2
 4005 0018 39DC     		bgt	.L164
 4006 001a 002B     		cmp	r3, #0
 4007 001c 02D0     		beq	.L161
 4008 001e 012B     		cmp	r3, #1
 4009 0020 11D0     		beq	.L162
1120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
1122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
1125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
1127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
1130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
1135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
1136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4010              		.loc 1 1136 9
 4011 0022 34E0     		b	.L164
 4012              	.L161:
1122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 4013              		.loc 1 1122 9
 4014 0024 7B68     		ldr	r3, [r7, #4]
 4015 0026 2033     		adds	r3, r3, #32
 4016 0028 1B68     		ldr	r3, [r3]
 4017 002a 7A68     		ldr	r2, [r7, #4]
 4018 002c 2032     		adds	r2, r2, #32
1122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 4019              		.loc 1 1122 36
 4020 002e 23F00803 		bic	r3, r3, #8
 4021 0032 1360     		str	r3, [r2]
1123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4022              		.loc 1 1123 9
 4023 0034 7B68     		ldr	r3, [r7, #4]
 4024 0036 2033     		adds	r3, r3, #32
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 91


 4025 0038 1A68     		ldr	r2, [r3]
1123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4026              		.loc 1 1123 39
 4027 003a 3B88     		ldrh	r3, [r7]
1123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4028              		.loc 1 1123 9
 4029 003c 7968     		ldr	r1, [r7, #4]
 4030 003e 2031     		adds	r1, r1, #32
1123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4031              		.loc 1 1123 36
 4032 0040 1343     		orrs	r3, r3, r2
 4033 0042 0B60     		str	r3, [r1]
1124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 4034              		.loc 1 1124 9
 4035 0044 24E0     		b	.L163
 4036              	.L162:
1127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 4037              		.loc 1 1127 9
 4038 0046 7B68     		ldr	r3, [r7, #4]
 4039 0048 2033     		adds	r3, r3, #32
 4040 004a 1B68     		ldr	r3, [r3]
 4041 004c 7A68     		ldr	r2, [r7, #4]
 4042 004e 2032     		adds	r2, r2, #32
1127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 4043              		.loc 1 1127 36
 4044 0050 23F08003 		bic	r3, r3, #128
 4045 0054 1360     		str	r3, [r2]
1128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4046              		.loc 1 1128 9
 4047 0056 7B68     		ldr	r3, [r7, #4]
 4048 0058 2033     		adds	r3, r3, #32
 4049 005a 1A68     		ldr	r2, [r3]
1128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4050              		.loc 1 1128 50
 4051 005c 3B88     		ldrh	r3, [r7]
1128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4052              		.loc 1 1128 39
 4053 005e 1B01     		lsls	r3, r3, #4
1128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4054              		.loc 1 1128 9
 4055 0060 7968     		ldr	r1, [r7, #4]
 4056 0062 2031     		adds	r1, r1, #32
1128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4057              		.loc 1 1128 36
 4058 0064 1343     		orrs	r3, r3, r2
 4059 0066 0B60     		str	r3, [r1]
1129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 4060              		.loc 1 1129 9
 4061 0068 12E0     		b	.L163
 4062              	.L159:
1132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 4063              		.loc 1 1132 9
 4064 006a 7B68     		ldr	r3, [r7, #4]
 4065 006c 2033     		adds	r3, r3, #32
 4066 006e 1B68     		ldr	r3, [r3]
 4067 0070 7A68     		ldr	r2, [r7, #4]
 4068 0072 2032     		adds	r2, r2, #32
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 92


1132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 4069              		.loc 1 1132 36
 4070 0074 23F40063 		bic	r3, r3, #2048
 4071 0078 1360     		str	r3, [r2]
1133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4072              		.loc 1 1133 9
 4073 007a 7B68     		ldr	r3, [r7, #4]
 4074 007c 2033     		adds	r3, r3, #32
 4075 007e 1A68     		ldr	r2, [r3]
1133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4076              		.loc 1 1133 50
 4077 0080 3B88     		ldrh	r3, [r7]
1133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4078              		.loc 1 1133 39
 4079 0082 1B02     		lsls	r3, r3, #8
1133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4080              		.loc 1 1133 9
 4081 0084 7968     		ldr	r1, [r7, #4]
 4082 0086 2031     		adds	r1, r1, #32
1133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4083              		.loc 1 1133 36
 4084 0088 1343     		orrs	r3, r3, r2
 4085 008a 0B60     		str	r3, [r1]
1134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
 4086              		.loc 1 1134 9
 4087 008c 00E0     		b	.L163
 4088              	.L164:
 4089              		.loc 1 1136 9
 4090 008e 00BF     		nop
 4091              	.L163:
1137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 4092              		.loc 1 1138 1
 4093 0090 00BF     		nop
 4094 0092 0C37     		adds	r7, r7, #12
 4095              	.LCFI254:
 4096              		.cfi_def_cfa_offset 4
 4097 0094 BD46     		mov	sp, r7
 4098              	.LCFI255:
 4099              		.cfi_def_cfa_register 13
 4100              		@ sp needed
 4101 0096 80BC     		pop	{r7}
 4102              	.LCFI256:
 4103              		.cfi_restore 7
 4104              		.cfi_def_cfa_offset 0
 4105 0098 7047     		bx	lr
 4106              		.cfi_endproc
 4107              	.LFE98:
 4109              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 4110              		.align	1
 4111              		.global	timer_channel_output_state_config
 4112              		.syntax unified
 4113              		.thumb
 4114              		.thumb_func
 4116              	timer_channel_output_state_config:
 4117              	.LFB99:
1139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 93


1140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel enable state
1142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  state: TIMER channel enable state
1150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 4118              		.loc 1 1157 1
 4119              		.cfi_startproc
 4120              		@ args = 0, pretend = 0, frame = 16
 4121              		@ frame_needed = 1, uses_anonymous_args = 0
 4122              		@ link register save eliminated.
 4123 0000 80B4     		push	{r7}
 4124              	.LCFI257:
 4125              		.cfi_def_cfa_offset 4
 4126              		.cfi_offset 7, -4
 4127 0002 85B0     		sub	sp, sp, #20
 4128              	.LCFI258:
 4129              		.cfi_def_cfa_offset 24
 4130 0004 00AF     		add	r7, sp, #0
 4131              	.LCFI259:
 4132              		.cfi_def_cfa_register 7
 4133 0006 F860     		str	r0, [r7, #12]
 4134 0008 0B46     		mov	r3, r1
 4135 000a 7A60     		str	r2, [r7, #4]
 4136 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 4137              		.loc 1 1158 5
 4138 000e 7B89     		ldrh	r3, [r7, #10]
 4139 0010 032B     		cmp	r3, #3
 4140 0012 53D8     		bhi	.L173
 4141 0014 01A2     		adr	r2, .L168
 4142 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4143 001a 00BF     		.p2align 2
 4144              	.L168:
 4145 001c 2D000000 		.word	.L171+1
 4146 0020 51000000 		.word	.L170+1
 4147 0024 75000000 		.word	.L169+1
 4148 0028 99000000 		.word	.L167+1
 4149              		.p2align 1
 4150              	.L171:
1159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
1161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 4151              		.loc 1 1161 9
 4152 002c FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 94


 4153 002e 2033     		adds	r3, r3, #32
 4154 0030 1B68     		ldr	r3, [r3]
 4155 0032 FA68     		ldr	r2, [r7, #12]
 4156 0034 2032     		adds	r2, r2, #32
 4157              		.loc 1 1161 36
 4158 0036 23F00103 		bic	r3, r3, #1
 4159 003a 1360     		str	r3, [r2]
1162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 4160              		.loc 1 1162 9
 4161 003c FB68     		ldr	r3, [r7, #12]
 4162 003e 2033     		adds	r3, r3, #32
 4163 0040 1A68     		ldr	r2, [r3]
 4164 0042 FB68     		ldr	r3, [r7, #12]
 4165 0044 2033     		adds	r3, r3, #32
 4166 0046 1946     		mov	r1, r3
 4167              		.loc 1 1162 36
 4168 0048 7B68     		ldr	r3, [r7, #4]
 4169 004a 1343     		orrs	r3, r3, r2
 4170 004c 0B60     		str	r3, [r1]
1163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4171              		.loc 1 1163 9
 4172 004e 36E0     		b	.L172
 4173              	.L170:
1164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
1166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 4174              		.loc 1 1166 9
 4175 0050 FB68     		ldr	r3, [r7, #12]
 4176 0052 2033     		adds	r3, r3, #32
 4177 0054 1B68     		ldr	r3, [r3]
 4178 0056 FA68     		ldr	r2, [r7, #12]
 4179 0058 2032     		adds	r2, r2, #32
 4180              		.loc 1 1166 36
 4181 005a 23F01003 		bic	r3, r3, #16
 4182 005e 1360     		str	r3, [r2]
1167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 4183              		.loc 1 1167 9
 4184 0060 FB68     		ldr	r3, [r7, #12]
 4185 0062 2033     		adds	r3, r3, #32
 4186 0064 1A68     		ldr	r2, [r3]
 4187              		.loc 1 1167 39
 4188 0066 7B68     		ldr	r3, [r7, #4]
 4189 0068 1B01     		lsls	r3, r3, #4
 4190              		.loc 1 1167 9
 4191 006a F968     		ldr	r1, [r7, #12]
 4192 006c 2031     		adds	r1, r1, #32
 4193              		.loc 1 1167 36
 4194 006e 1343     		orrs	r3, r3, r2
 4195 0070 0B60     		str	r3, [r1]
1168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4196              		.loc 1 1168 9
 4197 0072 24E0     		b	.L172
 4198              	.L169:
1169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 4199              		.loc 1 1171 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 95


 4200 0074 FB68     		ldr	r3, [r7, #12]
 4201 0076 2033     		adds	r3, r3, #32
 4202 0078 1B68     		ldr	r3, [r3]
 4203 007a FA68     		ldr	r2, [r7, #12]
 4204 007c 2032     		adds	r2, r2, #32
 4205              		.loc 1 1171 36
 4206 007e 23F48073 		bic	r3, r3, #256
 4207 0082 1360     		str	r3, [r2]
1172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 4208              		.loc 1 1172 9
 4209 0084 FB68     		ldr	r3, [r7, #12]
 4210 0086 2033     		adds	r3, r3, #32
 4211 0088 1A68     		ldr	r2, [r3]
 4212              		.loc 1 1172 39
 4213 008a 7B68     		ldr	r3, [r7, #4]
 4214 008c 1B02     		lsls	r3, r3, #8
 4215              		.loc 1 1172 9
 4216 008e F968     		ldr	r1, [r7, #12]
 4217 0090 2031     		adds	r1, r1, #32
 4218              		.loc 1 1172 36
 4219 0092 1343     		orrs	r3, r3, r2
 4220 0094 0B60     		str	r3, [r1]
1173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4221              		.loc 1 1173 9
 4222 0096 12E0     		b	.L172
 4223              	.L167:
1174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
1176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 4224              		.loc 1 1176 9
 4225 0098 FB68     		ldr	r3, [r7, #12]
 4226 009a 2033     		adds	r3, r3, #32
 4227 009c 1B68     		ldr	r3, [r3]
 4228 009e FA68     		ldr	r2, [r7, #12]
 4229 00a0 2032     		adds	r2, r2, #32
 4230              		.loc 1 1176 36
 4231 00a2 23F48053 		bic	r3, r3, #4096
 4232 00a6 1360     		str	r3, [r2]
1177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 4233              		.loc 1 1177 9
 4234 00a8 FB68     		ldr	r3, [r7, #12]
 4235 00aa 2033     		adds	r3, r3, #32
 4236 00ac 1A68     		ldr	r2, [r3]
 4237              		.loc 1 1177 39
 4238 00ae 7B68     		ldr	r3, [r7, #4]
 4239 00b0 1B03     		lsls	r3, r3, #12
 4240              		.loc 1 1177 9
 4241 00b2 F968     		ldr	r1, [r7, #12]
 4242 00b4 2031     		adds	r1, r1, #32
 4243              		.loc 1 1177 36
 4244 00b6 1343     		orrs	r3, r3, r2
 4245 00b8 0B60     		str	r3, [r1]
1178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4246              		.loc 1 1178 9
 4247 00ba 00E0     		b	.L172
 4248              	.L173:
1179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 96


1180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4249              		.loc 1 1180 9
 4250 00bc 00BF     		nop
 4251              	.L172:
1181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 4252              		.loc 1 1182 1
 4253 00be 00BF     		nop
 4254 00c0 1437     		adds	r7, r7, #20
 4255              	.LCFI260:
 4256              		.cfi_def_cfa_offset 4
 4257 00c2 BD46     		mov	sp, r7
 4258              	.LCFI261:
 4259              		.cfi_def_cfa_register 13
 4260              		@ sp needed
 4261 00c4 80BC     		pop	{r7}
 4262              	.LCFI262:
 4263              		.cfi_restore 7
 4264              		.cfi_def_cfa_offset 0
 4265 00c6 7047     		bx	lr
 4266              		.cfi_endproc
 4267              	.LFE99:
 4269              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 4270              		.align	1
 4271              		.global	timer_channel_complementary_output_state_config
 4272              		.syntax unified
 4273              		.thumb
 4274              		.thumb_func
 4276              	timer_channel_complementary_output_state_config:
 4277              	.LFB100:
1183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel complementary output enable state
1186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1196:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1197:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1198:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1199:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1200:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 4278              		.loc 1 1200 1
 4279              		.cfi_startproc
 4280              		@ args = 0, pretend = 0, frame = 8
 4281              		@ frame_needed = 1, uses_anonymous_args = 0
 4282              		@ link register save eliminated.
 4283 0000 80B4     		push	{r7}
 4284              	.LCFI263:
 4285              		.cfi_def_cfa_offset 4
 4286              		.cfi_offset 7, -4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 97


 4287 0002 83B0     		sub	sp, sp, #12
 4288              	.LCFI264:
 4289              		.cfi_def_cfa_offset 16
 4290 0004 00AF     		add	r7, sp, #0
 4291              	.LCFI265:
 4292              		.cfi_def_cfa_register 7
 4293 0006 7860     		str	r0, [r7, #4]
 4294 0008 0B46     		mov	r3, r1
 4295 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 4296 000c 1346     		mov	r3, r2	@ movhi
 4297 000e 3B80     		strh	r3, [r7]	@ movhi
1201:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 4298              		.loc 1 1201 5
 4299 0010 7B88     		ldrh	r3, [r7, #2]
 4300 0012 022B     		cmp	r3, #2
 4301 0014 29D0     		beq	.L175
 4302 0016 022B     		cmp	r3, #2
 4303 0018 39DC     		bgt	.L180
 4304 001a 002B     		cmp	r3, #0
 4305 001c 02D0     		beq	.L177
 4306 001e 012B     		cmp	r3, #1
 4307 0020 11D0     		beq	.L178
1202:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1203:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
1204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
1207:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1208:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
1209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
1212:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1213:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
1217:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
1218:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4308              		.loc 1 1218 9
 4309 0022 34E0     		b	.L180
 4310              	.L177:
1204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 4311              		.loc 1 1204 9
 4312 0024 7B68     		ldr	r3, [r7, #4]
 4313 0026 2033     		adds	r3, r3, #32
 4314 0028 1B68     		ldr	r3, [r3]
 4315 002a 7A68     		ldr	r2, [r7, #4]
 4316 002c 2032     		adds	r2, r2, #32
1204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 4317              		.loc 1 1204 36
 4318 002e 23F00403 		bic	r3, r3, #4
 4319 0032 1360     		str	r3, [r2]
1205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4320              		.loc 1 1205 9
 4321 0034 7B68     		ldr	r3, [r7, #4]
 4322 0036 2033     		adds	r3, r3, #32
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 98


 4323 0038 1A68     		ldr	r2, [r3]
1205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4324              		.loc 1 1205 39
 4325 003a 3B88     		ldrh	r3, [r7]
1205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4326              		.loc 1 1205 9
 4327 003c 7968     		ldr	r1, [r7, #4]
 4328 003e 2031     		adds	r1, r1, #32
1205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4329              		.loc 1 1205 36
 4330 0040 1343     		orrs	r3, r3, r2
 4331 0042 0B60     		str	r3, [r1]
1206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
 4332              		.loc 1 1206 9
 4333 0044 24E0     		b	.L179
 4334              	.L178:
1209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 4335              		.loc 1 1209 9
 4336 0046 7B68     		ldr	r3, [r7, #4]
 4337 0048 2033     		adds	r3, r3, #32
 4338 004a 1B68     		ldr	r3, [r3]
 4339 004c 7A68     		ldr	r2, [r7, #4]
 4340 004e 2032     		adds	r2, r2, #32
1209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 4341              		.loc 1 1209 36
 4342 0050 23F04003 		bic	r3, r3, #64
 4343 0054 1360     		str	r3, [r2]
1210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4344              		.loc 1 1210 9
 4345 0056 7B68     		ldr	r3, [r7, #4]
 4346 0058 2033     		adds	r3, r3, #32
 4347 005a 1A68     		ldr	r2, [r3]
1210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4348              		.loc 1 1210 50
 4349 005c 3B88     		ldrh	r3, [r7]
1210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4350              		.loc 1 1210 39
 4351 005e 1B01     		lsls	r3, r3, #4
1210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4352              		.loc 1 1210 9
 4353 0060 7968     		ldr	r1, [r7, #4]
 4354 0062 2031     		adds	r1, r1, #32
1210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4355              		.loc 1 1210 36
 4356 0064 1343     		orrs	r3, r3, r2
 4357 0066 0B60     		str	r3, [r1]
1211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
 4358              		.loc 1 1211 9
 4359 0068 12E0     		b	.L179
 4360              	.L175:
1214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 4361              		.loc 1 1214 9
 4362 006a 7B68     		ldr	r3, [r7, #4]
 4363 006c 2033     		adds	r3, r3, #32
 4364 006e 1B68     		ldr	r3, [r3]
 4365 0070 7A68     		ldr	r2, [r7, #4]
 4366 0072 2032     		adds	r2, r2, #32
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 99


1214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 4367              		.loc 1 1214 36
 4368 0074 23F48063 		bic	r3, r3, #1024
 4369 0078 1360     		str	r3, [r2]
1215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4370              		.loc 1 1215 9
 4371 007a 7B68     		ldr	r3, [r7, #4]
 4372 007c 2033     		adds	r3, r3, #32
 4373 007e 1A68     		ldr	r2, [r3]
1215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4374              		.loc 1 1215 50
 4375 0080 3B88     		ldrh	r3, [r7]
1215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4376              		.loc 1 1215 39
 4377 0082 1B02     		lsls	r3, r3, #8
1215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4378              		.loc 1 1215 9
 4379 0084 7968     		ldr	r1, [r7, #4]
 4380 0086 2031     		adds	r1, r1, #32
1215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4381              		.loc 1 1215 36
 4382 0088 1343     		orrs	r3, r3, r2
 4383 008a 0B60     		str	r3, [r1]
1216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
 4384              		.loc 1 1216 9
 4385 008c 00E0     		b	.L179
 4386              	.L180:
 4387              		.loc 1 1218 9
 4388 008e 00BF     		nop
 4389              	.L179:
1219:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1220:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 4390              		.loc 1 1220 1
 4391 0090 00BF     		nop
 4392 0092 0C37     		adds	r7, r7, #12
 4393              	.LCFI266:
 4394              		.cfi_def_cfa_offset 4
 4395 0094 BD46     		mov	sp, r7
 4396              	.LCFI267:
 4397              		.cfi_def_cfa_register 13
 4398              		@ sp needed
 4399 0096 80BC     		pop	{r7}
 4400              	.LCFI268:
 4401              		.cfi_restore 7
 4402              		.cfi_def_cfa_offset 0
 4403 0098 7047     		bx	lr
 4404              		.cfi_endproc
 4405              	.LFE100:
 4407              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 4408              		.align	1
 4409              		.global	timer_channel_input_struct_para_init
 4410              		.syntax unified
 4411              		.thumb
 4412              		.thumb_func
 4414              	timer_channel_input_struct_para_init:
 4415              	.LFB101:
1221:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 100


1222:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1223:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1224:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1225:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1226:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1227:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1228:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1229:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 4416              		.loc 1 1229 1
 4417              		.cfi_startproc
 4418              		@ args = 0, pretend = 0, frame = 8
 4419              		@ frame_needed = 1, uses_anonymous_args = 0
 4420              		@ link register save eliminated.
 4421 0000 80B4     		push	{r7}
 4422              	.LCFI269:
 4423              		.cfi_def_cfa_offset 4
 4424              		.cfi_offset 7, -4
 4425 0002 83B0     		sub	sp, sp, #12
 4426              	.LCFI270:
 4427              		.cfi_def_cfa_offset 16
 4428 0004 00AF     		add	r7, sp, #0
 4429              	.LCFI271:
 4430              		.cfi_def_cfa_register 7
 4431 0006 7860     		str	r0, [r7, #4]
1230:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1231:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 4432              		.loc 1 1231 25
 4433 0008 7B68     		ldr	r3, [r7, #4]
 4434 000a 0022     		movs	r2, #0
 4435 000c 1A80     		strh	r2, [r3]	@ movhi
1232:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 4436              		.loc 1 1232 25
 4437 000e 7B68     		ldr	r3, [r7, #4]
 4438 0010 0122     		movs	r2, #1
 4439 0012 5A80     		strh	r2, [r3, #2]	@ movhi
1233:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 4440              		.loc 1 1233 25
 4441 0014 7B68     		ldr	r3, [r7, #4]
 4442 0016 0022     		movs	r2, #0
 4443 0018 9A80     		strh	r2, [r3, #4]	@ movhi
1234:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     icpara->icfilter    = 0U;
 4444              		.loc 1 1234 25
 4445 001a 7B68     		ldr	r3, [r7, #4]
 4446 001c 0022     		movs	r2, #0
 4447 001e DA80     		strh	r2, [r3, #6]	@ movhi
1235:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 4448              		.loc 1 1235 1
 4449 0020 00BF     		nop
 4450 0022 0C37     		adds	r7, r7, #12
 4451              	.LCFI272:
 4452              		.cfi_def_cfa_offset 4
 4453 0024 BD46     		mov	sp, r7
 4454              	.LCFI273:
 4455              		.cfi_def_cfa_register 13
 4456              		@ sp needed
 4457 0026 80BC     		pop	{r7}
 4458              	.LCFI274:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 101


 4459              		.cfi_restore 7
 4460              		.cfi_def_cfa_offset 0
 4461 0028 7047     		bx	lr
 4462              		.cfi_endproc
 4463              	.LFE101:
 4465              		.section	.text.timer_input_capture_config,"ax",%progbits
 4466              		.align	1
 4467              		.global	timer_input_capture_config
 4468              		.syntax unified
 4469              		.thumb
 4470              		.thumb_func
 4472              	timer_input_capture_config:
 4473              	.LFB102:
1236:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1237:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1238:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER input capture parameter 
1239:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1240:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1241:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1242:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
1243:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
1244:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
1245:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
1246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1247:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                   icpolarity: TIMER_IC_POLARITY_RISING, TIMER_IC_POLARITY_FALLING
1248:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                   icselection: TIMER_IC_SELECTION_DIRECTTI, TIMER_IC_SELECTION_INDIRECTTI,
1249:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                TIMER_IC_SELECTION_ITS
1250:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                   icprescaler: TIMER_IC_PSC_DIV1, TIMER_IC_PSC_DIV2, TIMER_IC_PSC_DIV4,
1251:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                                TIMER_IC_PSC_DIV8
1252:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                   icfilter: 0~15
1253:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out]  none
1254:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval      none
1255:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1256:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct*
1257:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 4474              		.loc 1 1257 1
 4475              		.cfi_startproc
 4476              		@ args = 0, pretend = 0, frame = 16
 4477              		@ frame_needed = 1, uses_anonymous_args = 0
 4478 0000 80B5     		push	{r7, lr}
 4479              	.LCFI275:
 4480              		.cfi_def_cfa_offset 8
 4481              		.cfi_offset 7, -8
 4482              		.cfi_offset 14, -4
 4483 0002 84B0     		sub	sp, sp, #16
 4484              	.LCFI276:
 4485              		.cfi_def_cfa_offset 24
 4486 0004 00AF     		add	r7, sp, #0
 4487              	.LCFI277:
 4488              		.cfi_def_cfa_register 7
 4489 0006 F860     		str	r0, [r7, #12]
 4490 0008 0B46     		mov	r3, r1
 4491 000a 7A60     		str	r2, [r7, #4]
 4492 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1258:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 4493              		.loc 1 1258 5
 4494 000e 7B89     		ldrh	r3, [r7, #10]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 102


 4495 0010 032B     		cmp	r3, #3
 4496 0012 00F22781 		bhi	.L190
 4497 0016 01A2     		adr	r2, .L185
 4498 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4499              		.p2align 2
 4500              	.L185:
 4501 001c 2D000000 		.word	.L188+1
 4502 0020 BB000000 		.word	.L187+1
 4503 0024 49010000 		.word	.L186+1
 4504 0028 D7010000 		.word	.L184+1
 4505              		.p2align 1
 4506              	.L188:
1259:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1260:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
1261:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0EN bit */
1262:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 4507              		.loc 1 1262 9
 4508 002c FB68     		ldr	r3, [r7, #12]
 4509 002e 2033     		adds	r3, r3, #32
 4510 0030 1B68     		ldr	r3, [r3]
 4511 0032 FA68     		ldr	r2, [r7, #12]
 4512 0034 2032     		adds	r2, r2, #32
 4513              		.loc 1 1262 36
 4514 0036 23F00103 		bic	r3, r3, #1
 4515 003a 1360     		str	r3, [r2]
1263:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1264:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1265:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 4516              		.loc 1 1265 9
 4517 003c FB68     		ldr	r3, [r7, #12]
 4518 003e 2033     		adds	r3, r3, #32
 4519 0040 1B68     		ldr	r3, [r3]
 4520 0042 FA68     		ldr	r2, [r7, #12]
 4521 0044 2032     		adds	r2, r2, #32
 4522              		.loc 1 1265 36
 4523 0046 23F00A03 		bic	r3, r3, #10
 4524 004a 1360     		str	r3, [r2]
1266:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 4525              		.loc 1 1266 9
 4526 004c FB68     		ldr	r3, [r7, #12]
 4527 004e 2033     		adds	r3, r3, #32
 4528 0050 1B68     		ldr	r3, [r3]
 4529              		.loc 1 1266 56
 4530 0052 7A68     		ldr	r2, [r7, #4]
 4531 0054 1288     		ldrh	r2, [r2]
 4532              		.loc 1 1266 39
 4533 0056 1146     		mov	r1, r2
 4534              		.loc 1 1266 9
 4535 0058 FA68     		ldr	r2, [r7, #12]
 4536 005a 2032     		adds	r2, r2, #32
 4537              		.loc 1 1266 36
 4538 005c 0B43     		orrs	r3, r3, r1
 4539 005e 1360     		str	r3, [r2]
1267:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0MS bit */
1268:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 4540              		.loc 1 1268 9
 4541 0060 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 103


 4542 0062 1833     		adds	r3, r3, #24
 4543 0064 1B68     		ldr	r3, [r3]
 4544 0066 FA68     		ldr	r2, [r7, #12]
 4545 0068 1832     		adds	r2, r2, #24
 4546              		.loc 1 1268 36
 4547 006a 23F00303 		bic	r3, r3, #3
 4548 006e 1360     		str	r3, [r2]
1269:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 4549              		.loc 1 1269 9
 4550 0070 FB68     		ldr	r3, [r7, #12]
 4551 0072 1833     		adds	r3, r3, #24
 4552 0074 1B68     		ldr	r3, [r3]
 4553              		.loc 1 1269 56
 4554 0076 7A68     		ldr	r2, [r7, #4]
 4555 0078 5288     		ldrh	r2, [r2, #2]
 4556              		.loc 1 1269 39
 4557 007a 1146     		mov	r1, r2
 4558              		.loc 1 1269 9
 4559 007c FA68     		ldr	r2, [r7, #12]
 4560 007e 1832     		adds	r2, r2, #24
 4561              		.loc 1 1269 36
 4562 0080 0B43     		orrs	r3, r3, r1
 4563 0082 1360     		str	r3, [r2]
1270:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1271:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 4564              		.loc 1 1271 9
 4565 0084 FB68     		ldr	r3, [r7, #12]
 4566 0086 1833     		adds	r3, r3, #24
 4567 0088 1B68     		ldr	r3, [r3]
 4568 008a FA68     		ldr	r2, [r7, #12]
 4569 008c 1832     		adds	r2, r2, #24
 4570              		.loc 1 1271 36
 4571 008e 23F0F003 		bic	r3, r3, #240
 4572 0092 1360     		str	r3, [r2]
1272:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 4573              		.loc 1 1272 9
 4574 0094 FB68     		ldr	r3, [r7, #12]
 4575 0096 1833     		adds	r3, r3, #24
 4576 0098 1A68     		ldr	r2, [r3]
 4577              		.loc 1 1272 67
 4578 009a 7B68     		ldr	r3, [r7, #4]
 4579 009c DB88     		ldrh	r3, [r3, #6]
 4580              		.loc 1 1272 39
 4581 009e 1B01     		lsls	r3, r3, #4
 4582              		.loc 1 1272 9
 4583 00a0 F968     		ldr	r1, [r7, #12]
 4584 00a2 1831     		adds	r1, r1, #24
 4585              		.loc 1 1272 36
 4586 00a4 1343     		orrs	r3, r3, r2
 4587 00a6 0B60     		str	r3, [r1]
1273:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1274:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
1275:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 4588              		.loc 1 1275 9
 4589 00a8 FB68     		ldr	r3, [r7, #12]
 4590 00aa 2033     		adds	r3, r3, #32
 4591 00ac 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 104


 4592 00ae FA68     		ldr	r2, [r7, #12]
 4593 00b0 2032     		adds	r2, r2, #32
 4594              		.loc 1 1275 36
 4595 00b2 43F00103 		orr	r3, r3, #1
 4596 00b6 1360     		str	r3, [r2]
1276:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4597              		.loc 1 1276 9
 4598 00b8 D5E0     		b	.L189
 4599              	.L187:
1277:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     
1278:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1279:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
1280:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1EN bit */
1281:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 4600              		.loc 1 1281 9
 4601 00ba FB68     		ldr	r3, [r7, #12]
 4602 00bc 2033     		adds	r3, r3, #32
 4603 00be 1B68     		ldr	r3, [r3]
 4604 00c0 FA68     		ldr	r2, [r7, #12]
 4605 00c2 2032     		adds	r2, r2, #32
 4606              		.loc 1 1281 36
 4607 00c4 23F01003 		bic	r3, r3, #16
 4608 00c8 1360     		str	r3, [r2]
1282:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1283:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1284:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 4609              		.loc 1 1284 9
 4610 00ca FB68     		ldr	r3, [r7, #12]
 4611 00cc 2033     		adds	r3, r3, #32
 4612 00ce 1B68     		ldr	r3, [r3]
 4613 00d0 FA68     		ldr	r2, [r7, #12]
 4614 00d2 2032     		adds	r2, r2, #32
 4615              		.loc 1 1284 36
 4616 00d4 23F0A003 		bic	r3, r3, #160
 4617 00d8 1360     		str	r3, [r2]
1285:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 4618              		.loc 1 1285 9
 4619 00da FB68     		ldr	r3, [r7, #12]
 4620 00dc 2033     		adds	r3, r3, #32
 4621 00de 1A68     		ldr	r2, [r3]
 4622              		.loc 1 1285 67
 4623 00e0 7B68     		ldr	r3, [r7, #4]
 4624 00e2 1B88     		ldrh	r3, [r3]
 4625              		.loc 1 1285 39
 4626 00e4 1B01     		lsls	r3, r3, #4
 4627              		.loc 1 1285 9
 4628 00e6 F968     		ldr	r1, [r7, #12]
 4629 00e8 2031     		adds	r1, r1, #32
 4630              		.loc 1 1285 36
 4631 00ea 1343     		orrs	r3, r3, r2
 4632 00ec 0B60     		str	r3, [r1]
1286:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
1287:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 4633              		.loc 1 1287 9
 4634 00ee FB68     		ldr	r3, [r7, #12]
 4635 00f0 1833     		adds	r3, r3, #24
 4636 00f2 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 105


 4637 00f4 FA68     		ldr	r2, [r7, #12]
 4638 00f6 1832     		adds	r2, r2, #24
 4639              		.loc 1 1287 36
 4640 00f8 23F44073 		bic	r3, r3, #768
 4641 00fc 1360     		str	r3, [r2]
1288:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 4642              		.loc 1 1288 9
 4643 00fe FB68     		ldr	r3, [r7, #12]
 4644 0100 1833     		adds	r3, r3, #24
 4645 0102 1A68     		ldr	r2, [r3]
 4646              		.loc 1 1288 67
 4647 0104 7B68     		ldr	r3, [r7, #4]
 4648 0106 5B88     		ldrh	r3, [r3, #2]
 4649              		.loc 1 1288 39
 4650 0108 1B02     		lsls	r3, r3, #8
 4651              		.loc 1 1288 9
 4652 010a F968     		ldr	r1, [r7, #12]
 4653 010c 1831     		adds	r1, r1, #24
 4654              		.loc 1 1288 36
 4655 010e 1343     		orrs	r3, r3, r2
 4656 0110 0B60     		str	r3, [r1]
1289:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
1290:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 4657              		.loc 1 1290 9
 4658 0112 FB68     		ldr	r3, [r7, #12]
 4659 0114 1833     		adds	r3, r3, #24
 4660 0116 1B68     		ldr	r3, [r3]
 4661 0118 FA68     		ldr	r2, [r7, #12]
 4662 011a 1832     		adds	r2, r2, #24
 4663              		.loc 1 1290 36
 4664 011c 23F47043 		bic	r3, r3, #61440
 4665 0120 1360     		str	r3, [r2]
1291:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 4666              		.loc 1 1291 9
 4667 0122 FB68     		ldr	r3, [r7, #12]
 4668 0124 1833     		adds	r3, r3, #24
 4669 0126 1A68     		ldr	r2, [r3]
 4670              		.loc 1 1291 67
 4671 0128 7B68     		ldr	r3, [r7, #4]
 4672 012a DB88     		ldrh	r3, [r3, #6]
 4673              		.loc 1 1291 39
 4674 012c 1B03     		lsls	r3, r3, #12
 4675              		.loc 1 1291 9
 4676 012e F968     		ldr	r1, [r7, #12]
 4677 0130 1831     		adds	r1, r1, #24
 4678              		.loc 1 1291 36
 4679 0132 1343     		orrs	r3, r3, r2
 4680 0134 0B60     		str	r3, [r1]
1292:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1293:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
1294:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 4681              		.loc 1 1294 9
 4682 0136 FB68     		ldr	r3, [r7, #12]
 4683 0138 2033     		adds	r3, r3, #32
 4684 013a 1B68     		ldr	r3, [r3]
 4685 013c FA68     		ldr	r2, [r7, #12]
 4686 013e 2032     		adds	r2, r2, #32
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 106


 4687              		.loc 1 1294 36
 4688 0140 43F01003 		orr	r3, r3, #16
 4689 0144 1360     		str	r3, [r2]
1295:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4690              		.loc 1 1295 9
 4691 0146 8EE0     		b	.L189
 4692              	.L186:
1296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1297:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1298:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH2EN bit */
1299:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 4693              		.loc 1 1299 9
 4694 0148 FB68     		ldr	r3, [r7, #12]
 4695 014a 2033     		adds	r3, r3, #32
 4696 014c 1B68     		ldr	r3, [r3]
 4697 014e FA68     		ldr	r2, [r7, #12]
 4698 0150 2032     		adds	r2, r2, #32
 4699              		.loc 1 1299 36
 4700 0152 23F48073 		bic	r3, r3, #256
 4701 0156 1360     		str	r3, [r2]
1300:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH2P and CH2NP bits */
1302:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
 4702              		.loc 1 1302 9
 4703 0158 FB68     		ldr	r3, [r7, #12]
 4704 015a 2033     		adds	r3, r3, #32
 4705 015c 1B68     		ldr	r3, [r3]
 4706 015e FA68     		ldr	r2, [r7, #12]
 4707 0160 2032     		adds	r2, r2, #32
 4708              		.loc 1 1302 36
 4709 0162 23F42063 		bic	r3, r3, #2560
 4710 0166 1360     		str	r3, [r2]
1303:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 4711              		.loc 1 1303 9
 4712 0168 FB68     		ldr	r3, [r7, #12]
 4713 016a 2033     		adds	r3, r3, #32
 4714 016c 1A68     		ldr	r2, [r3]
 4715              		.loc 1 1303 67
 4716 016e 7B68     		ldr	r3, [r7, #4]
 4717 0170 1B88     		ldrh	r3, [r3]
 4718              		.loc 1 1303 39
 4719 0172 1B02     		lsls	r3, r3, #8
 4720              		.loc 1 1303 9
 4721 0174 F968     		ldr	r1, [r7, #12]
 4722 0176 2031     		adds	r1, r1, #32
 4723              		.loc 1 1303 36
 4724 0178 1343     		orrs	r3, r3, r2
 4725 017a 0B60     		str	r3, [r1]
1304:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1305:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH2MS bit */
1306:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
 4726              		.loc 1 1306 9
 4727 017c FB68     		ldr	r3, [r7, #12]
 4728 017e 1C33     		adds	r3, r3, #28
 4729 0180 1B68     		ldr	r3, [r3]
 4730 0182 FA68     		ldr	r2, [r7, #12]
 4731 0184 1C32     		adds	r2, r2, #28
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 107


 4732              		.loc 1 1306 36
 4733 0186 23F00303 		bic	r3, r3, #3
 4734 018a 1360     		str	r3, [r2]
1307:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 4735              		.loc 1 1307 9
 4736 018c FB68     		ldr	r3, [r7, #12]
 4737 018e 1C33     		adds	r3, r3, #28
 4738 0190 1B68     		ldr	r3, [r3]
 4739              		.loc 1 1307 67
 4740 0192 7A68     		ldr	r2, [r7, #4]
 4741 0194 5288     		ldrh	r2, [r2, #2]
 4742              		.loc 1 1307 39
 4743 0196 1146     		mov	r1, r2
 4744              		.loc 1 1307 9
 4745 0198 FA68     		ldr	r2, [r7, #12]
 4746 019a 1C32     		adds	r2, r2, #28
 4747              		.loc 1 1307 36
 4748 019c 0B43     		orrs	r3, r3, r1
 4749 019e 1360     		str	r3, [r2]
1308:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1309:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH2CAPFLT bit */
1310:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
 4750              		.loc 1 1310 9
 4751 01a0 FB68     		ldr	r3, [r7, #12]
 4752 01a2 1C33     		adds	r3, r3, #28
 4753 01a4 1B68     		ldr	r3, [r3]
 4754 01a6 FA68     		ldr	r2, [r7, #12]
 4755 01a8 1C32     		adds	r2, r2, #28
 4756              		.loc 1 1310 36
 4757 01aa 23F0F003 		bic	r3, r3, #240
 4758 01ae 1360     		str	r3, [r2]
1311:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 4759              		.loc 1 1311 9
 4760 01b0 FB68     		ldr	r3, [r7, #12]
 4761 01b2 1C33     		adds	r3, r3, #28
 4762 01b4 1A68     		ldr	r2, [r3]
 4763              		.loc 1 1311 67
 4764 01b6 7B68     		ldr	r3, [r7, #4]
 4765 01b8 DB88     		ldrh	r3, [r3, #6]
 4766              		.loc 1 1311 39
 4767 01ba 1B01     		lsls	r3, r3, #4
 4768              		.loc 1 1311 9
 4769 01bc F968     		ldr	r1, [r7, #12]
 4770 01be 1C31     		adds	r1, r1, #28
 4771              		.loc 1 1311 36
 4772 01c0 1343     		orrs	r3, r3, r2
 4773 01c2 0B60     		str	r3, [r1]
1312:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1313:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH2EN bit */
1314:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
 4774              		.loc 1 1314 9
 4775 01c4 FB68     		ldr	r3, [r7, #12]
 4776 01c6 2033     		adds	r3, r3, #32
 4777 01c8 1B68     		ldr	r3, [r3]
 4778 01ca FA68     		ldr	r2, [r7, #12]
 4779 01cc 2032     		adds	r2, r2, #32
 4780              		.loc 1 1314 36
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 108


 4781 01ce 43F48073 		orr	r3, r3, #256
 4782 01d2 1360     		str	r3, [r2]
1315:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4783              		.loc 1 1315 9
 4784 01d4 47E0     		b	.L189
 4785              	.L184:
1316:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1317:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
1318:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH3EN bit */
1319:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 4786              		.loc 1 1319 9
 4787 01d6 FB68     		ldr	r3, [r7, #12]
 4788 01d8 2033     		adds	r3, r3, #32
 4789 01da 1B68     		ldr	r3, [r3]
 4790 01dc FA68     		ldr	r2, [r7, #12]
 4791 01de 2032     		adds	r2, r2, #32
 4792              		.loc 1 1319 36
 4793 01e0 23F48053 		bic	r3, r3, #4096
 4794 01e4 1360     		str	r3, [r2]
1320:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1321:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH3P bits */
1322:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
 4795              		.loc 1 1322 9
 4796 01e6 FB68     		ldr	r3, [r7, #12]
 4797 01e8 2033     		adds	r3, r3, #32
 4798 01ea 1B68     		ldr	r3, [r3]
 4799 01ec FA68     		ldr	r2, [r7, #12]
 4800 01ee 2032     		adds	r2, r2, #32
 4801              		.loc 1 1322 36
 4802 01f0 23F40053 		bic	r3, r3, #8192
 4803 01f4 1360     		str	r3, [r2]
1323:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 4804              		.loc 1 1323 9
 4805 01f6 FB68     		ldr	r3, [r7, #12]
 4806 01f8 2033     		adds	r3, r3, #32
 4807 01fa 1A68     		ldr	r2, [r3]
 4808              		.loc 1 1323 67
 4809 01fc 7B68     		ldr	r3, [r7, #4]
 4810 01fe 1B88     		ldrh	r3, [r3]
 4811              		.loc 1 1323 39
 4812 0200 1B03     		lsls	r3, r3, #12
 4813              		.loc 1 1323 9
 4814 0202 F968     		ldr	r1, [r7, #12]
 4815 0204 2031     		adds	r1, r1, #32
 4816              		.loc 1 1323 36
 4817 0206 1343     		orrs	r3, r3, r2
 4818 0208 0B60     		str	r3, [r1]
1324:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1325:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH3MS bit */
1326:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
 4819              		.loc 1 1326 9
 4820 020a FB68     		ldr	r3, [r7, #12]
 4821 020c 1C33     		adds	r3, r3, #28
 4822 020e 1B68     		ldr	r3, [r3]
 4823 0210 FA68     		ldr	r2, [r7, #12]
 4824 0212 1C32     		adds	r2, r2, #28
 4825              		.loc 1 1326 36
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 109


 4826 0214 23F44073 		bic	r3, r3, #768
 4827 0218 1360     		str	r3, [r2]
1327:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 4828              		.loc 1 1327 9
 4829 021a FB68     		ldr	r3, [r7, #12]
 4830 021c 1C33     		adds	r3, r3, #28
 4831 021e 1A68     		ldr	r2, [r3]
 4832              		.loc 1 1327 67
 4833 0220 7B68     		ldr	r3, [r7, #4]
 4834 0222 5B88     		ldrh	r3, [r3, #2]
 4835              		.loc 1 1327 39
 4836 0224 1B02     		lsls	r3, r3, #8
 4837              		.loc 1 1327 9
 4838 0226 F968     		ldr	r1, [r7, #12]
 4839 0228 1C31     		adds	r1, r1, #28
 4840              		.loc 1 1327 36
 4841 022a 1343     		orrs	r3, r3, r2
 4842 022c 0B60     		str	r3, [r1]
1328:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1329:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH3CAPFLT bit */
1330:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
 4843              		.loc 1 1330 9
 4844 022e FB68     		ldr	r3, [r7, #12]
 4845 0230 1C33     		adds	r3, r3, #28
 4846 0232 1B68     		ldr	r3, [r3]
 4847 0234 FA68     		ldr	r2, [r7, #12]
 4848 0236 1C32     		adds	r2, r2, #28
 4849              		.loc 1 1330 36
 4850 0238 23F47043 		bic	r3, r3, #61440
 4851 023c 1360     		str	r3, [r2]
1331:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 4852              		.loc 1 1331 9
 4853 023e FB68     		ldr	r3, [r7, #12]
 4854 0240 1C33     		adds	r3, r3, #28
 4855 0242 1A68     		ldr	r2, [r3]
 4856              		.loc 1 1331 67
 4857 0244 7B68     		ldr	r3, [r7, #4]
 4858 0246 DB88     		ldrh	r3, [r3, #6]
 4859              		.loc 1 1331 39
 4860 0248 1B03     		lsls	r3, r3, #12
 4861              		.loc 1 1331 9
 4862 024a F968     		ldr	r1, [r7, #12]
 4863 024c 1C31     		adds	r1, r1, #28
 4864              		.loc 1 1331 36
 4865 024e 1343     		orrs	r3, r3, r2
 4866 0250 0B60     		str	r3, [r1]
1332:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1333:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH3EN bit */
1334:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
 4867              		.loc 1 1334 9
 4868 0252 FB68     		ldr	r3, [r7, #12]
 4869 0254 2033     		adds	r3, r3, #32
 4870 0256 1B68     		ldr	r3, [r3]
 4871 0258 FA68     		ldr	r2, [r7, #12]
 4872 025a 2032     		adds	r2, r2, #32
 4873              		.loc 1 1334 36
 4874 025c 43F48053 		orr	r3, r3, #4096
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 110


 4875 0260 1360     		str	r3, [r2]
1335:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4876              		.loc 1 1335 9
 4877 0262 00E0     		b	.L189
 4878              	.L190:
1336:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
1337:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4879              		.loc 1 1337 9
 4880 0264 00BF     		nop
 4881              	.L189:
1338:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1339:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER channel input capture prescaler value */
1340:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph,channel,(uint16_t)(icpara->icprescale
 4882              		.loc 1 1340 88
 4883 0266 7B68     		ldr	r3, [r7, #4]
 4884 0268 9A88     		ldrh	r2, [r3, #4]
 4885              		.loc 1 1340 5
 4886 026a 7B89     		ldrh	r3, [r7, #10]
 4887 026c 1946     		mov	r1, r3
 4888 026e F868     		ldr	r0, [r7, #12]
 4889 0270 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
1341:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 4890              		.loc 1 1341 1
 4891 0274 00BF     		nop
 4892 0276 1037     		adds	r7, r7, #16
 4893              	.LCFI278:
 4894              		.cfi_def_cfa_offset 8
 4895 0278 BD46     		mov	sp, r7
 4896              	.LCFI279:
 4897              		.cfi_def_cfa_register 13
 4898              		@ sp needed
 4899 027a 80BD     		pop	{r7, pc}
 4900              		.cfi_endproc
 4901              	.LFE102:
 4903              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 4904              		.align	1
 4905              		.global	timer_channel_input_capture_prescaler_config
 4906              		.syntax unified
 4907              		.thumb
 4908              		.thumb_func
 4910              	timer_channel_input_capture_prescaler_config:
 4911              	.LFB103:
1342:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1343:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1344:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1345:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1346:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1347:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1348:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1349:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1350:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1351:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1352:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1353:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1354:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1355:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1356:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 111


1357:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1358:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1359:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1360:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1361:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1362:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 4912              		.loc 1 1362 1
 4913              		.cfi_startproc
 4914              		@ args = 0, pretend = 0, frame = 8
 4915              		@ frame_needed = 1, uses_anonymous_args = 0
 4916              		@ link register save eliminated.
 4917 0000 80B4     		push	{r7}
 4918              	.LCFI280:
 4919              		.cfi_def_cfa_offset 4
 4920              		.cfi_offset 7, -4
 4921 0002 83B0     		sub	sp, sp, #12
 4922              	.LCFI281:
 4923              		.cfi_def_cfa_offset 16
 4924 0004 00AF     		add	r7, sp, #0
 4925              	.LCFI282:
 4926              		.cfi_def_cfa_register 7
 4927 0006 7860     		str	r0, [r7, #4]
 4928 0008 0B46     		mov	r3, r1
 4929 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 4930 000c 1346     		mov	r3, r2	@ movhi
 4931 000e 3B80     		strh	r3, [r7]	@ movhi
1363:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 4932              		.loc 1 1363 5
 4933 0010 7B88     		ldrh	r3, [r7, #2]
 4934 0012 032B     		cmp	r3, #3
 4935 0014 50D8     		bhi	.L199
 4936 0016 01A2     		adr	r2, .L194
 4937 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4938              		.p2align 2
 4939              	.L194:
 4940 001c 2D000000 		.word	.L197+1
 4941 0020 4F000000 		.word	.L196+1
 4942 0024 73000000 		.word	.L195+1
 4943 0028 95000000 		.word	.L193+1
 4944              		.p2align 1
 4945              	.L197:
1364:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_0 */
1365:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
1366:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 4946              		.loc 1 1366 9
 4947 002c 7B68     		ldr	r3, [r7, #4]
 4948 002e 1833     		adds	r3, r3, #24
 4949 0030 1B68     		ldr	r3, [r3]
 4950 0032 7A68     		ldr	r2, [r7, #4]
 4951 0034 1832     		adds	r2, r2, #24
 4952              		.loc 1 1366 36
 4953 0036 23F00C03 		bic	r3, r3, #12
 4954 003a 1360     		str	r3, [r2]
1367:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 4955              		.loc 1 1367 9
 4956 003c 7B68     		ldr	r3, [r7, #4]
 4957 003e 1833     		adds	r3, r3, #24
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 112


 4958 0040 1A68     		ldr	r2, [r3]
 4959              		.loc 1 1367 39
 4960 0042 3B88     		ldrh	r3, [r7]
 4961              		.loc 1 1367 9
 4962 0044 7968     		ldr	r1, [r7, #4]
 4963 0046 1831     		adds	r1, r1, #24
 4964              		.loc 1 1367 36
 4965 0048 1343     		orrs	r3, r3, r2
 4966 004a 0B60     		str	r3, [r1]
1368:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4967              		.loc 1 1368 9
 4968 004c 35E0     		b	.L198
 4969              	.L196:
1369:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_1 */
1370:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
1371:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 4970              		.loc 1 1371 9
 4971 004e 7B68     		ldr	r3, [r7, #4]
 4972 0050 1833     		adds	r3, r3, #24
 4973 0052 1B68     		ldr	r3, [r3]
 4974 0054 7A68     		ldr	r2, [r7, #4]
 4975 0056 1832     		adds	r2, r2, #24
 4976              		.loc 1 1371 36
 4977 0058 23F44063 		bic	r3, r3, #3072
 4978 005c 1360     		str	r3, [r2]
1372:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 4979              		.loc 1 1372 9
 4980 005e 7B68     		ldr	r3, [r7, #4]
 4981 0060 1833     		adds	r3, r3, #24
 4982 0062 1A68     		ldr	r2, [r3]
 4983              		.loc 1 1372 40
 4984 0064 3B88     		ldrh	r3, [r7]
 4985              		.loc 1 1372 60
 4986 0066 1B02     		lsls	r3, r3, #8
 4987              		.loc 1 1372 9
 4988 0068 7968     		ldr	r1, [r7, #4]
 4989 006a 1831     		adds	r1, r1, #24
 4990              		.loc 1 1372 36
 4991 006c 1343     		orrs	r3, r3, r2
 4992 006e 0B60     		str	r3, [r1]
1373:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 4993              		.loc 1 1373 9
 4994 0070 23E0     		b	.L198
 4995              	.L195:
1374:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_2 */
1375:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1376:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 4996              		.loc 1 1376 9
 4997 0072 7B68     		ldr	r3, [r7, #4]
 4998 0074 1C33     		adds	r3, r3, #28
 4999 0076 1B68     		ldr	r3, [r3]
 5000 0078 7A68     		ldr	r2, [r7, #4]
 5001 007a 1C32     		adds	r2, r2, #28
 5002              		.loc 1 1376 36
 5003 007c 23F00C03 		bic	r3, r3, #12
 5004 0080 1360     		str	r3, [r2]
1377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 113


 5005              		.loc 1 1377 9
 5006 0082 7B68     		ldr	r3, [r7, #4]
 5007 0084 1C33     		adds	r3, r3, #28
 5008 0086 1A68     		ldr	r2, [r3]
 5009              		.loc 1 1377 39
 5010 0088 3B88     		ldrh	r3, [r7]
 5011              		.loc 1 1377 9
 5012 008a 7968     		ldr	r1, [r7, #4]
 5013 008c 1C31     		adds	r1, r1, #28
 5014              		.loc 1 1377 36
 5015 008e 1343     		orrs	r3, r3, r2
 5016 0090 0B60     		str	r3, [r1]
1378:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 5017              		.loc 1 1378 9
 5018 0092 12E0     		b	.L198
 5019              	.L193:
1379:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER_CH_3 */
1380:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
1381:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 5020              		.loc 1 1381 9
 5021 0094 7B68     		ldr	r3, [r7, #4]
 5022 0096 1C33     		adds	r3, r3, #28
 5023 0098 1B68     		ldr	r3, [r3]
 5024 009a 7A68     		ldr	r2, [r7, #4]
 5025 009c 1C32     		adds	r2, r2, #28
 5026              		.loc 1 1381 36
 5027 009e 23F44063 		bic	r3, r3, #3072
 5028 00a2 1360     		str	r3, [r2]
1382:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 5029              		.loc 1 1382 9
 5030 00a4 7B68     		ldr	r3, [r7, #4]
 5031 00a6 1C33     		adds	r3, r3, #28
 5032 00a8 1A68     		ldr	r2, [r3]
 5033              		.loc 1 1382 40
 5034 00aa 3B88     		ldrh	r3, [r7]
 5035              		.loc 1 1382 60
 5036 00ac 1B02     		lsls	r3, r3, #8
 5037              		.loc 1 1382 9
 5038 00ae 7968     		ldr	r1, [r7, #4]
 5039 00b0 1C31     		adds	r1, r1, #28
 5040              		.loc 1 1382 36
 5041 00b2 1343     		orrs	r3, r3, r2
 5042 00b4 0B60     		str	r3, [r1]
1383:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 5043              		.loc 1 1383 9
 5044 00b6 00E0     		b	.L198
 5045              	.L199:
1384:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
1385:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 5046              		.loc 1 1385 9
 5047 00b8 00BF     		nop
 5048              	.L198:
1386:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1387:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 5049              		.loc 1 1387 1
 5050 00ba 00BF     		nop
 5051 00bc 0C37     		adds	r7, r7, #12
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 114


 5052              	.LCFI283:
 5053              		.cfi_def_cfa_offset 4
 5054 00be BD46     		mov	sp, r7
 5055              	.LCFI284:
 5056              		.cfi_def_cfa_register 13
 5057              		@ sp needed
 5058 00c0 80BC     		pop	{r7}
 5059              	.LCFI285:
 5060              		.cfi_restore 7
 5061              		.cfi_def_cfa_offset 0
 5062 00c2 7047     		bx	lr
 5063              		.cfi_endproc
 5064              	.LFE103:
 5066              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 5067              		.align	1
 5068              		.global	timer_channel_capture_value_register_read
 5069              		.syntax unified
 5070              		.thumb
 5071              		.thumb_func
 5073              	timer_channel_capture_value_register_read:
 5074              	.LFB104:
1388:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1389:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1390:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      read TIMER channel capture compare register value
1391:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1392:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1393:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1394:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1395:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1396:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1398:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1399:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     channel capture compare register value
1400:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1402:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 5075              		.loc 1 1402 1
 5076              		.cfi_startproc
 5077              		@ args = 0, pretend = 0, frame = 16
 5078              		@ frame_needed = 1, uses_anonymous_args = 0
 5079              		@ link register save eliminated.
 5080 0000 80B4     		push	{r7}
 5081              	.LCFI286:
 5082              		.cfi_def_cfa_offset 4
 5083              		.cfi_offset 7, -4
 5084 0002 85B0     		sub	sp, sp, #20
 5085              	.LCFI287:
 5086              		.cfi_def_cfa_offset 24
 5087 0004 00AF     		add	r7, sp, #0
 5088              	.LCFI288:
 5089              		.cfi_def_cfa_register 7
 5090 0006 7860     		str	r0, [r7, #4]
 5091 0008 0B46     		mov	r3, r1
 5092 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1403:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     uint32_t count_value = 0U;
 5093              		.loc 1 1403 14
 5094 000c 0023     		movs	r3, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 115


 5095 000e FB60     		str	r3, [r7, #12]
1404:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1405:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     switch(channel){
 5096              		.loc 1 1405 5
 5097 0010 7B88     		ldrh	r3, [r7, #2]
 5098 0012 032B     		cmp	r3, #3
 5099 0014 1ED8     		bhi	.L209
 5100 0016 01A2     		adr	r2, .L203
 5101 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 5102              		.p2align 2
 5103              	.L203:
 5104 001c 2D000000 		.word	.L206+1
 5105 0020 37000000 		.word	.L205+1
 5106 0024 41000000 		.word	.L204+1
 5107 0028 4B000000 		.word	.L202+1
 5108              		.p2align 1
 5109              	.L206:
1406:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_0:
1407:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* read TIMER channel 0 capture compare register value */
1408:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 5110              		.loc 1 1408 23
 5111 002c 7B68     		ldr	r3, [r7, #4]
 5112 002e 3433     		adds	r3, r3, #52
 5113              		.loc 1 1408 21
 5114 0030 1B68     		ldr	r3, [r3]
 5115 0032 FB60     		str	r3, [r7, #12]
1409:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 5116              		.loc 1 1409 9
 5117 0034 0FE0     		b	.L207
 5118              	.L205:
1410:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_1:
1411:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* read TIMER channel 1 capture compare register value */
1412:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 5119              		.loc 1 1412 23
 5120 0036 7B68     		ldr	r3, [r7, #4]
 5121 0038 3833     		adds	r3, r3, #56
 5122              		.loc 1 1412 21
 5123 003a 1B68     		ldr	r3, [r3]
 5124 003c FB60     		str	r3, [r7, #12]
1413:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 5125              		.loc 1 1413 9
 5126 003e 0AE0     		b	.L207
 5127              	.L204:
1414:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_2:
1415:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* read TIMER channel 2 capture compare register value */
1416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 5128              		.loc 1 1416 23
 5129 0040 7B68     		ldr	r3, [r7, #4]
 5130 0042 3C33     		adds	r3, r3, #60
 5131              		.loc 1 1416 21
 5132 0044 1B68     		ldr	r3, [r3]
 5133 0046 FB60     		str	r3, [r7, #12]
1417:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 5134              		.loc 1 1417 9
 5135 0048 05E0     		b	.L207
 5136              	.L202:
1418:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     case TIMER_CH_3:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 116


1419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* read TIMER channel 3 capture compare register value */
1420:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 5137              		.loc 1 1420 23
 5138 004a 7B68     		ldr	r3, [r7, #4]
 5139 004c 4033     		adds	r3, r3, #64
 5140              		.loc 1 1420 21
 5141 004e 1B68     		ldr	r3, [r3]
 5142 0050 FB60     		str	r3, [r7, #12]
1421:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 5143              		.loc 1 1421 9
 5144 0052 00E0     		b	.L207
 5145              	.L209:
1422:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     default:
1423:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         break;
 5146              		.loc 1 1423 9
 5147 0054 00BF     		nop
 5148              	.L207:
1424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1425:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     return (count_value);
 5149              		.loc 1 1425 12
 5150 0056 FB68     		ldr	r3, [r7, #12]
1426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 5151              		.loc 1 1426 1
 5152 0058 1846     		mov	r0, r3
 5153 005a 1437     		adds	r7, r7, #20
 5154              	.LCFI289:
 5155              		.cfi_def_cfa_offset 4
 5156 005c BD46     		mov	sp, r7
 5157              	.LCFI290:
 5158              		.cfi_def_cfa_register 13
 5159              		@ sp needed
 5160 005e 80BC     		pop	{r7}
 5161              	.LCFI291:
 5162              		.cfi_restore 7
 5163              		.cfi_def_cfa_offset 0
 5164 0060 7047     		bx	lr
 5165              		.cfi_endproc
 5166              	.LFE104:
 5168 0062 00BF     		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 5169              		.align	1
 5170              		.global	timer_input_pwm_capture_config
 5171              		.syntax unified
 5172              		.thumb
 5173              		.thumb_func
 5175              	timer_input_pwm_capture_config:
 5176              	.LFB105:
1427:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1428:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1429:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER input pwm capture function 
1430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  channel:
1432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1433:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1434:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1437:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 117


1438:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                  icfilter: 0~15
1440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1441:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1443:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1444:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 5177              		.loc 1 1444 1
 5178              		.cfi_startproc
 5179              		@ args = 0, pretend = 0, frame = 24
 5180              		@ frame_needed = 1, uses_anonymous_args = 0
 5181 0000 80B5     		push	{r7, lr}
 5182              	.LCFI292:
 5183              		.cfi_def_cfa_offset 8
 5184              		.cfi_offset 7, -8
 5185              		.cfi_offset 14, -4
 5186 0002 86B0     		sub	sp, sp, #24
 5187              	.LCFI293:
 5188              		.cfi_def_cfa_offset 32
 5189 0004 00AF     		add	r7, sp, #0
 5190              	.LCFI294:
 5191              		.cfi_def_cfa_register 7
 5192 0006 F860     		str	r0, [r7, #12]
 5193 0008 0B46     		mov	r3, r1
 5194 000a 7A60     		str	r2, [r7, #4]
 5195 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1445:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     uint16_t icpolarity  = 0x0U;
 5196              		.loc 1 1445 14
 5197 000e 0023     		movs	r3, #0
 5198 0010 FB82     		strh	r3, [r7, #22]	@ movhi
1446:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     uint16_t icselection = 0x0U;
 5199              		.loc 1 1446 14
 5200 0012 0023     		movs	r3, #0
 5201 0014 BB82     		strh	r3, [r7, #20]	@ movhi
1447:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1448:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* Set channel input polarity */
1449:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 5202              		.loc 1 1449 41
 5203 0016 7B68     		ldr	r3, [r7, #4]
 5204 0018 1B88     		ldrh	r3, [r3]
 5205              		.loc 1 1449 7
 5206 001a 002B     		cmp	r3, #0
 5207 001c 02D1     		bne	.L211
1450:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 5208              		.loc 1 1450 20
 5209 001e 0223     		movs	r3, #2
 5210 0020 FB82     		strh	r3, [r7, #22]	@ movhi
 5211 0022 01E0     		b	.L212
 5212              	.L211:
1451:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
1452:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
 5213              		.loc 1 1452 20
 5214 0024 0023     		movs	r3, #0
 5215 0026 FB82     		strh	r3, [r7, #22]	@ movhi
 5216              	.L212:
1453:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1454:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* Set channel input mode selection */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 118


1455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 5217              		.loc 1 1455 44
 5218 0028 7B68     		ldr	r3, [r7, #4]
 5219 002a 5B88     		ldrh	r3, [r3, #2]
 5220              		.loc 1 1455 7
 5221 002c 012B     		cmp	r3, #1
 5222 002e 02D1     		bne	.L213
1456:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
 5223              		.loc 1 1456 21
 5224 0030 0223     		movs	r3, #2
 5225 0032 BB82     		strh	r3, [r7, #20]	@ movhi
 5226 0034 01E0     		b	.L214
 5227              	.L213:
1457:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
1458:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 5228              		.loc 1 1458 21
 5229 0036 0123     		movs	r3, #1
 5230 0038 BB82     		strh	r3, [r7, #20]	@ movhi
 5231              	.L214:
1459:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1460:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1461:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_CH_0 == channel){
 5232              		.loc 1 1461 7
 5233 003a 7B89     		ldrh	r3, [r7, #10]
 5234 003c 002B     		cmp	r3, #0
 5235 003e 40F09980 		bne	.L215
1462:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0EN bit */
1463:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 5236              		.loc 1 1463 9
 5237 0042 FB68     		ldr	r3, [r7, #12]
 5238 0044 2033     		adds	r3, r3, #32
 5239 0046 1B68     		ldr	r3, [r3]
 5240 0048 FA68     		ldr	r2, [r7, #12]
 5241 004a 2032     		adds	r2, r2, #32
 5242              		.loc 1 1463 36
 5243 004c 23F00103 		bic	r3, r3, #1
 5244 0050 1360     		str	r3, [r2]
1464:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1465:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 5245              		.loc 1 1465 9
 5246 0052 FB68     		ldr	r3, [r7, #12]
 5247 0054 2033     		adds	r3, r3, #32
 5248 0056 1B68     		ldr	r3, [r3]
 5249 0058 FA68     		ldr	r2, [r7, #12]
 5250 005a 2032     		adds	r2, r2, #32
 5251              		.loc 1 1465 36
 5252 005c 23F00A03 		bic	r3, r3, #10
 5253 0060 1360     		str	r3, [r2]
1466:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
1467:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 5254              		.loc 1 1467 9
 5255 0062 FB68     		ldr	r3, [r7, #12]
 5256 0064 2033     		adds	r3, r3, #32
 5257 0066 1B68     		ldr	r3, [r3]
 5258              		.loc 1 1467 55
 5259 0068 7A68     		ldr	r2, [r7, #4]
 5260 006a 1288     		ldrh	r2, [r2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 119


 5261              		.loc 1 1467 39
 5262 006c 1146     		mov	r1, r2
 5263              		.loc 1 1467 9
 5264 006e FA68     		ldr	r2, [r7, #12]
 5265 0070 2032     		adds	r2, r2, #32
 5266              		.loc 1 1467 36
 5267 0072 0B43     		orrs	r3, r3, r1
 5268 0074 1360     		str	r3, [r2]
1468:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0MS bit */
1469:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 5269              		.loc 1 1469 9
 5270 0076 FB68     		ldr	r3, [r7, #12]
 5271 0078 1833     		adds	r3, r3, #24
 5272 007a 1B68     		ldr	r3, [r3]
 5273 007c FA68     		ldr	r2, [r7, #12]
 5274 007e 1832     		adds	r2, r2, #24
 5275              		.loc 1 1469 36
 5276 0080 23F00303 		bic	r3, r3, #3
 5277 0084 1360     		str	r3, [r2]
1470:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0MS bit */
1471:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 5278              		.loc 1 1471 9
 5279 0086 FB68     		ldr	r3, [r7, #12]
 5280 0088 1833     		adds	r3, r3, #24
 5281 008a 1B68     		ldr	r3, [r3]
 5282              		.loc 1 1471 55
 5283 008c 7A68     		ldr	r2, [r7, #4]
 5284 008e 5288     		ldrh	r2, [r2, #2]
 5285              		.loc 1 1471 39
 5286 0090 1146     		mov	r1, r2
 5287              		.loc 1 1471 9
 5288 0092 FA68     		ldr	r2, [r7, #12]
 5289 0094 1832     		adds	r2, r2, #24
 5290              		.loc 1 1471 36
 5291 0096 0B43     		orrs	r3, r3, r1
 5292 0098 1360     		str	r3, [r2]
1472:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1473:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 5293              		.loc 1 1473 9
 5294 009a FB68     		ldr	r3, [r7, #12]
 5295 009c 1833     		adds	r3, r3, #24
 5296 009e 1B68     		ldr	r3, [r3]
 5297 00a0 FA68     		ldr	r2, [r7, #12]
 5298 00a2 1832     		adds	r2, r2, #24
 5299              		.loc 1 1473 36
 5300 00a4 23F0F003 		bic	r3, r3, #240
 5301 00a8 1360     		str	r3, [r2]
1474:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0CAPFLT bit */
1475:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 5302              		.loc 1 1475 9
 5303 00aa FB68     		ldr	r3, [r7, #12]
 5304 00ac 1833     		adds	r3, r3, #24
 5305 00ae 1A68     		ldr	r2, [r3]
 5306              		.loc 1 1475 56
 5307 00b0 7B68     		ldr	r3, [r7, #4]
 5308 00b2 DB88     		ldrh	r3, [r3, #6]
 5309              		.loc 1 1475 68
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 120


 5310 00b4 1B01     		lsls	r3, r3, #4
 5311              		.loc 1 1475 9
 5312 00b6 F968     		ldr	r1, [r7, #12]
 5313 00b8 1831     		adds	r1, r1, #24
 5314              		.loc 1 1475 36
 5315 00ba 1343     		orrs	r3, r3, r2
 5316 00bc 0B60     		str	r3, [r1]
1476:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
1477:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 5317              		.loc 1 1477 9
 5318 00be FB68     		ldr	r3, [r7, #12]
 5319 00c0 2033     		adds	r3, r3, #32
 5320 00c2 1B68     		ldr	r3, [r3]
 5321 00c4 FA68     		ldr	r2, [r7, #12]
 5322 00c6 2032     		adds	r2, r2, #32
 5323              		.loc 1 1477 36
 5324 00c8 43F00103 		orr	r3, r3, #1
 5325 00cc 1360     		str	r3, [r2]
1478:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1479:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint16_t)(icpwm->icpr
 5326              		.loc 1 1479 94
 5327 00ce 7B68     		ldr	r3, [r7, #4]
 5328 00d0 9B88     		ldrh	r3, [r3, #4]
 5329              		.loc 1 1479 9
 5330 00d2 1A46     		mov	r2, r3
 5331 00d4 0021     		movs	r1, #0
 5332 00d6 F868     		ldr	r0, [r7, #12]
 5333 00d8 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
1480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1481:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1EN bit */
1482:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 5334              		.loc 1 1482 9
 5335 00dc FB68     		ldr	r3, [r7, #12]
 5336 00de 2033     		adds	r3, r3, #32
 5337 00e0 1B68     		ldr	r3, [r3]
 5338 00e2 FA68     		ldr	r2, [r7, #12]
 5339 00e4 2032     		adds	r2, r2, #32
 5340              		.loc 1 1482 36
 5341 00e6 23F01003 		bic	r3, r3, #16
 5342 00ea 1360     		str	r3, [r2]
1483:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1484:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 5343              		.loc 1 1484 9
 5344 00ec FB68     		ldr	r3, [r7, #12]
 5345 00ee 2033     		adds	r3, r3, #32
 5346 00f0 1B68     		ldr	r3, [r3]
 5347 00f2 FA68     		ldr	r2, [r7, #12]
 5348 00f4 2032     		adds	r2, r2, #32
 5349              		.loc 1 1484 36
 5350 00f6 23F0A003 		bic	r3, r3, #160
 5351 00fa 1360     		str	r3, [r2]
1485:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1P and CH1NP bits */
1486:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity<< 4U);
 5352              		.loc 1 1486 9
 5353 00fc FB68     		ldr	r3, [r7, #12]
 5354 00fe 2033     		adds	r3, r3, #32
 5355 0100 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 121


 5356              		.loc 1 1486 50
 5357 0102 FB8A     		ldrh	r3, [r7, #22]
 5358              		.loc 1 1486 39
 5359 0104 1B01     		lsls	r3, r3, #4
 5360              		.loc 1 1486 9
 5361 0106 F968     		ldr	r1, [r7, #12]
 5362 0108 2031     		adds	r1, r1, #32
 5363              		.loc 1 1486 36
 5364 010a 1343     		orrs	r3, r3, r2
 5365 010c 0B60     		str	r3, [r1]
1487:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
1488:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 5366              		.loc 1 1488 9
 5367 010e FB68     		ldr	r3, [r7, #12]
 5368 0110 1833     		adds	r3, r3, #24
 5369 0112 1B68     		ldr	r3, [r3]
 5370 0114 FA68     		ldr	r2, [r7, #12]
 5371 0116 1832     		adds	r2, r2, #24
 5372              		.loc 1 1488 36
 5373 0118 23F44073 		bic	r3, r3, #768
 5374 011c 1360     		str	r3, [r2]
1489:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1MS bit */
1490:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection<< 8U);
 5375              		.loc 1 1490 9
 5376 011e FB68     		ldr	r3, [r7, #12]
 5377 0120 1833     		adds	r3, r3, #24
 5378 0122 1A68     		ldr	r2, [r3]
 5379              		.loc 1 1490 50
 5380 0124 BB8A     		ldrh	r3, [r7, #20]
 5381              		.loc 1 1490 39
 5382 0126 1B02     		lsls	r3, r3, #8
 5383              		.loc 1 1490 9
 5384 0128 F968     		ldr	r1, [r7, #12]
 5385 012a 1831     		adds	r1, r1, #24
 5386              		.loc 1 1490 36
 5387 012c 1343     		orrs	r3, r3, r2
 5388 012e 0B60     		str	r3, [r1]
1491:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
1492:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 5389              		.loc 1 1492 9
 5390 0130 FB68     		ldr	r3, [r7, #12]
 5391 0132 1833     		adds	r3, r3, #24
 5392 0134 1B68     		ldr	r3, [r3]
 5393 0136 FA68     		ldr	r2, [r7, #12]
 5394 0138 1832     		adds	r2, r2, #24
 5395              		.loc 1 1492 36
 5396 013a 23F47043 		bic	r3, r3, #61440
 5397 013e 1360     		str	r3, [r2]
1493:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
1494:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter)<< 12U);
 5398              		.loc 1 1494 9
 5399 0140 FB68     		ldr	r3, [r7, #12]
 5400 0142 1833     		adds	r3, r3, #24
 5401 0144 1A68     		ldr	r2, [r3]
 5402              		.loc 1 1494 66
 5403 0146 7B68     		ldr	r3, [r7, #4]
 5404 0148 DB88     		ldrh	r3, [r3, #6]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 122


 5405              		.loc 1 1494 39
 5406 014a 1B03     		lsls	r3, r3, #12
 5407              		.loc 1 1494 9
 5408 014c F968     		ldr	r1, [r7, #12]
 5409 014e 1831     		adds	r1, r1, #24
 5410              		.loc 1 1494 36
 5411 0150 1343     		orrs	r3, r3, r2
 5412 0152 0B60     		str	r3, [r1]
1495:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
1496:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 5413              		.loc 1 1496 9
 5414 0154 FB68     		ldr	r3, [r7, #12]
 5415 0156 2033     		adds	r3, r3, #32
 5416 0158 1B68     		ldr	r3, [r3]
 5417 015a FA68     		ldr	r2, [r7, #12]
 5418 015c 2032     		adds	r2, r2, #32
 5419              		.loc 1 1496 36
 5420 015e 43F01003 		orr	r3, r3, #16
 5421 0162 1360     		str	r3, [r2]
1497:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1498:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint16_t)(icpwm->icpr
 5422              		.loc 1 1498 94
 5423 0164 7B68     		ldr	r3, [r7, #4]
 5424 0166 9B88     		ldrh	r3, [r3, #4]
 5425              		.loc 1 1498 9
 5426 0168 1A46     		mov	r2, r3
 5427 016a 0121     		movs	r1, #1
 5428 016c F868     		ldr	r0, [r7, #12]
 5429 016e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
1499:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
1500:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1EN bit */
1501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1502:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1504:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1P and CH1NP bits */
1505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity)<< 4U);
1506:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
1507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1508:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1MS bit */
1509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection)<< 8U);
1510:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
1511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1512:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
1513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter)<< 12U);
1514:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
1515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1516:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint16_t)(icpwm->icpr
1518:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1519:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0EN bit */
1520:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1521:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1522:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1523:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
1524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1525:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0MS bit */
1526:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 123


1527:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0MS bit */
1528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1529:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1530:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1531:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0CAPFLT bit */
1532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1533:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
1534:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1535:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1536:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint16_t)(icpwm->icpr
1537:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1538:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 5430              		.loc 1 1538 1
 5431 0172 95E0     		b	.L217
 5432              	.L215:
1501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
 5433              		.loc 1 1501 9
 5434 0174 FB68     		ldr	r3, [r7, #12]
 5435 0176 2033     		adds	r3, r3, #32
 5436 0178 1B68     		ldr	r3, [r3]
 5437 017a FA68     		ldr	r2, [r7, #12]
 5438 017c 2032     		adds	r2, r2, #32
1501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1P and CH1NP bits */
 5439              		.loc 1 1501 36
 5440 017e 23F01003 		bic	r3, r3, #16
 5441 0182 1360     		str	r3, [r2]
1503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1P and CH1NP bits */
 5442              		.loc 1 1503 9
 5443 0184 FB68     		ldr	r3, [r7, #12]
 5444 0186 2033     		adds	r3, r3, #32
 5445 0188 1B68     		ldr	r3, [r3]
 5446 018a FA68     		ldr	r2, [r7, #12]
 5447 018c 2032     		adds	r2, r2, #32
1503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1P and CH1NP bits */
 5448              		.loc 1 1503 36
 5449 018e 23F0A003 		bic	r3, r3, #160
 5450 0192 1360     		str	r3, [r2]
1505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 5451              		.loc 1 1505 9
 5452 0194 FB68     		ldr	r3, [r7, #12]
 5453 0196 2033     		adds	r3, r3, #32
 5454 0198 1A68     		ldr	r2, [r3]
1505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 5455              		.loc 1 1505 66
 5456 019a 7B68     		ldr	r3, [r7, #4]
 5457 019c 1B88     		ldrh	r3, [r3]
1505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 5458              		.loc 1 1505 39
 5459 019e 1B01     		lsls	r3, r3, #4
1505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 5460              		.loc 1 1505 9
 5461 01a0 F968     		ldr	r1, [r7, #12]
 5462 01a2 2031     		adds	r1, r1, #32
1505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
 5463              		.loc 1 1505 36
 5464 01a4 1343     		orrs	r3, r3, r2
 5465 01a6 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 124


1507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1MS bit */
 5466              		.loc 1 1507 9
 5467 01a8 FB68     		ldr	r3, [r7, #12]
 5468 01aa 1833     		adds	r3, r3, #24
 5469 01ac 1B68     		ldr	r3, [r3]
 5470 01ae FA68     		ldr	r2, [r7, #12]
 5471 01b0 1832     		adds	r2, r2, #24
1507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1MS bit */
 5472              		.loc 1 1507 36
 5473 01b2 23F44073 		bic	r3, r3, #768
 5474 01b6 1360     		str	r3, [r2]
1509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 5475              		.loc 1 1509 9
 5476 01b8 FB68     		ldr	r3, [r7, #12]
 5477 01ba 1833     		adds	r3, r3, #24
 5478 01bc 1A68     		ldr	r2, [r3]
1509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 5479              		.loc 1 1509 66
 5480 01be 7B68     		ldr	r3, [r7, #4]
 5481 01c0 5B88     		ldrh	r3, [r3, #2]
1509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 5482              		.loc 1 1509 39
 5483 01c2 1B02     		lsls	r3, r3, #8
1509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 5484              		.loc 1 1509 9
 5485 01c4 F968     		ldr	r1, [r7, #12]
 5486 01c6 1831     		adds	r1, r1, #24
1509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
 5487              		.loc 1 1509 36
 5488 01c8 1343     		orrs	r3, r3, r2
 5489 01ca 0B60     		str	r3, [r1]
1511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
 5490              		.loc 1 1511 9
 5491 01cc FB68     		ldr	r3, [r7, #12]
 5492 01ce 1833     		adds	r3, r3, #24
 5493 01d0 1B68     		ldr	r3, [r3]
 5494 01d2 FA68     		ldr	r2, [r7, #12]
 5495 01d4 1832     		adds	r2, r2, #24
1511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
 5496              		.loc 1 1511 36
 5497 01d6 23F47043 		bic	r3, r3, #61440
 5498 01da 1360     		str	r3, [r2]
1513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
 5499              		.loc 1 1513 9
 5500 01dc FB68     		ldr	r3, [r7, #12]
 5501 01de 1833     		adds	r3, r3, #24
 5502 01e0 1A68     		ldr	r2, [r3]
1513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
 5503              		.loc 1 1513 66
 5504 01e2 7B68     		ldr	r3, [r7, #4]
 5505 01e4 DB88     		ldrh	r3, [r3, #6]
1513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
 5506              		.loc 1 1513 39
 5507 01e6 1B03     		lsls	r3, r3, #12
1513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
 5508              		.loc 1 1513 9
 5509 01e8 F968     		ldr	r1, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 125


 5510 01ea 1831     		adds	r1, r1, #24
1513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
 5511              		.loc 1 1513 36
 5512 01ec 1343     		orrs	r3, r3, r2
 5513 01ee 0B60     		str	r3, [r1]
1515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 5514              		.loc 1 1515 9
 5515 01f0 FB68     		ldr	r3, [r7, #12]
 5516 01f2 2033     		adds	r3, r3, #32
 5517 01f4 1B68     		ldr	r3, [r3]
 5518 01f6 FA68     		ldr	r2, [r7, #12]
 5519 01f8 2032     		adds	r2, r2, #32
1515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 5520              		.loc 1 1515 36
 5521 01fa 43F01003 		orr	r3, r3, #16
 5522 01fe 1360     		str	r3, [r2]
1517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 5523              		.loc 1 1517 94
 5524 0200 7B68     		ldr	r3, [r7, #4]
 5525 0202 9B88     		ldrh	r3, [r3, #4]
1517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
 5526              		.loc 1 1517 9
 5527 0204 1A46     		mov	r2, r3
 5528 0206 0121     		movs	r1, #1
 5529 0208 F868     		ldr	r0, [r7, #12]
 5530 020a FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
1520:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
 5531              		.loc 1 1520 9
 5532 020e FB68     		ldr	r3, [r7, #12]
 5533 0210 2033     		adds	r3, r3, #32
 5534 0212 1B68     		ldr	r3, [r3]
 5535 0214 FA68     		ldr	r2, [r7, #12]
 5536 0216 2032     		adds	r2, r2, #32
1520:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
 5537              		.loc 1 1520 36
 5538 0218 23F00103 		bic	r3, r3, #1
 5539 021c 1360     		str	r3, [r2]
1522:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
 5540              		.loc 1 1522 9
 5541 021e FB68     		ldr	r3, [r7, #12]
 5542 0220 2033     		adds	r3, r3, #32
 5543 0222 1B68     		ldr	r3, [r3]
 5544 0224 FA68     		ldr	r2, [r7, #12]
 5545 0226 2032     		adds	r2, r2, #32
1522:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
 5546              		.loc 1 1522 36
 5547 0228 23F00A03 		bic	r3, r3, #10
 5548 022c 1360     		str	r3, [r2]
1524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0MS bit */
 5549              		.loc 1 1524 9
 5550 022e FB68     		ldr	r3, [r7, #12]
 5551 0230 2033     		adds	r3, r3, #32
 5552 0232 1A68     		ldr	r2, [r3]
1524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0MS bit */
 5553              		.loc 1 1524 39
 5554 0234 FB8A     		ldrh	r3, [r7, #22]
1524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0MS bit */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 126


 5555              		.loc 1 1524 9
 5556 0236 F968     		ldr	r1, [r7, #12]
 5557 0238 2031     		adds	r1, r1, #32
1524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0MS bit */
 5558              		.loc 1 1524 36
 5559 023a 1343     		orrs	r3, r3, r2
 5560 023c 0B60     		str	r3, [r1]
1526:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0MS bit */
 5561              		.loc 1 1526 9
 5562 023e FB68     		ldr	r3, [r7, #12]
 5563 0240 1833     		adds	r3, r3, #24
 5564 0242 1B68     		ldr	r3, [r3]
 5565 0244 FA68     		ldr	r2, [r7, #12]
 5566 0246 1832     		adds	r2, r2, #24
1526:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0MS bit */
 5567              		.loc 1 1526 36
 5568 0248 23F00303 		bic	r3, r3, #3
 5569 024c 1360     		str	r3, [r2]
1528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 5570              		.loc 1 1528 9
 5571 024e FB68     		ldr	r3, [r7, #12]
 5572 0250 1833     		adds	r3, r3, #24
 5573 0252 1A68     		ldr	r2, [r3]
1528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 5574              		.loc 1 1528 39
 5575 0254 BB8A     		ldrh	r3, [r7, #20]
1528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 5576              		.loc 1 1528 9
 5577 0256 F968     		ldr	r1, [r7, #12]
 5578 0258 1831     		adds	r1, r1, #24
1528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
 5579              		.loc 1 1528 36
 5580 025a 1343     		orrs	r3, r3, r2
 5581 025c 0B60     		str	r3, [r1]
1530:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0CAPFLT bit */
 5582              		.loc 1 1530 9
 5583 025e FB68     		ldr	r3, [r7, #12]
 5584 0260 1833     		adds	r3, r3, #24
 5585 0262 1B68     		ldr	r3, [r3]
 5586 0264 FA68     		ldr	r2, [r7, #12]
 5587 0266 1832     		adds	r2, r2, #24
1530:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0CAPFLT bit */
 5588              		.loc 1 1530 36
 5589 0268 23F0F003 		bic	r3, r3, #240
 5590 026c 1360     		str	r3, [r2]
1532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
 5591              		.loc 1 1532 9
 5592 026e FB68     		ldr	r3, [r7, #12]
 5593 0270 1833     		adds	r3, r3, #24
 5594 0272 1A68     		ldr	r2, [r3]
1532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
 5595              		.loc 1 1532 56
 5596 0274 7B68     		ldr	r3, [r7, #4]
 5597 0276 DB88     		ldrh	r3, [r3, #6]
1532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
 5598              		.loc 1 1532 68
 5599 0278 1B01     		lsls	r3, r3, #4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 127


1532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
 5600              		.loc 1 1532 9
 5601 027a F968     		ldr	r1, [r7, #12]
 5602 027c 1831     		adds	r1, r1, #24
1532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
 5603              		.loc 1 1532 36
 5604 027e 1343     		orrs	r3, r3, r2
 5605 0280 0B60     		str	r3, [r1]
1534:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 5606              		.loc 1 1534 9
 5607 0282 FB68     		ldr	r3, [r7, #12]
 5608 0284 2033     		adds	r3, r3, #32
 5609 0286 1B68     		ldr	r3, [r3]
 5610 0288 FA68     		ldr	r2, [r7, #12]
 5611 028a 2032     		adds	r2, r2, #32
1534:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 5612              		.loc 1 1534 36
 5613 028c 43F00103 		orr	r3, r3, #1
 5614 0290 1360     		str	r3, [r2]
1536:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 5615              		.loc 1 1536 94
 5616 0292 7B68     		ldr	r3, [r7, #4]
 5617 0294 9B88     		ldrh	r3, [r3, #4]
1536:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
 5618              		.loc 1 1536 9
 5619 0296 1A46     		mov	r2, r3
 5620 0298 0021     		movs	r1, #0
 5621 029a F868     		ldr	r0, [r7, #12]
 5622 029c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 5623              	.L217:
 5624              		.loc 1 1538 1
 5625 02a0 00BF     		nop
 5626 02a2 1837     		adds	r7, r7, #24
 5627              	.LCFI295:
 5628              		.cfi_def_cfa_offset 8
 5629 02a4 BD46     		mov	sp, r7
 5630              	.LCFI296:
 5631              		.cfi_def_cfa_register 13
 5632              		@ sp needed
 5633 02a6 80BD     		pop	{r7, pc}
 5634              		.cfi_endproc
 5635              	.LFE105:
 5637              		.section	.text.timer_hall_mode_config,"ax",%progbits
 5638              		.align	1
 5639              		.global	timer_hall_mode_config
 5640              		.syntax unified
 5641              		.thumb
 5642              		.thumb_func
 5644              	timer_hall_mode_config:
 5645              	.LFB106:
1539:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1540:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1541:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER hall sensor mode
1542:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1543:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  hallmode:
1544:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1545:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 128


1546:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1547:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1548:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1549:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1550:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)    
1551:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 5646              		.loc 1 1551 1
 5647              		.cfi_startproc
 5648              		@ args = 0, pretend = 0, frame = 8
 5649              		@ frame_needed = 1, uses_anonymous_args = 0
 5650              		@ link register save eliminated.
 5651 0000 80B4     		push	{r7}
 5652              	.LCFI297:
 5653              		.cfi_def_cfa_offset 4
 5654              		.cfi_offset 7, -4
 5655 0002 83B0     		sub	sp, sp, #12
 5656              	.LCFI298:
 5657              		.cfi_def_cfa_offset 16
 5658 0004 00AF     		add	r7, sp, #0
 5659              	.LCFI299:
 5660              		.cfi_def_cfa_register 7
 5661 0006 7860     		str	r0, [r7, #4]
 5662 0008 3960     		str	r1, [r7]
1552:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 5663              		.loc 1 1552 7
 5664 000a 3B68     		ldr	r3, [r7]
 5665 000c 802B     		cmp	r3, #128
 5666 000e 08D1     		bne	.L219
1553:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 5667              		.loc 1 1553 9
 5668 0010 7B68     		ldr	r3, [r7, #4]
 5669 0012 0433     		adds	r3, r3, #4
 5670 0014 1B68     		ldr	r3, [r3]
 5671 0016 7A68     		ldr	r2, [r7, #4]
 5672 0018 0432     		adds	r2, r2, #4
 5673              		.loc 1 1553 34
 5674 001a 43F08003 		orr	r3, r3, #128
 5675 001e 1360     		str	r3, [r2]
1554:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
1555:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1556:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
1557:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* illegal parameters */        
1558:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1559:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 5676              		.loc 1 1559 1
 5677 0020 0AE0     		b	.L221
 5678              	.L219:
1554:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 5679              		.loc 1 1554 13
 5680 0022 3B68     		ldr	r3, [r7]
 5681 0024 002B     		cmp	r3, #0
 5682 0026 07D1     		bne	.L221
1555:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 5683              		.loc 1 1555 9
 5684 0028 7B68     		ldr	r3, [r7, #4]
 5685 002a 0433     		adds	r3, r3, #4
 5686 002c 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 129


 5687 002e 7A68     		ldr	r2, [r7, #4]
 5688 0030 0432     		adds	r2, r2, #4
1555:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 5689              		.loc 1 1555 34
 5690 0032 23F08003 		bic	r3, r3, #128
 5691 0036 1360     		str	r3, [r2]
 5692              	.L221:
 5693              		.loc 1 1559 1
 5694 0038 00BF     		nop
 5695 003a 0C37     		adds	r7, r7, #12
 5696              	.LCFI300:
 5697              		.cfi_def_cfa_offset 4
 5698 003c BD46     		mov	sp, r7
 5699              	.LCFI301:
 5700              		.cfi_def_cfa_register 13
 5701              		@ sp needed
 5702 003e 80BC     		pop	{r7}
 5703              	.LCFI302:
 5704              		.cfi_restore 7
 5705              		.cfi_def_cfa_offset 0
 5706 0040 7047     		bx	lr
 5707              		.cfi_endproc
 5708              	.LFE106:
 5710              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 5711              		.align	1
 5712              		.global	timer_input_trigger_source_select
 5713              		.syntax unified
 5714              		.thumb
 5715              		.thumb_func
 5717              	timer_input_trigger_source_select:
 5718              	.LFB107:
1560:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1561:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1562:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      select TIMER input trigger source 
1563:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1564:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  intrigger:
1565:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1566:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0,TIMERx(x=0..4,7,8,11)
1567:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1,TIMERx(x=0..4,7,8,11)
1568:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2,TIMERx(x=0..4,7,8,11)
1569:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3,TIMERx(x=0..4,7,8,11)
1570:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector,TIMERx(x=0..4,7,8,11)
1571:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0,TIMERx(x=0..4,7,8,11)
1572:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1,TIMERx(x=0..4,7,8,11)
1573:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger,TIMERx(x=0..4,7)
1574:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1575:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1576:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1578:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 5719              		.loc 1 1578 1
 5720              		.cfi_startproc
 5721              		@ args = 0, pretend = 0, frame = 8
 5722              		@ frame_needed = 1, uses_anonymous_args = 0
 5723              		@ link register save eliminated.
 5724 0000 80B4     		push	{r7}
 5725              	.LCFI303:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 130


 5726              		.cfi_def_cfa_offset 4
 5727              		.cfi_offset 7, -4
 5728 0002 83B0     		sub	sp, sp, #12
 5729              	.LCFI304:
 5730              		.cfi_def_cfa_offset 16
 5731 0004 00AF     		add	r7, sp, #0
 5732              	.LCFI305:
 5733              		.cfi_def_cfa_register 7
 5734 0006 7860     		str	r0, [r7, #4]
 5735 0008 3960     		str	r1, [r7]
1579:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 5736              		.loc 1 1579 5
 5737 000a 7B68     		ldr	r3, [r7, #4]
 5738 000c 0833     		adds	r3, r3, #8
 5739 000e 1B68     		ldr	r3, [r3]
 5740 0010 7A68     		ldr	r2, [r7, #4]
 5741 0012 0832     		adds	r2, r2, #8
 5742              		.loc 1 1579 31
 5743 0014 23F07003 		bic	r3, r3, #112
 5744 0018 1360     		str	r3, [r2]
1580:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 5745              		.loc 1 1580 5
 5746 001a 7B68     		ldr	r3, [r7, #4]
 5747 001c 0833     		adds	r3, r3, #8
 5748 001e 1A68     		ldr	r2, [r3]
 5749 0020 7B68     		ldr	r3, [r7, #4]
 5750 0022 0833     		adds	r3, r3, #8
 5751 0024 1946     		mov	r1, r3
 5752              		.loc 1 1580 31
 5753 0026 3B68     		ldr	r3, [r7]
 5754 0028 1343     		orrs	r3, r3, r2
 5755 002a 0B60     		str	r3, [r1]
1581:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 5756              		.loc 1 1581 1
 5757 002c 00BF     		nop
 5758 002e 0C37     		adds	r7, r7, #12
 5759              	.LCFI306:
 5760              		.cfi_def_cfa_offset 4
 5761 0030 BD46     		mov	sp, r7
 5762              	.LCFI307:
 5763              		.cfi_def_cfa_register 13
 5764              		@ sp needed
 5765 0032 80BC     		pop	{r7}
 5766              	.LCFI308:
 5767              		.cfi_restore 7
 5768              		.cfi_def_cfa_offset 0
 5769 0034 7047     		bx	lr
 5770              		.cfi_endproc
 5771              	.LFE107:
 5773              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 5774              		.align	1
 5775              		.global	timer_master_output_trigger_source_select
 5776              		.syntax unified
 5777              		.thumb
 5778              		.thumb_func
 5780              	timer_master_output_trigger_source_select:
 5781              	.LFB108:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 131


1582:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1583:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1584:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      select TIMER master mode output trigger source 
1585:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1586:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  outrigger:
1587:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1588:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..7))
1589:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1590:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..7))
1591:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channel 0 as trig
1592:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4,7))
1593:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4,7))
1594:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4,7))
1595:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4,7))
1596:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1597:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1598:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1599:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1600:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 5782              		.loc 1 1600 1
 5783              		.cfi_startproc
 5784              		@ args = 0, pretend = 0, frame = 8
 5785              		@ frame_needed = 1, uses_anonymous_args = 0
 5786              		@ link register save eliminated.
 5787 0000 80B4     		push	{r7}
 5788              	.LCFI309:
 5789              		.cfi_def_cfa_offset 4
 5790              		.cfi_offset 7, -4
 5791 0002 83B0     		sub	sp, sp, #12
 5792              	.LCFI310:
 5793              		.cfi_def_cfa_offset 16
 5794 0004 00AF     		add	r7, sp, #0
 5795              	.LCFI311:
 5796              		.cfi_def_cfa_register 7
 5797 0006 7860     		str	r0, [r7, #4]
 5798 0008 3960     		str	r1, [r7]
1601:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 5799              		.loc 1 1601 5
 5800 000a 7B68     		ldr	r3, [r7, #4]
 5801 000c 0433     		adds	r3, r3, #4
 5802 000e 1B68     		ldr	r3, [r3]
 5803 0010 7A68     		ldr	r2, [r7, #4]
 5804 0012 0432     		adds	r2, r2, #4
 5805              		.loc 1 1601 30
 5806 0014 23F07003 		bic	r3, r3, #112
 5807 0018 1360     		str	r3, [r2]
1602:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 5808              		.loc 1 1602 5
 5809 001a 7B68     		ldr	r3, [r7, #4]
 5810 001c 0433     		adds	r3, r3, #4
 5811 001e 1A68     		ldr	r2, [r3]
 5812 0020 7B68     		ldr	r3, [r7, #4]
 5813 0022 0433     		adds	r3, r3, #4
 5814 0024 1946     		mov	r1, r3
 5815              		.loc 1 1602 30
 5816 0026 3B68     		ldr	r3, [r7]
 5817 0028 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 132


 5818 002a 0B60     		str	r3, [r1]
1603:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 5819              		.loc 1 1603 1
 5820 002c 00BF     		nop
 5821 002e 0C37     		adds	r7, r7, #12
 5822              	.LCFI312:
 5823              		.cfi_def_cfa_offset 4
 5824 0030 BD46     		mov	sp, r7
 5825              	.LCFI313:
 5826              		.cfi_def_cfa_register 13
 5827              		@ sp needed
 5828 0032 80BC     		pop	{r7}
 5829              	.LCFI314:
 5830              		.cfi_restore 7
 5831              		.cfi_def_cfa_offset 0
 5832 0034 7047     		bx	lr
 5833              		.cfi_endproc
 5834              	.LFE108:
 5836              		.section	.text.timer_slave_mode_select,"ax",%progbits
 5837              		.align	1
 5838              		.global	timer_slave_mode_select
 5839              		.syntax unified
 5840              		.thumb
 5841              		.thumb_func
 5843              	timer_slave_mode_select:
 5844              	.LFB109:
1604:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1605:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1606:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      select TIMER slave mode 
1607:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1608:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  slavemode:
1609:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1610:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1611:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE0: quadrature decoder mode 0
1612:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE1: quadrature decoder mode 1
1613:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE2: quadrature decoder mode 2
1614:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1615:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1616:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1617:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.
1618:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1619:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1620:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1621:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1622:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1623:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 5845              		.loc 1 1623 1
 5846              		.cfi_startproc
 5847              		@ args = 0, pretend = 0, frame = 8
 5848              		@ frame_needed = 1, uses_anonymous_args = 0
 5849              		@ link register save eliminated.
 5850 0000 80B4     		push	{r7}
 5851              	.LCFI315:
 5852              		.cfi_def_cfa_offset 4
 5853              		.cfi_offset 7, -4
 5854 0002 83B0     		sub	sp, sp, #12
 5855              	.LCFI316:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 133


 5856              		.cfi_def_cfa_offset 16
 5857 0004 00AF     		add	r7, sp, #0
 5858              	.LCFI317:
 5859              		.cfi_def_cfa_register 7
 5860 0006 7860     		str	r0, [r7, #4]
 5861 0008 3960     		str	r1, [r7]
1624:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 5862              		.loc 1 1624 5
 5863 000a 7B68     		ldr	r3, [r7, #4]
 5864 000c 0833     		adds	r3, r3, #8
 5865 000e 1B68     		ldr	r3, [r3]
 5866 0010 7A68     		ldr	r2, [r7, #4]
 5867 0012 0832     		adds	r2, r2, #8
 5868              		.loc 1 1624 31
 5869 0014 23F00703 		bic	r3, r3, #7
 5870 0018 1360     		str	r3, [r2]
1625:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1626:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 5871              		.loc 1 1626 5
 5872 001a 7B68     		ldr	r3, [r7, #4]
 5873 001c 0833     		adds	r3, r3, #8
 5874 001e 1A68     		ldr	r2, [r3]
 5875 0020 7B68     		ldr	r3, [r7, #4]
 5876 0022 0833     		adds	r3, r3, #8
 5877 0024 1946     		mov	r1, r3
 5878              		.loc 1 1626 31
 5879 0026 3B68     		ldr	r3, [r7]
 5880 0028 1343     		orrs	r3, r3, r2
 5881 002a 0B60     		str	r3, [r1]
1627:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 5882              		.loc 1 1627 1
 5883 002c 00BF     		nop
 5884 002e 0C37     		adds	r7, r7, #12
 5885              	.LCFI318:
 5886              		.cfi_def_cfa_offset 4
 5887 0030 BD46     		mov	sp, r7
 5888              	.LCFI319:
 5889              		.cfi_def_cfa_register 13
 5890              		@ sp needed
 5891 0032 80BC     		pop	{r7}
 5892              	.LCFI320:
 5893              		.cfi_restore 7
 5894              		.cfi_def_cfa_offset 0
 5895 0034 7047     		bx	lr
 5896              		.cfi_endproc
 5897              	.LFE109:
 5899              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 5900              		.align	1
 5901              		.global	timer_master_slave_mode_config
 5902              		.syntax unified
 5903              		.thumb
 5904              		.thumb_func
 5906              	timer_master_slave_mode_config:
 5907              	.LFB110:
1628:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1629:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1630:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER master slave mode 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 134


1631:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1632:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  masterslave:
1633:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1634:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1635:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1636:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1637:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1638:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */ 
1639:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1640:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 5908              		.loc 1 1640 1
 5909              		.cfi_startproc
 5910              		@ args = 0, pretend = 0, frame = 8
 5911              		@ frame_needed = 1, uses_anonymous_args = 0
 5912              		@ link register save eliminated.
 5913 0000 80B4     		push	{r7}
 5914              	.LCFI321:
 5915              		.cfi_def_cfa_offset 4
 5916              		.cfi_offset 7, -4
 5917 0002 83B0     		sub	sp, sp, #12
 5918              	.LCFI322:
 5919              		.cfi_def_cfa_offset 16
 5920 0004 00AF     		add	r7, sp, #0
 5921              	.LCFI323:
 5922              		.cfi_def_cfa_register 7
 5923 0006 7860     		str	r0, [r7, #4]
 5924 0008 3960     		str	r1, [r7]
1641:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 5925              		.loc 1 1641 7
 5926 000a 3B68     		ldr	r3, [r7]
 5927 000c 802B     		cmp	r3, #128
 5928 000e 08D1     		bne	.L226
1642:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 5929              		.loc 1 1642 9
 5930 0010 7B68     		ldr	r3, [r7, #4]
 5931 0012 0833     		adds	r3, r3, #8
 5932 0014 1B68     		ldr	r3, [r3]
 5933 0016 7A68     		ldr	r2, [r7, #4]
 5934 0018 0832     		adds	r2, r2, #8
 5935              		.loc 1 1642 35
 5936 001a 43F08003 		orr	r3, r3, #128
 5937 001e 1360     		str	r3, [r2]
1643:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
1644:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1645:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
1646:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* illegal parameters */        
1647:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1648:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 5938              		.loc 1 1648 1
 5939 0020 0AE0     		b	.L228
 5940              	.L226:
1643:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 5941              		.loc 1 1643 13
 5942 0022 3B68     		ldr	r3, [r7]
 5943 0024 002B     		cmp	r3, #0
 5944 0026 07D1     		bne	.L228
1644:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 135


 5945              		.loc 1 1644 9
 5946 0028 7B68     		ldr	r3, [r7, #4]
 5947 002a 0833     		adds	r3, r3, #8
 5948 002c 1B68     		ldr	r3, [r3]
 5949 002e 7A68     		ldr	r2, [r7, #4]
 5950 0030 0832     		adds	r2, r2, #8
1644:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
 5951              		.loc 1 1644 35
 5952 0032 23F08003 		bic	r3, r3, #128
 5953 0036 1360     		str	r3, [r2]
 5954              	.L228:
 5955              		.loc 1 1648 1
 5956 0038 00BF     		nop
 5957 003a 0C37     		adds	r7, r7, #12
 5958              	.LCFI324:
 5959              		.cfi_def_cfa_offset 4
 5960 003c BD46     		mov	sp, r7
 5961              	.LCFI325:
 5962              		.cfi_def_cfa_register 13
 5963              		@ sp needed
 5964 003e 80BC     		pop	{r7}
 5965              	.LCFI326:
 5966              		.cfi_restore 7
 5967              		.cfi_def_cfa_offset 0
 5968 0040 7047     		bx	lr
 5969              		.cfi_endproc
 5970              	.LFE110:
 5972              		.section	.text.timer_external_trigger_config,"ax",%progbits
 5973              		.align	1
 5974              		.global	timer_external_trigger_config
 5975              		.syntax unified
 5976              		.thumb
 5977              		.thumb_func
 5979              	timer_external_trigger_config:
 5980              	.LFB111:
1649:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1650:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1651:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER external trigger input
1652:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1653:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extprescaler:
1654:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1655:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1656:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1657:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1658:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1659:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  expolarity:
1660:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1661:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1662:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1663:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1664:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1665:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1666:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1667:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpolari
1668:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 5981              		.loc 1 1668 1
 5982              		.cfi_startproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 136


 5983              		@ args = 0, pretend = 0, frame = 16
 5984              		@ frame_needed = 1, uses_anonymous_args = 0
 5985              		@ link register save eliminated.
 5986 0000 80B4     		push	{r7}
 5987              	.LCFI327:
 5988              		.cfi_def_cfa_offset 4
 5989              		.cfi_offset 7, -4
 5990 0002 85B0     		sub	sp, sp, #20
 5991              	.LCFI328:
 5992              		.cfi_def_cfa_offset 24
 5993 0004 00AF     		add	r7, sp, #0
 5994              	.LCFI329:
 5995              		.cfi_def_cfa_register 7
 5996 0006 F860     		str	r0, [r7, #12]
 5997 0008 B960     		str	r1, [r7, #8]
 5998 000a 7A60     		str	r2, [r7, #4]
 5999 000c FB70     		strb	r3, [r7, #3]
1669:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 6000              		.loc 1 1669 5
 6001 000e FB68     		ldr	r3, [r7, #12]
 6002 0010 0833     		adds	r3, r3, #8
 6003 0012 1B68     		ldr	r3, [r3]
 6004 0014 FA68     		ldr	r2, [r7, #12]
 6005 0016 0832     		adds	r2, r2, #8
 6006              		.loc 1 1669 31
 6007 0018 23F43F43 		bic	r3, r3, #48896
 6008 001c 1360     		str	r3, [r2]
1670:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 6009              		.loc 1 1670 5
 6010 001e FB68     		ldr	r3, [r7, #12]
 6011 0020 0833     		adds	r3, r3, #8
 6012 0022 1A68     		ldr	r2, [r3]
 6013              		.loc 1 1670 58
 6014 0024 B968     		ldr	r1, [r7, #8]
 6015 0026 7B68     		ldr	r3, [r7, #4]
 6016 0028 0B43     		orrs	r3, r3, r1
 6017              		.loc 1 1670 5
 6018 002a F968     		ldr	r1, [r7, #12]
 6019 002c 0831     		adds	r1, r1, #8
 6020              		.loc 1 1670 31
 6021 002e 1343     		orrs	r3, r3, r2
 6022 0030 0B60     		str	r3, [r1]
1671:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 6023              		.loc 1 1671 5
 6024 0032 FB68     		ldr	r3, [r7, #12]
 6025 0034 0833     		adds	r3, r3, #8
 6026 0036 1A68     		ldr	r2, [r3]
 6027              		.loc 1 1671 55
 6028 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 6029              		.loc 1 1671 34
 6030 003a 1B02     		lsls	r3, r3, #8
 6031              		.loc 1 1671 5
 6032 003c F968     		ldr	r1, [r7, #12]
 6033 003e 0831     		adds	r1, r1, #8
 6034              		.loc 1 1671 31
 6035 0040 1343     		orrs	r3, r3, r2
 6036 0042 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 137


1672:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6037              		.loc 1 1672 1
 6038 0044 00BF     		nop
 6039 0046 1437     		adds	r7, r7, #20
 6040              	.LCFI330:
 6041              		.cfi_def_cfa_offset 4
 6042 0048 BD46     		mov	sp, r7
 6043              	.LCFI331:
 6044              		.cfi_def_cfa_register 13
 6045              		@ sp needed
 6046 004a 80BC     		pop	{r7}
 6047              	.LCFI332:
 6048              		.cfi_restore 7
 6049              		.cfi_def_cfa_offset 0
 6050 004c 7047     		bx	lr
 6051              		.cfi_endproc
 6052              	.LFE111:
 6054              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 6055              		.align	1
 6056              		.global	timer_quadrature_decoder_mode_config
 6057              		.syntax unified
 6058              		.thumb
 6059              		.thumb_func
 6061              	timer_quadrature_decoder_mode_config:
 6062              	.LFB112:
1673:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1674:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1675:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER quadrature decoder mode
1676:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1677:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  decomode:
1678:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1679:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1680:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1681:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_QUAD_DECODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges dependin
1682:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ic0polarity:
1683:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1684:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1685:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1686:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  ic1polarity:
1687:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1688:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1689:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1690:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1691:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1692:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1693:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode, uint16_t ic0pol
1694:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6063              		.loc 1 1694 1
 6064              		.cfi_startproc
 6065              		@ args = 0, pretend = 0, frame = 16
 6066              		@ frame_needed = 1, uses_anonymous_args = 0
 6067              		@ link register save eliminated.
 6068 0000 80B4     		push	{r7}
 6069              	.LCFI333:
 6070              		.cfi_def_cfa_offset 4
 6071              		.cfi_offset 7, -4
 6072 0002 85B0     		sub	sp, sp, #20
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 138


 6073              	.LCFI334:
 6074              		.cfi_def_cfa_offset 24
 6075 0004 00AF     		add	r7, sp, #0
 6076              	.LCFI335:
 6077              		.cfi_def_cfa_register 7
 6078 0006 F860     		str	r0, [r7, #12]
 6079 0008 B960     		str	r1, [r7, #8]
 6080 000a 1146     		mov	r1, r2
 6081 000c 1A46     		mov	r2, r3
 6082 000e 0B46     		mov	r3, r1	@ movhi
 6083 0010 FB80     		strh	r3, [r7, #6]	@ movhi
 6084 0012 1346     		mov	r3, r2	@ movhi
 6085 0014 BB80     		strh	r3, [r7, #4]	@ movhi
1695:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure the quadrature decoder mode */
1696:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 6086              		.loc 1 1696 5
 6087 0016 FB68     		ldr	r3, [r7, #12]
 6088 0018 0833     		adds	r3, r3, #8
 6089 001a 1B68     		ldr	r3, [r3]
 6090 001c FA68     		ldr	r2, [r7, #12]
 6091 001e 0832     		adds	r2, r2, #8
 6092              		.loc 1 1696 31
 6093 0020 23F00703 		bic	r3, r3, #7
 6094 0024 1360     		str	r3, [r2]
1697:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 6095              		.loc 1 1697 5
 6096 0026 FB68     		ldr	r3, [r7, #12]
 6097 0028 0833     		adds	r3, r3, #8
 6098 002a 1A68     		ldr	r2, [r3]
 6099 002c FB68     		ldr	r3, [r7, #12]
 6100 002e 0833     		adds	r3, r3, #8
 6101 0030 1946     		mov	r1, r3
 6102              		.loc 1 1697 31
 6103 0032 BB68     		ldr	r3, [r7, #8]
 6104 0034 1343     		orrs	r3, r3, r2
 6105 0036 0B60     		str	r3, [r1]
1698:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure input capture selection */
1699:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
 6106              		.loc 1 1699 5
 6107 0038 FB68     		ldr	r3, [r7, #12]
 6108 003a 1833     		adds	r3, r3, #24
 6109 003c 1B68     		ldr	r3, [r3]
 6110 003e FA68     		ldr	r2, [r7, #12]
 6111 0040 1832     		adds	r2, r2, #24
 6112              		.loc 1 1699 32
 6113 0042 23F44073 		bic	r3, r3, #768
 6114 0046 23F00303 		bic	r3, r3, #3
 6115 004a 1360     		str	r3, [r2]
1700:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 6116              		.loc 1 1700 5
 6117 004c FB68     		ldr	r3, [r7, #12]
 6118 004e 1833     		adds	r3, r3, #24
 6119 0050 1B68     		ldr	r3, [r3]
 6120 0052 FA68     		ldr	r2, [r7, #12]
 6121 0054 1832     		adds	r2, r2, #24
 6122              		.loc 1 1700 32
 6123 0056 43F48073 		orr	r3, r3, #256
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 139


 6124 005a 43F00103 		orr	r3, r3, #1
 6125 005e 1360     		str	r3, [r2]
1701:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure channel input capture polarity */
1702:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 6126              		.loc 1 1702 5
 6127 0060 FB68     		ldr	r3, [r7, #12]
 6128 0062 2033     		adds	r3, r3, #32
 6129 0064 1B68     		ldr	r3, [r3]
 6130 0066 FA68     		ldr	r2, [r7, #12]
 6131 0068 2032     		adds	r2, r2, #32
 6132              		.loc 1 1702 32
 6133 006a 23F00A03 		bic	r3, r3, #10
 6134 006e 1360     		str	r3, [r2]
1703:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 6135              		.loc 1 1703 5
 6136 0070 FB68     		ldr	r3, [r7, #12]
 6137 0072 2033     		adds	r3, r3, #32
 6138 0074 1B68     		ldr	r3, [r3]
 6139 0076 FA68     		ldr	r2, [r7, #12]
 6140 0078 2032     		adds	r2, r2, #32
 6141              		.loc 1 1703 32
 6142 007a 23F0A003 		bic	r3, r3, #160
 6143 007e 1360     		str	r3, [r2]
1704:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 6144              		.loc 1 1704 5
 6145 0080 FB68     		ldr	r3, [r7, #12]
 6146 0082 2033     		adds	r3, r3, #32
 6147 0084 1A68     		ldr	r2, [r3]
 6148              		.loc 1 1704 36
 6149 0086 F988     		ldrh	r1, [r7, #6]
 6150              		.loc 1 1704 61
 6151 0088 BB88     		ldrh	r3, [r7, #4]
 6152              		.loc 1 1704 83
 6153 008a 1B01     		lsls	r3, r3, #4
 6154              		.loc 1 1704 58
 6155 008c 0B43     		orrs	r3, r3, r1
 6156              		.loc 1 1704 5
 6157 008e F968     		ldr	r1, [r7, #12]
 6158 0090 2031     		adds	r1, r1, #32
 6159              		.loc 1 1704 32
 6160 0092 1343     		orrs	r3, r3, r2
 6161 0094 0B60     		str	r3, [r1]
1705:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6162              		.loc 1 1705 1
 6163 0096 00BF     		nop
 6164 0098 1437     		adds	r7, r7, #20
 6165              	.LCFI336:
 6166              		.cfi_def_cfa_offset 4
 6167 009a BD46     		mov	sp, r7
 6168              	.LCFI337:
 6169              		.cfi_def_cfa_register 13
 6170              		@ sp needed
 6171 009c 80BC     		pop	{r7}
 6172              	.LCFI338:
 6173              		.cfi_restore 7
 6174              		.cfi_def_cfa_offset 0
 6175 009e 7047     		bx	lr
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 140


 6176              		.cfi_endproc
 6177              	.LFE112:
 6179              		.section	.text.timer_internal_clock_config,"ax",%progbits
 6180              		.align	1
 6181              		.global	timer_internal_clock_config
 6182              		.syntax unified
 6183              		.thumb
 6184              		.thumb_func
 6186              	timer_internal_clock_config:
 6187              	.LFB113:
1706:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1707:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1708:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER internal clock mode
1709:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1710:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1711:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1712:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1713:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1714:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6188              		.loc 1 1714 1
 6189              		.cfi_startproc
 6190              		@ args = 0, pretend = 0, frame = 8
 6191              		@ frame_needed = 1, uses_anonymous_args = 0
 6192              		@ link register save eliminated.
 6193 0000 80B4     		push	{r7}
 6194              	.LCFI339:
 6195              		.cfi_def_cfa_offset 4
 6196              		.cfi_offset 7, -4
 6197 0002 83B0     		sub	sp, sp, #12
 6198              	.LCFI340:
 6199              		.cfi_def_cfa_offset 16
 6200 0004 00AF     		add	r7, sp, #0
 6201              	.LCFI341:
 6202              		.cfi_def_cfa_register 7
 6203 0006 7860     		str	r0, [r7, #4]
1715:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 6204              		.loc 1 1715 5
 6205 0008 7B68     		ldr	r3, [r7, #4]
 6206 000a 0833     		adds	r3, r3, #8
 6207 000c 1B68     		ldr	r3, [r3]
 6208 000e 7A68     		ldr	r2, [r7, #4]
 6209 0010 0832     		adds	r2, r2, #8
 6210              		.loc 1 1715 31
 6211 0012 23F00703 		bic	r3, r3, #7
 6212 0016 1360     		str	r3, [r2]
1716:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6213              		.loc 1 1716 1
 6214 0018 00BF     		nop
 6215 001a 0C37     		adds	r7, r7, #12
 6216              	.LCFI342:
 6217              		.cfi_def_cfa_offset 4
 6218 001c BD46     		mov	sp, r7
 6219              	.LCFI343:
 6220              		.cfi_def_cfa_register 13
 6221              		@ sp needed
 6222 001e 80BC     		pop	{r7}
 6223              	.LCFI344:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 141


 6224              		.cfi_restore 7
 6225              		.cfi_def_cfa_offset 0
 6226 0020 7047     		bx	lr
 6227              		.cfi_endproc
 6228              	.LFE113:
 6230              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 6231              		.align	1
 6232              		.global	timer_internal_trigger_as_external_clock_config
 6233              		.syntax unified
 6234              		.thumb
 6235              		.thumb_func
 6237              	timer_internal_trigger_as_external_clock_config:
 6238              	.LFB114:
1717:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1718:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1719:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1720:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1721:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  intrigger: 
1722:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1723:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1724:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1725:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1726:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1727:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1728:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1729:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1730:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1731:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6239              		.loc 1 1731 1
 6240              		.cfi_startproc
 6241              		@ args = 0, pretend = 0, frame = 8
 6242              		@ frame_needed = 1, uses_anonymous_args = 0
 6243 0000 80B5     		push	{r7, lr}
 6244              	.LCFI345:
 6245              		.cfi_def_cfa_offset 8
 6246              		.cfi_offset 7, -8
 6247              		.cfi_offset 14, -4
 6248 0002 82B0     		sub	sp, sp, #8
 6249              	.LCFI346:
 6250              		.cfi_def_cfa_offset 16
 6251 0004 00AF     		add	r7, sp, #0
 6252              	.LCFI347:
 6253              		.cfi_def_cfa_register 7
 6254 0006 7860     		str	r0, [r7, #4]
 6255 0008 3960     		str	r1, [r7]
1732:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     timer_input_trigger_source_select(timer_periph,intrigger);
 6256              		.loc 1 1732 5
 6257 000a 3968     		ldr	r1, [r7]
 6258 000c 7868     		ldr	r0, [r7, #4]
 6259 000e FFF7FEFF 		bl	timer_input_trigger_source_select
1733:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 6260              		.loc 1 1733 5
 6261 0012 7B68     		ldr	r3, [r7, #4]
 6262 0014 0833     		adds	r3, r3, #8
 6263 0016 1B68     		ldr	r3, [r3]
 6264 0018 7A68     		ldr	r2, [r7, #4]
 6265 001a 0832     		adds	r2, r2, #8
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 142


 6266              		.loc 1 1733 31
 6267 001c 23F00703 		bic	r3, r3, #7
 6268 0020 1360     		str	r3, [r2]
1734:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 6269              		.loc 1 1734 5
 6270 0022 7B68     		ldr	r3, [r7, #4]
 6271 0024 0833     		adds	r3, r3, #8
 6272 0026 1B68     		ldr	r3, [r3]
 6273 0028 7A68     		ldr	r2, [r7, #4]
 6274 002a 0832     		adds	r2, r2, #8
 6275              		.loc 1 1734 31
 6276 002c 43F00703 		orr	r3, r3, #7
 6277 0030 1360     		str	r3, [r2]
1735:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6278              		.loc 1 1735 1
 6279 0032 00BF     		nop
 6280 0034 0837     		adds	r7, r7, #8
 6281              	.LCFI348:
 6282              		.cfi_def_cfa_offset 8
 6283 0036 BD46     		mov	sp, r7
 6284              	.LCFI349:
 6285              		.cfi_def_cfa_register 13
 6286              		@ sp needed
 6287 0038 80BD     		pop	{r7, pc}
 6288              		.cfi_endproc
 6289              	.LFE114:
 6291              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 6292              		.align	1
 6293              		.global	timer_external_trigger_as_external_clock_config
 6294              		.syntax unified
 6295              		.thumb
 6296              		.thumb_func
 6298              	timer_external_trigger_as_external_clock_config:
 6299              	.LFB115:
1736:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1737:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1738:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1739:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1740:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extrigger:
1741:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1742:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1743:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1744:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1745:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  expolarity:
1746:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1747:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1748:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1749:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1750:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1751:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1752:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1753:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger, uin
1754:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6300              		.loc 1 1754 1
 6301              		.cfi_startproc
 6302              		@ args = 0, pretend = 0, frame = 16
 6303              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 143


 6304 0000 80B5     		push	{r7, lr}
 6305              	.LCFI350:
 6306              		.cfi_def_cfa_offset 8
 6307              		.cfi_offset 7, -8
 6308              		.cfi_offset 14, -4
 6309 0002 84B0     		sub	sp, sp, #16
 6310              	.LCFI351:
 6311              		.cfi_def_cfa_offset 24
 6312 0004 00AF     		add	r7, sp, #0
 6313              	.LCFI352:
 6314              		.cfi_def_cfa_register 7
 6315 0006 F860     		str	r0, [r7, #12]
 6316 0008 B960     		str	r1, [r7, #8]
 6317 000a 1146     		mov	r1, r2
 6318 000c 1A46     		mov	r2, r3
 6319 000e 0B46     		mov	r3, r1	@ movhi
 6320 0010 FB80     		strh	r3, [r7, #6]	@ movhi
 6321 0012 1346     		mov	r3, r2
 6322 0014 7B71     		strb	r3, [r7, #5]
1755:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 6323              		.loc 1 1755 7
 6324 0016 BB68     		ldr	r3, [r7, #8]
 6325 0018 602B     		cmp	r3, #96
 6326 001a 42D1     		bne	.L234
1756:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1EN bit */
1757:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 6327              		.loc 1 1757 9
 6328 001c FB68     		ldr	r3, [r7, #12]
 6329 001e 2033     		adds	r3, r3, #32
 6330 0020 1B68     		ldr	r3, [r3]
 6331 0022 FA68     		ldr	r2, [r7, #12]
 6332 0024 2032     		adds	r2, r2, #32
 6333              		.loc 1 1757 36
 6334 0026 23F01003 		bic	r3, r3, #16
 6335 002a 1360     		str	r3, [r2]
1758:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1NP bit */
1759:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 6336              		.loc 1 1759 9
 6337 002c FB68     		ldr	r3, [r7, #12]
 6338 002e 2033     		adds	r3, r3, #32
 6339 0030 1B68     		ldr	r3, [r3]
 6340 0032 FA68     		ldr	r2, [r7, #12]
 6341 0034 2032     		adds	r2, r2, #32
 6342              		.loc 1 1759 36
 6343 0036 23F0A003 		bic	r3, r3, #160
 6344 003a 1360     		str	r3, [r2]
1760:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1NP bit */
1761:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
 6345              		.loc 1 1761 9
 6346 003c FB68     		ldr	r3, [r7, #12]
 6347 003e 2033     		adds	r3, r3, #32
 6348 0040 1A68     		ldr	r2, [r3]
 6349              		.loc 1 1761 50
 6350 0042 FB88     		ldrh	r3, [r7, #6]
 6351              		.loc 1 1761 39
 6352 0044 1B01     		lsls	r3, r3, #4
 6353              		.loc 1 1761 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 144


 6354 0046 F968     		ldr	r1, [r7, #12]
 6355 0048 2031     		adds	r1, r1, #32
 6356              		.loc 1 1761 36
 6357 004a 1343     		orrs	r3, r3, r2
 6358 004c 0B60     		str	r3, [r1]
1762:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1MS bit */
1763:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 6359              		.loc 1 1763 9
 6360 004e FB68     		ldr	r3, [r7, #12]
 6361 0050 1833     		adds	r3, r3, #24
 6362 0052 1B68     		ldr	r3, [r3]
 6363 0054 FA68     		ldr	r2, [r7, #12]
 6364 0056 1832     		adds	r2, r2, #24
 6365              		.loc 1 1763 36
 6366 0058 23F44073 		bic	r3, r3, #768
 6367 005c 1360     		str	r3, [r2]
1764:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1MS bit */
1765:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI<< 8U);
 6368              		.loc 1 1765 9
 6369 005e FB68     		ldr	r3, [r7, #12]
 6370 0060 1833     		adds	r3, r3, #24
 6371 0062 1B68     		ldr	r3, [r3]
 6372 0064 FA68     		ldr	r2, [r7, #12]
 6373 0066 1832     		adds	r2, r2, #24
 6374              		.loc 1 1765 36
 6375 0068 43F48073 		orr	r3, r3, #256
 6376 006c 1360     		str	r3, [r2]
1766:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH1CAPFLT bit */
1767:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 6377              		.loc 1 1767 9
 6378 006e FB68     		ldr	r3, [r7, #12]
 6379 0070 1833     		adds	r3, r3, #24
 6380 0072 1B68     		ldr	r3, [r3]
 6381 0074 FA68     		ldr	r2, [r7, #12]
 6382 0076 1832     		adds	r2, r2, #24
 6383              		.loc 1 1767 36
 6384 0078 23F47043 		bic	r3, r3, #61440
 6385 007c 1360     		str	r3, [r2]
1768:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1CAPFLT bit */
1769:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
 6386              		.loc 1 1769 9
 6387 007e FB68     		ldr	r3, [r7, #12]
 6388 0080 1833     		adds	r3, r3, #24
 6389 0082 1A68     		ldr	r2, [r3]
 6390              		.loc 1 1769 60
 6391 0084 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 6392              		.loc 1 1769 39
 6393 0086 1B03     		lsls	r3, r3, #12
 6394              		.loc 1 1769 9
 6395 0088 F968     		ldr	r1, [r7, #12]
 6396 008a 1831     		adds	r1, r1, #24
 6397              		.loc 1 1769 36
 6398 008c 1343     		orrs	r3, r3, r2
 6399 008e 0B60     		str	r3, [r1]
1770:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH1EN bit */
1771:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 6400              		.loc 1 1771 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 145


 6401 0090 FB68     		ldr	r3, [r7, #12]
 6402 0092 2033     		adds	r3, r3, #32
 6403 0094 1B68     		ldr	r3, [r3]
 6404 0096 FA68     		ldr	r2, [r7, #12]
 6405 0098 2032     		adds	r2, r2, #32
 6406              		.loc 1 1771 36
 6407 009a 43F01003 		orr	r3, r3, #16
 6408 009e 1360     		str	r3, [r2]
 6409 00a0 40E0     		b	.L235
 6410              	.L234:
1772:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
1773:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0EN bit */
1774:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 6411              		.loc 1 1774 9
 6412 00a2 FB68     		ldr	r3, [r7, #12]
 6413 00a4 2033     		adds	r3, r3, #32
 6414 00a6 1B68     		ldr	r3, [r3]
 6415 00a8 FA68     		ldr	r2, [r7, #12]
 6416 00aa 2032     		adds	r2, r2, #32
 6417              		.loc 1 1774 36
 6418 00ac 23F00103 		bic	r3, r3, #1
 6419 00b0 1360     		str	r3, [r2]
1775:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1776:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 6420              		.loc 1 1776 9
 6421 00b2 FB68     		ldr	r3, [r7, #12]
 6422 00b4 2033     		adds	r3, r3, #32
 6423 00b6 1B68     		ldr	r3, [r3]
 6424 00b8 FA68     		ldr	r2, [r7, #12]
 6425 00ba 2032     		adds	r2, r2, #32
 6426              		.loc 1 1776 36
 6427 00bc 23F00A03 		bic	r3, r3, #10
 6428 00c0 1360     		str	r3, [r2]
1777:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0P and CH0NP bits */
1778:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 6429              		.loc 1 1778 9
 6430 00c2 FB68     		ldr	r3, [r7, #12]
 6431 00c4 2033     		adds	r3, r3, #32
 6432 00c6 1A68     		ldr	r2, [r3]
 6433              		.loc 1 1778 39
 6434 00c8 FB88     		ldrh	r3, [r7, #6]
 6435              		.loc 1 1778 9
 6436 00ca F968     		ldr	r1, [r7, #12]
 6437 00cc 2031     		adds	r1, r1, #32
 6438              		.loc 1 1778 36
 6439 00ce 1343     		orrs	r3, r3, r2
 6440 00d0 0B60     		str	r3, [r1]
1779:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0MS bit */
1780:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 6441              		.loc 1 1780 9
 6442 00d2 FB68     		ldr	r3, [r7, #12]
 6443 00d4 1833     		adds	r3, r3, #24
 6444 00d6 1B68     		ldr	r3, [r3]
 6445 00d8 FA68     		ldr	r2, [r7, #12]
 6446 00da 1832     		adds	r2, r2, #24
 6447              		.loc 1 1780 36
 6448 00dc 23F00303 		bic	r3, r3, #3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 146


 6449 00e0 1360     		str	r3, [r2]
1781:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0MS bit */
1782:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 6450              		.loc 1 1782 9
 6451 00e2 FB68     		ldr	r3, [r7, #12]
 6452 00e4 1833     		adds	r3, r3, #24
 6453 00e6 1B68     		ldr	r3, [r3]
 6454 00e8 FA68     		ldr	r2, [r7, #12]
 6455 00ea 1832     		adds	r2, r2, #24
 6456              		.loc 1 1782 36
 6457 00ec 43F00103 		orr	r3, r3, #1
 6458 00f0 1360     		str	r3, [r2]
1783:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1784:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 6459              		.loc 1 1784 9
 6460 00f2 FB68     		ldr	r3, [r7, #12]
 6461 00f4 1833     		adds	r3, r3, #24
 6462 00f6 1B68     		ldr	r3, [r3]
 6463 00f8 FA68     		ldr	r2, [r7, #12]
 6464 00fa 1832     		adds	r2, r2, #24
 6465              		.loc 1 1784 36
 6466 00fc 23F0F003 		bic	r3, r3, #240
 6467 0100 1360     		str	r3, [r2]
1785:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* reset the CH0CAPFLT bit */
1786:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 6468              		.loc 1 1786 9
 6469 0102 FB68     		ldr	r3, [r7, #12]
 6470 0104 1833     		adds	r3, r3, #24
 6471 0106 1A68     		ldr	r2, [r3]
 6472              		.loc 1 1786 60
 6473 0108 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 6474              		.loc 1 1786 39
 6475 010a 1B01     		lsls	r3, r3, #4
 6476              		.loc 1 1786 9
 6477 010c F968     		ldr	r1, [r7, #12]
 6478 010e 1831     		adds	r1, r1, #24
 6479              		.loc 1 1786 36
 6480 0110 1343     		orrs	r3, r3, r2
 6481 0112 0B60     		str	r3, [r1]
1787:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         /* set the CH0EN bit */
1788:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 6482              		.loc 1 1788 9
 6483 0114 FB68     		ldr	r3, [r7, #12]
 6484 0116 2033     		adds	r3, r3, #32
 6485 0118 1B68     		ldr	r3, [r3]
 6486 011a FA68     		ldr	r2, [r7, #12]
 6487 011c 2032     		adds	r2, r2, #32
 6488              		.loc 1 1788 36
 6489 011e 43F00103 		orr	r3, r3, #1
 6490 0122 1360     		str	r3, [r2]
 6491              	.L235:
1789:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1790:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* select TIMER input trigger source */
1791:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     timer_input_trigger_source_select(timer_periph,extrigger);
 6492              		.loc 1 1791 5
 6493 0124 B968     		ldr	r1, [r7, #8]
 6494 0126 F868     		ldr	r0, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 147


 6495 0128 FFF7FEFF 		bl	timer_input_trigger_source_select
1792:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* reset the SMC bit */
1793:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 6496              		.loc 1 1793 5
 6497 012c FB68     		ldr	r3, [r7, #12]
 6498 012e 0833     		adds	r3, r3, #8
 6499 0130 1B68     		ldr	r3, [r3]
 6500 0132 FA68     		ldr	r2, [r7, #12]
 6501 0134 0832     		adds	r2, r2, #8
 6502              		.loc 1 1793 31
 6503 0136 23F00703 		bic	r3, r3, #7
 6504 013a 1360     		str	r3, [r2]
1794:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* set the SMC bit */
1795:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 6505              		.loc 1 1795 5
 6506 013c FB68     		ldr	r3, [r7, #12]
 6507 013e 0833     		adds	r3, r3, #8
 6508 0140 1B68     		ldr	r3, [r3]
 6509 0142 FA68     		ldr	r2, [r7, #12]
 6510 0144 0832     		adds	r2, r2, #8
 6511              		.loc 1 1795 31
 6512 0146 43F00703 		orr	r3, r3, #7
 6513 014a 1360     		str	r3, [r2]
1796:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6514              		.loc 1 1796 1
 6515 014c 00BF     		nop
 6516 014e 1037     		adds	r7, r7, #16
 6517              	.LCFI353:
 6518              		.cfi_def_cfa_offset 8
 6519 0150 BD46     		mov	sp, r7
 6520              	.LCFI354:
 6521              		.cfi_def_cfa_register 13
 6522              		@ sp needed
 6523 0152 80BD     		pop	{r7, pc}
 6524              		.cfi_endproc
 6525              	.LFE115:
 6527              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 6528              		.align	1
 6529              		.global	timer_external_clock_mode0_config
 6530              		.syntax unified
 6531              		.thumb
 6532              		.thumb_func
 6534              	timer_external_clock_mode0_config:
 6535              	.LFB116:
1797:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1798:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1799:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER the external clock mode0
1800:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1801:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extprescaler:
1802:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1803:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1804:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1805:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1806:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1807:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  expolarity:
1808:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1809:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 148


1810:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1811:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1812:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1813:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1814:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1815:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1816:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6536              		.loc 1 1816 1
 6537              		.cfi_startproc
 6538              		@ args = 0, pretend = 0, frame = 16
 6539              		@ frame_needed = 1, uses_anonymous_args = 0
 6540 0000 80B5     		push	{r7, lr}
 6541              	.LCFI355:
 6542              		.cfi_def_cfa_offset 8
 6543              		.cfi_offset 7, -8
 6544              		.cfi_offset 14, -4
 6545 0002 84B0     		sub	sp, sp, #16
 6546              	.LCFI356:
 6547              		.cfi_def_cfa_offset 24
 6548 0004 00AF     		add	r7, sp, #0
 6549              	.LCFI357:
 6550              		.cfi_def_cfa_register 7
 6551 0006 F860     		str	r0, [r7, #12]
 6552 0008 B960     		str	r1, [r7, #8]
 6553 000a 7A60     		str	r2, [r7, #4]
 6554 000c FB70     		strb	r3, [r7, #3]
1817:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER external trigger input */
1818:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 6555              		.loc 1 1818 5
 6556 000e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 6557 0010 7A68     		ldr	r2, [r7, #4]
 6558 0012 B968     		ldr	r1, [r7, #8]
 6559 0014 F868     		ldr	r0, [r7, #12]
 6560 0016 FFF7FEFF 		bl	timer_external_trigger_config
1819:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* reset the SMC bit,TRGS bit */
1820:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 6561              		.loc 1 1820 5
 6562 001a FB68     		ldr	r3, [r7, #12]
 6563 001c 0833     		adds	r3, r3, #8
 6564 001e 1B68     		ldr	r3, [r3]
 6565 0020 FA68     		ldr	r2, [r7, #12]
 6566 0022 0832     		adds	r2, r2, #8
 6567              		.loc 1 1820 31
 6568 0024 23F07703 		bic	r3, r3, #119
 6569 0028 1360     		str	r3, [r2]
1821:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* set the SMC bit,TRGS bit */
1822:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 6570              		.loc 1 1822 5
 6571 002a FB68     		ldr	r3, [r7, #12]
 6572 002c 0833     		adds	r3, r3, #8
 6573 002e 1B68     		ldr	r3, [r3]
 6574 0030 FA68     		ldr	r2, [r7, #12]
 6575 0032 0832     		adds	r2, r2, #8
 6576              		.loc 1 1822 31
 6577 0034 43F07703 		orr	r3, r3, #119
 6578 0038 1360     		str	r3, [r2]
1823:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 149


 6579              		.loc 1 1823 1
 6580 003a 00BF     		nop
 6581 003c 1037     		adds	r7, r7, #16
 6582              	.LCFI358:
 6583              		.cfi_def_cfa_offset 8
 6584 003e BD46     		mov	sp, r7
 6585              	.LCFI359:
 6586              		.cfi_def_cfa_register 13
 6587              		@ sp needed
 6588 0040 80BD     		pop	{r7, pc}
 6589              		.cfi_endproc
 6590              	.LFE116:
 6592              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 6593              		.align	1
 6594              		.global	timer_external_clock_mode1_config
 6595              		.syntax unified
 6596              		.thumb
 6597              		.thumb_func
 6599              	timer_external_clock_mode1_config:
 6600              	.LFB117:
1824:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1825:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1826:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      configure TIMER the external clock mode1
1827:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1828:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extprescaler:
1829:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1830:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1831:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1832:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1833:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1834:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extpolarity:
1835:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:  
1836:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1837:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1838:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1839:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1840:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1841:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1842:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1843:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6601              		.loc 1 1843 1
 6602              		.cfi_startproc
 6603              		@ args = 0, pretend = 0, frame = 16
 6604              		@ frame_needed = 1, uses_anonymous_args = 0
 6605 0000 80B5     		push	{r7, lr}
 6606              	.LCFI360:
 6607              		.cfi_def_cfa_offset 8
 6608              		.cfi_offset 7, -8
 6609              		.cfi_offset 14, -4
 6610 0002 84B0     		sub	sp, sp, #16
 6611              	.LCFI361:
 6612              		.cfi_def_cfa_offset 24
 6613 0004 00AF     		add	r7, sp, #0
 6614              	.LCFI362:
 6615              		.cfi_def_cfa_register 7
 6616 0006 F860     		str	r0, [r7, #12]
 6617 0008 B960     		str	r1, [r7, #8]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 150


 6618 000a 7A60     		str	r2, [r7, #4]
 6619 000c FB70     		strb	r3, [r7, #3]
1844:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     /* configure TIMER external trigger input */
1845:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 6620              		.loc 1 1845 5
 6621 000e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 6622 0010 7A68     		ldr	r2, [r7, #4]
 6623 0012 B968     		ldr	r1, [r7, #8]
 6624 0014 F868     		ldr	r0, [r7, #12]
 6625 0016 FFF7FEFF 		bl	timer_external_trigger_config
1846:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 6626              		.loc 1 1846 5
 6627 001a FB68     		ldr	r3, [r7, #12]
 6628 001c 0833     		adds	r3, r3, #8
 6629 001e 1B68     		ldr	r3, [r3]
 6630 0020 FA68     		ldr	r2, [r7, #12]
 6631 0022 0832     		adds	r2, r2, #8
 6632              		.loc 1 1846 31
 6633 0024 43F48043 		orr	r3, r3, #16384
 6634 0028 1360     		str	r3, [r2]
1847:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6635              		.loc 1 1847 1
 6636 002a 00BF     		nop
 6637 002c 1037     		adds	r7, r7, #16
 6638              	.LCFI363:
 6639              		.cfi_def_cfa_offset 8
 6640 002e BD46     		mov	sp, r7
 6641              	.LCFI364:
 6642              		.cfi_def_cfa_register 13
 6643              		@ sp needed
 6644 0030 80BD     		pop	{r7, pc}
 6645              		.cfi_endproc
 6646              	.LFE117:
 6648              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 6649              		.align	1
 6650              		.global	timer_external_clock_mode1_disable
 6651              		.syntax unified
 6652              		.thumb
 6653              		.thumb_func
 6655              	timer_external_clock_mode1_disable:
 6656              	.LFB118:
1848:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1849:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1850:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      disable TIMER the external clock mode1
1851:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1852:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1853:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1854:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1855:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1856:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6657              		.loc 1 1856 1
 6658              		.cfi_startproc
 6659              		@ args = 0, pretend = 0, frame = 8
 6660              		@ frame_needed = 1, uses_anonymous_args = 0
 6661              		@ link register save eliminated.
 6662 0000 80B4     		push	{r7}
 6663              	.LCFI365:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 151


 6664              		.cfi_def_cfa_offset 4
 6665              		.cfi_offset 7, -4
 6666 0002 83B0     		sub	sp, sp, #12
 6667              	.LCFI366:
 6668              		.cfi_def_cfa_offset 16
 6669 0004 00AF     		add	r7, sp, #0
 6670              	.LCFI367:
 6671              		.cfi_def_cfa_register 7
 6672 0006 7860     		str	r0, [r7, #4]
1857:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 6673              		.loc 1 1857 5
 6674 0008 7B68     		ldr	r3, [r7, #4]
 6675 000a 0833     		adds	r3, r3, #8
 6676 000c 1B68     		ldr	r3, [r3]
 6677 000e 7A68     		ldr	r2, [r7, #4]
 6678 0010 0832     		adds	r2, r2, #8
 6679              		.loc 1 1857 31
 6680 0012 23F48043 		bic	r3, r3, #16384
 6681 0016 1360     		str	r3, [r2]
1858:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6682              		.loc 1 1858 1
 6683 0018 00BF     		nop
 6684 001a 0C37     		adds	r7, r7, #12
 6685              	.LCFI368:
 6686              		.cfi_def_cfa_offset 4
 6687 001c BD46     		mov	sp, r7
 6688              	.LCFI369:
 6689              		.cfi_def_cfa_register 13
 6690              		@ sp needed
 6691 001e 80BC     		pop	{r7}
 6692              	.LCFI370:
 6693              		.cfi_restore 7
 6694              		.cfi_def_cfa_offset 0
 6695 0020 7047     		bx	lr
 6696              		.cfi_endproc
 6697              	.LFE118:
 6699              		.section	.text.timer_interrupt_enable,"ax",%progbits
 6700              		.align	1
 6701              		.global	timer_interrupt_enable
 6702              		.syntax unified
 6703              		.thumb
 6704              		.thumb_func
 6706              	timer_interrupt_enable:
 6707              	.LFB119:
1859:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1860:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1861:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      enable the TIMER interrupt
1862:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters 
1863:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  interrupt: timer interrupt enable source
1864:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1865:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
1866:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
1867:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
1868:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
1869:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
1870:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
1871:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 152


1872:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
1873:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1874:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1875:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1876:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1877:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6708              		.loc 1 1877 1
 6709              		.cfi_startproc
 6710              		@ args = 0, pretend = 0, frame = 8
 6711              		@ frame_needed = 1, uses_anonymous_args = 0
 6712              		@ link register save eliminated.
 6713 0000 80B4     		push	{r7}
 6714              	.LCFI371:
 6715              		.cfi_def_cfa_offset 4
 6716              		.cfi_offset 7, -4
 6717 0002 83B0     		sub	sp, sp, #12
 6718              	.LCFI372:
 6719              		.cfi_def_cfa_offset 16
 6720 0004 00AF     		add	r7, sp, #0
 6721              	.LCFI373:
 6722              		.cfi_def_cfa_register 7
 6723 0006 7860     		str	r0, [r7, #4]
 6724 0008 3960     		str	r1, [r7]
1878:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 6725              		.loc 1 1878 5
 6726 000a 7B68     		ldr	r3, [r7, #4]
 6727 000c 0C33     		adds	r3, r3, #12
 6728 000e 1A68     		ldr	r2, [r3]
 6729 0010 7B68     		ldr	r3, [r7, #4]
 6730 0012 0C33     		adds	r3, r3, #12
 6731 0014 1946     		mov	r1, r3
 6732              		.loc 1 1878 34
 6733 0016 3B68     		ldr	r3, [r7]
 6734 0018 1343     		orrs	r3, r3, r2
 6735 001a 0B60     		str	r3, [r1]
1879:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6736              		.loc 1 1879 1
 6737 001c 00BF     		nop
 6738 001e 0C37     		adds	r7, r7, #12
 6739              	.LCFI374:
 6740              		.cfi_def_cfa_offset 4
 6741 0020 BD46     		mov	sp, r7
 6742              	.LCFI375:
 6743              		.cfi_def_cfa_register 13
 6744              		@ sp needed
 6745 0022 80BC     		pop	{r7}
 6746              	.LCFI376:
 6747              		.cfi_restore 7
 6748              		.cfi_def_cfa_offset 0
 6749 0024 7047     		bx	lr
 6750              		.cfi_endproc
 6751              	.LFE119:
 6753              		.section	.text.timer_interrupt_disable,"ax",%progbits
 6754              		.align	1
 6755              		.global	timer_interrupt_disable
 6756              		.syntax unified
 6757              		.thumb
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 153


 6758              		.thumb_func
 6760              	timer_interrupt_disable:
 6761              	.LFB120:
1880:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1881:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1882:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      disable the TIMER interrupt
1883:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1884:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  interrupt: timer interrupt source disable
1885:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1886:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0..13)
1887:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0..4,7..13)
1888:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0..4,7,8,11)
1889:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0..4,7)
1890:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0..4,7)
1891:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,7)
1892:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0..4,7,8,11)
1893:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,7)
1894:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1895:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1896:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1897:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
1898:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6762              		.loc 1 1898 1
 6763              		.cfi_startproc
 6764              		@ args = 0, pretend = 0, frame = 8
 6765              		@ frame_needed = 1, uses_anonymous_args = 0
 6766              		@ link register save eliminated.
 6767 0000 80B4     		push	{r7}
 6768              	.LCFI377:
 6769              		.cfi_def_cfa_offset 4
 6770              		.cfi_offset 7, -4
 6771 0002 83B0     		sub	sp, sp, #12
 6772              	.LCFI378:
 6773              		.cfi_def_cfa_offset 16
 6774 0004 00AF     		add	r7, sp, #0
 6775              	.LCFI379:
 6776              		.cfi_def_cfa_register 7
 6777 0006 7860     		str	r0, [r7, #4]
 6778 0008 3960     		str	r1, [r7]
1899:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 6779              		.loc 1 1899 5
 6780 000a 7B68     		ldr	r3, [r7, #4]
 6781 000c 0C33     		adds	r3, r3, #12
 6782 000e 1A68     		ldr	r2, [r3]
 6783              		.loc 1 1899 38
 6784 0010 3B68     		ldr	r3, [r7]
 6785 0012 DB43     		mvns	r3, r3
 6786              		.loc 1 1899 5
 6787 0014 7968     		ldr	r1, [r7, #4]
 6788 0016 0C31     		adds	r1, r1, #12
 6789              		.loc 1 1899 34
 6790 0018 1340     		ands	r3, r3, r2
 6791 001a 0B60     		str	r3, [r1]
1900:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6792              		.loc 1 1900 1
 6793 001c 00BF     		nop
 6794 001e 0C37     		adds	r7, r7, #12
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 154


 6795              	.LCFI380:
 6796              		.cfi_def_cfa_offset 4
 6797 0020 BD46     		mov	sp, r7
 6798              	.LCFI381:
 6799              		.cfi_def_cfa_register 13
 6800              		@ sp needed
 6801 0022 80BC     		pop	{r7}
 6802              	.LCFI382:
 6803              		.cfi_restore 7
 6804              		.cfi_def_cfa_offset 0
 6805 0024 7047     		bx	lr
 6806              		.cfi_endproc
 6807              	.LFE120:
 6809              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 6810              		.align	1
 6811              		.global	timer_interrupt_flag_get
 6812              		.syntax unified
 6813              		.thumb
 6814              		.thumb_func
 6816              	timer_interrupt_flag_get:
 6817              	.LFB121:
1901:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1902:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1903:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      get timer interrupt flag
1904:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1905:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1906:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1907:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
1908:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
1909:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
1910:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
1911:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
1912:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
1913:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
1914:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
1915:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1916:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     FlagStatus: SET or RESET
1917:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1918:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
1919:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6818              		.loc 1 1919 1
 6819              		.cfi_startproc
 6820              		@ args = 0, pretend = 0, frame = 16
 6821              		@ frame_needed = 1, uses_anonymous_args = 0
 6822              		@ link register save eliminated.
 6823 0000 80B4     		push	{r7}
 6824              	.LCFI383:
 6825              		.cfi_def_cfa_offset 4
 6826              		.cfi_offset 7, -4
 6827 0002 85B0     		sub	sp, sp, #20
 6828              	.LCFI384:
 6829              		.cfi_def_cfa_offset 24
 6830 0004 00AF     		add	r7, sp, #0
 6831              	.LCFI385:
 6832              		.cfi_def_cfa_register 7
 6833 0006 7860     		str	r0, [r7, #4]
 6834 0008 3960     		str	r1, [r7]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 155


1920:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     uint32_t val;
1921:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 6835              		.loc 1 1921 12
 6836 000a 7B68     		ldr	r3, [r7, #4]
 6837 000c 0C33     		adds	r3, r3, #12
 6838 000e 1B68     		ldr	r3, [r3]
 6839              		.loc 1 1921 9
 6840 0010 3A68     		ldr	r2, [r7]
 6841 0012 1340     		ands	r3, r3, r2
 6842 0014 FB60     		str	r3, [r7, #12]
1922:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt) ) && (RESET != val)){
 6843              		.loc 1 1922 19
 6844 0016 7B68     		ldr	r3, [r7, #4]
 6845 0018 1033     		adds	r3, r3, #16
 6846 001a 1A68     		ldr	r2, [r3]
 6847              		.loc 1 1922 44
 6848 001c 3B68     		ldr	r3, [r7]
 6849 001e 1340     		ands	r3, r3, r2
 6850              		.loc 1 1922 7
 6851 0020 002B     		cmp	r3, #0
 6852 0022 04D0     		beq	.L242
 6853              		.loc 1 1922 59 discriminator 1
 6854 0024 FB68     		ldr	r3, [r7, #12]
 6855 0026 002B     		cmp	r3, #0
 6856 0028 01D0     		beq	.L242
1923:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         return SET;
 6857              		.loc 1 1923 16
 6858 002a 0123     		movs	r3, #1
 6859 002c 00E0     		b	.L243
 6860              	.L242:
1924:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
1925:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         return RESET;
 6861              		.loc 1 1925 16
 6862 002e 0023     		movs	r3, #0
 6863              	.L243:
1926:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1927:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6864              		.loc 1 1927 1
 6865 0030 1846     		mov	r0, r3
 6866 0032 1437     		adds	r7, r7, #20
 6867              	.LCFI386:
 6868              		.cfi_def_cfa_offset 4
 6869 0034 BD46     		mov	sp, r7
 6870              	.LCFI387:
 6871              		.cfi_def_cfa_register 13
 6872              		@ sp needed
 6873 0036 80BC     		pop	{r7}
 6874              	.LCFI388:
 6875              		.cfi_restore 7
 6876              		.cfi_def_cfa_offset 0
 6877 0038 7047     		bx	lr
 6878              		.cfi_endproc
 6879              	.LFE121:
 6881              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 6882              		.align	1
 6883              		.global	timer_interrupt_flag_clear
 6884              		.syntax unified
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 156


 6885              		.thumb
 6886              		.thumb_func
 6888              	timer_interrupt_flag_clear:
 6889              	.LFB122:
1928:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1929:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1930:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      clear TIMER interrupt flag
1931:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1932:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1933:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1934:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
1935:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
1936:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
1937:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
1938:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
1939:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
1940:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
1941:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
1942:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1943:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1944:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1945:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
1946:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6890              		.loc 1 1946 1
 6891              		.cfi_startproc
 6892              		@ args = 0, pretend = 0, frame = 8
 6893              		@ frame_needed = 1, uses_anonymous_args = 0
 6894              		@ link register save eliminated.
 6895 0000 80B4     		push	{r7}
 6896              	.LCFI389:
 6897              		.cfi_def_cfa_offset 4
 6898              		.cfi_offset 7, -4
 6899 0002 83B0     		sub	sp, sp, #12
 6900              	.LCFI390:
 6901              		.cfi_def_cfa_offset 16
 6902 0004 00AF     		add	r7, sp, #0
 6903              	.LCFI391:
 6904              		.cfi_def_cfa_register 7
 6905 0006 7860     		str	r0, [r7, #4]
 6906 0008 3960     		str	r1, [r7]
1947:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 6907              		.loc 1 1947 5
 6908 000a 7B68     		ldr	r3, [r7, #4]
 6909 000c 1033     		adds	r3, r3, #16
 6910 000e 1A46     		mov	r2, r3
 6911              		.loc 1 1947 33
 6912 0010 3B68     		ldr	r3, [r7]
 6913 0012 DB43     		mvns	r3, r3
 6914              		.loc 1 1947 30
 6915 0014 1360     		str	r3, [r2]
1948:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6916              		.loc 1 1948 1
 6917 0016 00BF     		nop
 6918 0018 0C37     		adds	r7, r7, #12
 6919              	.LCFI392:
 6920              		.cfi_def_cfa_offset 4
 6921 001a BD46     		mov	sp, r7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 157


 6922              	.LCFI393:
 6923              		.cfi_def_cfa_register 13
 6924              		@ sp needed
 6925 001c 80BC     		pop	{r7}
 6926              	.LCFI394:
 6927              		.cfi_restore 7
 6928              		.cfi_def_cfa_offset 0
 6929 001e 7047     		bx	lr
 6930              		.cfi_endproc
 6931              	.LFE122:
 6933              		.section	.text.timer_flag_get,"ax",%progbits
 6934              		.align	1
 6935              		.global	timer_flag_get
 6936              		.syntax unified
 6937              		.thumb
 6938              		.thumb_func
 6940              	timer_flag_get:
 6941              	.LFB123:
1949:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1950:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1951:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      get TIMER flags
1952:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1953:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  flag: the timer interrupt flags
1954:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1955:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1956:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1957:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
1958:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1959:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1960:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag,TIMERx(x=0,7) 
1961:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
1962:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1963:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1964:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1965:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1966:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1967:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1968:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     FlagStatus: SET or RESET
1969:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1970:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
1971:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 6942              		.loc 1 1971 1
 6943              		.cfi_startproc
 6944              		@ args = 0, pretend = 0, frame = 8
 6945              		@ frame_needed = 1, uses_anonymous_args = 0
 6946              		@ link register save eliminated.
 6947 0000 80B4     		push	{r7}
 6948              	.LCFI395:
 6949              		.cfi_def_cfa_offset 4
 6950              		.cfi_offset 7, -4
 6951 0002 83B0     		sub	sp, sp, #12
 6952              	.LCFI396:
 6953              		.cfi_def_cfa_offset 16
 6954 0004 00AF     		add	r7, sp, #0
 6955              	.LCFI397:
 6956              		.cfi_def_cfa_register 7
 6957 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 158


 6958 0008 3960     		str	r1, [r7]
1972:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 6959              		.loc 1 1972 18
 6960 000a 7B68     		ldr	r3, [r7, #4]
 6961 000c 1033     		adds	r3, r3, #16
 6962 000e 1A68     		ldr	r2, [r3]
 6963              		.loc 1 1972 43
 6964 0010 3B68     		ldr	r3, [r7]
 6965 0012 1340     		ands	r3, r3, r2
 6966              		.loc 1 1972 7
 6967 0014 002B     		cmp	r3, #0
 6968 0016 01D0     		beq	.L246
1973:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         return SET;
 6969              		.loc 1 1973 16
 6970 0018 0123     		movs	r3, #1
 6971 001a 00E0     		b	.L247
 6972              	.L246:
1974:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }else{
1975:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****         return RESET;
 6973              		.loc 1 1975 16
 6974 001c 0023     		movs	r3, #0
 6975              	.L247:
1976:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     }
1977:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 6976              		.loc 1 1977 1
 6977 001e 1846     		mov	r0, r3
 6978 0020 0C37     		adds	r7, r7, #12
 6979              	.LCFI398:
 6980              		.cfi_def_cfa_offset 4
 6981 0022 BD46     		mov	sp, r7
 6982              	.LCFI399:
 6983              		.cfi_def_cfa_register 13
 6984              		@ sp needed
 6985 0024 80BC     		pop	{r7}
 6986              	.LCFI400:
 6987              		.cfi_restore 7
 6988              		.cfi_def_cfa_offset 0
 6989 0026 7047     		bx	lr
 6990              		.cfi_endproc
 6991              	.LFE123:
 6993              		.section	.text.timer_flag_clear,"ax",%progbits
 6994              		.align	1
 6995              		.global	timer_flag_clear
 6996              		.syntax unified
 6997              		.thumb
 6998              		.thumb_func
 7000              	timer_flag_clear:
 7001              	.LFB124:
1978:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** 
1979:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** /*!
1980:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \brief      clear TIMER flags
1981:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1982:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[in]  flag: the timer interrupt flags
1983:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****                 only one parameter can be selected which is shown as below:
1984:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
1985:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
1986:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 159


1987:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
1988:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
1989:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
1990:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
1991:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
1992:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
1993:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
1994:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
1995:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
1996:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \param[out] none
1997:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     \retval     none
1998:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** */
1999:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
2000:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** {
 7002              		.loc 1 2000 1
 7003              		.cfi_startproc
 7004              		@ args = 0, pretend = 0, frame = 8
 7005              		@ frame_needed = 1, uses_anonymous_args = 0
 7006              		@ link register save eliminated.
 7007 0000 80B4     		push	{r7}
 7008              	.LCFI401:
 7009              		.cfi_def_cfa_offset 4
 7010              		.cfi_offset 7, -4
 7011 0002 83B0     		sub	sp, sp, #12
 7012              	.LCFI402:
 7013              		.cfi_def_cfa_offset 16
 7014 0004 00AF     		add	r7, sp, #0
 7015              	.LCFI403:
 7016              		.cfi_def_cfa_register 7
 7017 0006 7860     		str	r0, [r7, #4]
 7018 0008 3960     		str	r1, [r7]
2001:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 7019              		.loc 1 2001 5
 7020 000a 7B68     		ldr	r3, [r7, #4]
 7021 000c 1033     		adds	r3, r3, #16
 7022 000e 1A46     		mov	r2, r3
 7023              		.loc 1 2001 33
 7024 0010 3B68     		ldr	r3, [r7]
 7025 0012 DB43     		mvns	r3, r3
 7026              		.loc 1 2001 30
 7027 0014 1360     		str	r3, [r2]
2002:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_timer.c **** }
 7028              		.loc 1 2002 1
 7029 0016 00BF     		nop
 7030 0018 0C37     		adds	r7, r7, #12
 7031              	.LCFI404:
 7032              		.cfi_def_cfa_offset 4
 7033 001a BD46     		mov	sp, r7
 7034              	.LCFI405:
 7035              		.cfi_def_cfa_register 13
 7036              		@ sp needed
 7037 001c 80BC     		pop	{r7}
 7038              	.LCFI406:
 7039              		.cfi_restore 7
 7040              		.cfi_def_cfa_offset 0
 7041 001e 7047     		bx	lr
 7042              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 160


 7043              	.LFE124:
 7045              		.text
 7046              	.Letext0:
 7047              		.file 2 "C:/arm-toolchain/14.3/arm-none-eabi/include/machine/_default_types.h"
 7048              		.file 3 "C:/arm-toolchain/14.3/arm-none-eabi/include/sys/_stdint.h"
 7049              		.file 4 "./Firmware/CMSIS/GD/GD32F10x/Include/gd32f10x.h"
 7050              		.file 5 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_rcu.h"
 7051              		.file 6 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_timer.h"
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 161


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_timer.c
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:19     .text.timer_deinit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:25     .text.timer_deinit:00000000 timer_deinit
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:190    .text.timer_deinit:00000114 $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:201    .text.timer_struct_para_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:207    .text.timer_struct_para_init:00000000 timer_struct_para_init
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:267    .text.timer_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:273    .text.timer_init:00000000 timer_init
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:480    .text.timer_init:00000114 $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:497    .text.timer_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:503    .text.timer_enable:00000000 timer_enable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:546    .text.timer_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:552    .text.timer_disable:00000000 timer_disable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:595    .text.timer_auto_reload_shadow_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:601    .text.timer_auto_reload_shadow_enable:00000000 timer_auto_reload_shadow_enable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:644    .text.timer_auto_reload_shadow_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:650    .text.timer_auto_reload_shadow_disable:00000000 timer_auto_reload_shadow_disable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:693    .text.timer_update_event_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:699    .text.timer_update_event_enable:00000000 timer_update_event_enable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:742    .text.timer_update_event_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:748    .text.timer_update_event_disable:00000000 timer_update_event_disable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:791    .text.timer_counter_alignment:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:797    .text.timer_counter_alignment:00000000 timer_counter_alignment
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:852    .text.timer_counter_up_direction:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:858    .text.timer_counter_up_direction:00000000 timer_counter_up_direction
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:901    .text.timer_counter_down_direction:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:907    .text.timer_counter_down_direction:00000000 timer_counter_down_direction
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:950    .text.timer_prescaler_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:956    .text.timer_prescaler_config:00000000 timer_prescaler_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1017   .text.timer_repetition_value_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1023   .text.timer_repetition_value_config:00000000 timer_repetition_value_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1069   .text.timer_autoreload_value_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1075   .text.timer_autoreload_value_config:00000000 timer_autoreload_value_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1119   .text.timer_counter_value_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1125   .text.timer_counter_value_config:00000000 timer_counter_value_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1169   .text.timer_counter_read:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1175   .text.timer_counter_read:00000000 timer_counter_read
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1222   .text.timer_prescaler_read:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1228   .text.timer_prescaler_read:00000000 timer_prescaler_read
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1275   .text.timer_single_pulse_mode_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1281   .text.timer_single_pulse_mode_config:00000000 timer_single_pulse_mode_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1344   .text.timer_update_source_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1350   .text.timer_update_source_config:00000000 timer_update_source_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1413   .text.timer_dma_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1419   .text.timer_dma_enable:00000000 timer_dma_enable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1469   .text.timer_dma_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1475   .text.timer_dma_disable:00000000 timer_dma_disable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1527   .text.timer_channel_dma_request_source_select:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1533   .text.timer_channel_dma_request_source_select:00000000 timer_channel_dma_request_source_select
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1600   .text.timer_dma_transfer_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1606   .text.timer_dma_transfer_config:00000000 timer_dma_transfer_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1668   .text.timer_event_software_generate:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1674   .text.timer_event_software_generate:00000000 timer_event_software_generate
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1724   .text.timer_break_struct_para_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1730   .text.timer_break_struct_para_init:00000000 timer_break_struct_para_init
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1794   .text.timer_break_config:00000000 $t
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 162


C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1800   .text.timer_break_config:00000000 timer_break_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1881   .text.timer_break_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1887   .text.timer_break_enable:00000000 timer_break_enable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1932   .text.timer_break_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1938   .text.timer_break_disable:00000000 timer_break_disable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1983   .text.timer_automatic_output_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:1989   .text.timer_automatic_output_enable:00000000 timer_automatic_output_enable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2034   .text.timer_automatic_output_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2040   .text.timer_automatic_output_disable:00000000 timer_automatic_output_disable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2085   .text.timer_primary_output_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2091   .text.timer_primary_output_config:00000000 timer_primary_output_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2155   .text.timer_channel_control_shadow_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2161   .text.timer_channel_control_shadow_config:00000000 timer_channel_control_shadow_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2225   .text.timer_channel_control_shadow_update_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2231   .text.timer_channel_control_shadow_update_config:00000000 timer_channel_control_shadow_update_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2298   .text.timer_channel_output_struct_para_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2304   .text.timer_channel_output_struct_para_init:00000000 timer_channel_output_struct_para_init
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2364   .text.timer_channel_output_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2370   .text.timer_channel_output_config:00000000 timer_channel_output_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2399   .text.timer_channel_output_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2403   .text.timer_channel_output_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2741   .text.timer_channel_output_config:00000224 $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:2745   .text.timer_channel_output_config:0000022c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3042   .text.timer_channel_output_config:000003d4 $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3048   .text.timer_channel_output_mode_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3054   .text.timer_channel_output_mode_config:00000000 timer_channel_output_mode_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3084   .text.timer_channel_output_mode_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3088   .text.timer_channel_output_mode_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3211   .text.timer_channel_output_pulse_value_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3217   .text.timer_channel_output_pulse_value_config:00000000 timer_channel_output_pulse_value_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3247   .text.timer_channel_output_pulse_value_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3251   .text.timer_channel_output_pulse_value_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3318   .text.timer_channel_output_shadow_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3324   .text.timer_channel_output_shadow_config:00000000 timer_channel_output_shadow_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3354   .text.timer_channel_output_shadow_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3358   .text.timer_channel_output_shadow_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3481   .text.timer_channel_output_fast_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3487   .text.timer_channel_output_fast_config:00000000 timer_channel_output_fast_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3517   .text.timer_channel_output_fast_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3521   .text.timer_channel_output_fast_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3644   .text.timer_channel_output_clear_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3650   .text.timer_channel_output_clear_config:00000000 timer_channel_output_clear_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3680   .text.timer_channel_output_clear_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3684   .text.timer_channel_output_clear_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3807   .text.timer_channel_output_polarity_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3813   .text.timer_channel_output_polarity_config:00000000 timer_channel_output_polarity_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3843   .text.timer_channel_output_polarity_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3847   .text.timer_channel_output_polarity_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3972   .text.timer_channel_complementary_output_polarity_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:3978   .text.timer_channel_complementary_output_polarity_config:00000000 timer_channel_complementary_output_polarity_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4110   .text.timer_channel_output_state_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4116   .text.timer_channel_output_state_config:00000000 timer_channel_output_state_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4145   .text.timer_channel_output_state_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4149   .text.timer_channel_output_state_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4270   .text.timer_channel_complementary_output_state_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4276   .text.timer_channel_complementary_output_state_config:00000000 timer_channel_complementary_output_state_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4408   .text.timer_channel_input_struct_para_init:00000000 $t
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 163


C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4414   .text.timer_channel_input_struct_para_init:00000000 timer_channel_input_struct_para_init
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4466   .text.timer_input_capture_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4472   .text.timer_input_capture_config:00000000 timer_input_capture_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4501   .text.timer_input_capture_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4505   .text.timer_input_capture_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4910   .text.timer_channel_input_capture_prescaler_config:00000000 timer_channel_input_capture_prescaler_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4904   .text.timer_channel_input_capture_prescaler_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4940   .text.timer_channel_input_capture_prescaler_config:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:4944   .text.timer_channel_input_capture_prescaler_config:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5067   .text.timer_channel_capture_value_register_read:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5073   .text.timer_channel_capture_value_register_read:00000000 timer_channel_capture_value_register_read
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5104   .text.timer_channel_capture_value_register_read:0000001c $d
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5108   .text.timer_channel_capture_value_register_read:0000002c $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5169   .text.timer_input_pwm_capture_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5175   .text.timer_input_pwm_capture_config:00000000 timer_input_pwm_capture_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5638   .text.timer_hall_mode_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5644   .text.timer_hall_mode_config:00000000 timer_hall_mode_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5711   .text.timer_input_trigger_source_select:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5717   .text.timer_input_trigger_source_select:00000000 timer_input_trigger_source_select
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5774   .text.timer_master_output_trigger_source_select:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5780   .text.timer_master_output_trigger_source_select:00000000 timer_master_output_trigger_source_select
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5837   .text.timer_slave_mode_select:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5843   .text.timer_slave_mode_select:00000000 timer_slave_mode_select
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5900   .text.timer_master_slave_mode_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5906   .text.timer_master_slave_mode_config:00000000 timer_master_slave_mode_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5973   .text.timer_external_trigger_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:5979   .text.timer_external_trigger_config:00000000 timer_external_trigger_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6055   .text.timer_quadrature_decoder_mode_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6061   .text.timer_quadrature_decoder_mode_config:00000000 timer_quadrature_decoder_mode_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6180   .text.timer_internal_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6186   .text.timer_internal_clock_config:00000000 timer_internal_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6231   .text.timer_internal_trigger_as_external_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6237   .text.timer_internal_trigger_as_external_clock_config:00000000 timer_internal_trigger_as_external_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6292   .text.timer_external_trigger_as_external_clock_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6298   .text.timer_external_trigger_as_external_clock_config:00000000 timer_external_trigger_as_external_clock_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6528   .text.timer_external_clock_mode0_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6534   .text.timer_external_clock_mode0_config:00000000 timer_external_clock_mode0_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6593   .text.timer_external_clock_mode1_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6599   .text.timer_external_clock_mode1_config:00000000 timer_external_clock_mode1_config
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6649   .text.timer_external_clock_mode1_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6655   .text.timer_external_clock_mode1_disable:00000000 timer_external_clock_mode1_disable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6700   .text.timer_interrupt_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6706   .text.timer_interrupt_enable:00000000 timer_interrupt_enable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6754   .text.timer_interrupt_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6760   .text.timer_interrupt_disable:00000000 timer_interrupt_disable
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6810   .text.timer_interrupt_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6816   .text.timer_interrupt_flag_get:00000000 timer_interrupt_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6882   .text.timer_interrupt_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6888   .text.timer_interrupt_flag_clear:00000000 timer_interrupt_flag_clear
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6934   .text.timer_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6940   .text.timer_flag_get:00000000 timer_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:6994   .text.timer_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s:7000   .text.timer_flag_clear:00000000 timer_flag_clear

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\cc3J69gQ.s 			page 164


