#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 13 14:50:47 2017
# Process ID: 10110
# Current directory: /home/nezin/Documents/ECE395A/vhdl
# Command line: vivado
# Log file: /home/nezin/Documents/ECE395A/vhdl/vivado.log
# Journal file: /home/nezin/Documents/ECE395A/vhdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.xpr
launch_simulation
open_wave_config /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_layer_2_tb_behav.wcfg
source conv_layer_2_tb.tcl
update_compile_order -fileset sources_1
run 1097 ms
run 1097 ms
reset_run fifo_16_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
refresh_design
remove_files  /home/nezin/Documents/ECE395A/vhdl/ip/filter_rom/filter_rom.xci
file delete -force /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files/ip/filter_rom /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files/sim_scripts/filter_rom
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
refresh_design
remove_files  /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/dot_controller.vhd
add_files {/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd /home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_1/fir128_1.xci /home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_0/fir128_0.xci}
export_ip_user_files -of_objects  [get_files  {/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_1/fir128_1.xci /home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/ip/fir128_0/fir128_0.xci}] -lib_map_path [list {modelsim=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/modelsim} {questa=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/questa} {ies=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/ies} {vcs=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/vcs} {riviera=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd /home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd /home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd /home/nezin/Documents/ECE395A/vhdl/source/relu.vhd /home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd /home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd /home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd /home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd}
update_compile_order -fileset sources_1
add_files /home/nezin/Documents/ECE395A/vhdl/ip/fifo_generator_0/fifo_generator_0.xci
export_ip_user_files -of_objects  [get_files  /home/nezin/Documents/ECE395A/vhdl/ip/fifo_generator_0/fifo_generator_0.xci] -lib_map_path [list {modelsim=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/modelsim} {questa=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/questa} {ies=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/ies} {vcs=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/vcs} {riviera=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name fifo_generator_1
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Builtin_FIFO} CONFIG.Input_Data_Width {24} CONFIG.Input_Depth {8192} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {7680} CONFIG.Output_Data_Width {24} CONFIG.Output_Depth {8192} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Full_Threshold_Negate_Value {7679} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_1]
generate_target {instantiation_template} [get_files /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci]
generate_target all [get_files  /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_1] }
export_ip_user_files -of_objects [get_files /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci]
launch_runs -jobs 16 fifo_generator_1_synth_1
wait_on_run fifo_generator_1_synth_1
export_simulation -of_objects [get_files /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci] -directory /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files/sim_scripts -ip_user_files_dir /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files -ipstatic_source_dir /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/modelsim} {questa=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/questa} {ies=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/ies} {vcs=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/vcs} {riviera=/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset fifo_generator_1 /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci
file delete -force /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files/ip/fifo_generator_1 /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.ip_user_files/sim_scripts/fifo_generator_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name fifo_7680
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Builtin_FIFO} CONFIG.Input_Data_Width {24} CONFIG.Input_Depth {8192} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {7680} CONFIG.Output_Data_Width {24} CONFIG.Output_Depth {8192} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {13} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13} CONFIG.Full_Threshold_Negate_Value {7679}] [get_ips fifo_7680]
generate_target {instantiation_template} [get_files /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_7680/fifo_7680.xci]
generate_target all [get_files  /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_7680/fifo_7680.xci]
catch { config_ip_cache -export [get_ips -all fifo_7680] }
export_ip_user_files -of_objects [get_files /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_7680/fifo_7680.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/ip/fifo_7680/fifo_7680.xci]
update_compile_order -fileset sources_1
