#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\va_math.vpi";
S_0000022885d62c90 .scope module, "counter" "counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "counter";
o0000022885d96f98 .functor BUFZ 1, C4<z>; HiZ drive
v0000022885d631e0_0 .net "clk", 0 0, o0000022885d96f98;  0 drivers
v0000022885d63400_0 .var "counter", 31 0;
o0000022885d96ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022885d62e20_0 .net "rst", 0 0, o0000022885d96ff8;  0 drivers
E_0000022885d94ab0/0 .event negedge, v0000022885d62e20_0;
E_0000022885d94ab0/1 .event posedge, v0000022885d631e0_0;
E_0000022885d94ab0 .event/or E_0000022885d94ab0/0, E_0000022885d94ab0/1;
    .scope S_0000022885d62c90;
T_0 ;
    %wait E_0000022885d94ab0;
    %load/vec4 v0000022885d62e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022885d63400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022885d63400_0;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0000022885d63400_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022885d63400_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022885d63400_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "counter.v";
