

================================================================
== Vitis HLS Report for 'cascadeClassifier_Pipeline_Filters'
================================================================
* Date:           Mon Jun 17 16:50:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.542 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       18|      220|  90.000 ns|  1.100 us|   18|  220|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Filters  |       16|      218|         9|          1|          1|  9 ~ 211|       yes|
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1369|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|      660|     196|    -|
|Memory               |       46|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|      95|    -|
|Register             |        -|     -|     1262|     224|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       46|     8|     1922|    1884|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        3|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_13s_32s_32_2_1_U20   |mul_13s_32s_32_2_1   |        0|   2|  165|  49|    0|
    |mul_13s_32s_32_2_1_U21   |mul_13s_32s_32_2_1   |        0|   2|  165|  49|    0|
    |mul_14ns_32s_32_2_1_U22  |mul_14ns_32s_32_2_1  |        0|   2|  165|  49|    0|
    |mul_14ns_32s_32_2_1_U23  |mul_14ns_32s_32_2_1  |        0|   2|  165|  49|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|   8|  660| 196|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |alpha1_array_U        |cascadeClassifier_Pipeline_Filters_alpha1_array_ROM_AUTO_1R        |        4|  0|   0|    0|  2913|   14|     1|        40782|
    |alpha2_array_U        |cascadeClassifier_Pipeline_Filters_alpha2_array_ROM_AUTO_1R        |        4|  0|   0|    0|  2913|   14|     1|        40782|
    |rectangles_array0_U   |cascadeClassifier_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array10_U  |cascadeClassifier_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R  |        1|  0|   0|    0|  2913|    4|     1|        11652|
    |rectangles_array11_U  |cascadeClassifier_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R  |        1|  0|   0|    0|  2913|    4|     1|        11652|
    |rectangles_array1_U   |cascadeClassifier_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array2_U   |cascadeClassifier_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array3_U   |cascadeClassifier_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array4_U   |cascadeClassifier_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array5_U   |cascadeClassifier_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array6_U   |cascadeClassifier_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array7_U   |cascadeClassifier_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array8_U   |cascadeClassifier_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |rectangles_array9_U   |cascadeClassifier_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R   |        2|  0|   0|    0|  2913|    5|     1|        14565|
    |tree_thresh_array_U   |cascadeClassifier_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R   |        4|  0|   0|    0|  2913|   13|     1|        37869|
    |weights_array0_U      |cascadeClassifier_Pipeline_Filters_weights_array0_ROM_AUTO_1R      |        4|  0|   0|    0|  2913|   13|     1|        37869|
    |weights_array1_U      |cascadeClassifier_Pipeline_Filters_weights_array1_ROM_AUTO_1R      |        4|  0|   0|    0|  2913|   14|     1|        40782|
    |weights_array2_U      |cascadeClassifier_Pipeline_Filters_weights_array2_ROM_AUTO_1R      |        4|  0|   0|    0|  2913|   14|     1|        40782|
    +----------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                                                   |       46|  0|   0|    0| 52434|  140|    18|       407820|
    +----------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln223_1_fu_844_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln223_fu_838_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln224_1_fu_859_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln224_fu_854_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln225_1_fu_892_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln225_2_fu_898_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln225_fu_691_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln226_fu_908_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln228_1_fu_947_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln228_fu_941_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln229_1_fu_962_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln229_fu_957_p2        |         +|   0|  0|  24|          17|          17|
    |add_ln230_1_fu_995_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln230_2_fu_1001_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln230_fu_697_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln231_fu_1011_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln235_1_fu_796_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln235_2_fu_1044_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln235_3_fu_1050_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln235_fu_791_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln236_1_fu_1065_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln236_fu_1060_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln237_1_fu_1098_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln237_2_fu_1104_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln237_fu_801_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln238_fu_1114_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln251_fu_624_p2        |         +|   0|  0|  40|          33|           1|
    |add_ln281_fu_1218_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln282_1_fu_1200_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln282_2_fu_1267_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln282_fu_1194_p2       |         +|   0|  0|  32|          32|          32|
    |final_sum_fu_1271_p2       |         +|   0|  0|  32|          32|          32|
    |j_2_fu_1255_p2             |         +|   0|  0|  15|           8|           1|
    |stage_sum_3_fu_1305_p2     |         +|   0|  0|  71|          64|          64|
    |tr0_2_fu_648_p2            |         +|   0|  0|  15|           8|           8|
    |tr0_fu_639_p2              |         +|   0|  0|  24|          17|          17|
    |tr1_2_fu_670_p2            |         +|   0|  0|  15|           8|           8|
    |tr1_fu_661_p2              |         +|   0|  0|  24|          17|          17|
    |sub_ln279_1_fu_1176_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln279_fu_1170_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln280_1_fu_1188_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln280_fu_1182_p2       |         -|   0|  0|  39|          32|          32|
    |sub_ln281_1_fu_1230_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln281_fu_1224_p2       |         -|   0|  0|  32|          32|          32|
    |and_ln233_1_fu_785_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln233_fu_779_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_1051          |       and|   0|  0|   2|           1|           1|
    |icmp_ln200_fu_599_p2       |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln201_fu_1261_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln233_1_fu_767_p2     |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln233_2_fu_773_p2     |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln233_fu_761_p2       |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln284_fu_1276_p2      |      icmp|   0|  0|  39|          32|          32|
    |or_ln233_1_fu_733_p2       |        or|   0|  0|   4|           4|           4|
    |or_ln233_2_fu_755_p2       |        or|   0|  0|   5|           5|           5|
    |or_ln233_fu_707_p2         |        or|   0|  0|   4|           4|           4|
    |return_value_3_fu_1296_p3  |    select|   0|  0|  14|           1|          14|
    |stage_sum_2_fu_1289_p3     |    select|   0|  0|  64|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1369|         993|         951|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter5_storemerge_reg_546  |  14|          3|   32|         96|
    |coord_10                                 |   9|          2|   32|         64|
    |coord_8                                  |   9|          2|   32|         64|
    |coord_9                                  |   9|          2|   32|         64|
    |haar_counter_fu_120                      |   9|          2|   33|         66|
    |j_fu_116                                 |   9|          2|    8|         16|
    |stage_sum_1_fu_112                       |   9|          2|   64|        128|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  95|         21|  236|        504|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln225_reg_1476                       |   8|   0|    8|          0|
    |add_ln230_reg_1482                       |   8|   0|    8|          0|
    |add_ln235_1_reg_1498                     |  17|   0|   17|          0|
    |add_ln235_reg_1492                       |   8|   0|    8|          0|
    |add_ln237_reg_1505                       |   8|   0|    8|          0|
    |add_ln282_1_reg_1601                     |  32|   0|   32|          0|
    |add_ln282_reg_1596                       |  32|   0|   32|          0|
    |and_ln233_1_reg_1488                     |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_546  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_546  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_546  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_546  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_546  |  32|   0|   32|          0|
    |coord_10                                 |  32|   0|   32|          0|
    |coord_8                                  |  32|   0|   32|          0|
    |coord_9                                  |  32|   0|   32|          0|
    |haar_counter_fu_120                      |  33|   0|   33|          0|
    |icmp_ln200_reg_1366                      |   1|   0|    1|          0|
    |icmp_ln201_reg_1691                      |   1|   0|    1|          0|
    |icmp_ln284_reg_1696                      |   1|   0|    1|          0|
    |j_fu_116                                 |   8|   0|    8|          0|
    |mul_ln282_1_reg_1686                     |  32|   0|   32|          0|
    |mul_ln282_reg_1681                       |  32|   0|   32|          0|
    |return_value_1_reg_1646                  |  14|   0|   14|          0|
    |return_value_reg_1641                    |  14|   0|   14|          0|
    |stage_sum_1_fu_112                       |  64|   0|   64|          0|
    |sub_ln281_1_reg_1631                     |  32|   0|   32|          0|
    |sum2_reg_1676                            |  32|   0|   32|          0|
    |t_reg_1671                               |  32|   0|   32|          0|
    |tr0_1_reg_1442                           |   5|   0|    5|          0|
    |tr0_2_reg_1447                           |   8|   0|    8|          0|
    |tr0_reg_1435                             |  17|   0|   17|          0|
    |tr1_1_reg_1460                           |   5|   0|    5|          0|
    |tr1_2_reg_1465                           |   8|   0|    8|          0|
    |tr1_reg_1453                             |  17|   0|   17|          0|
    |tr2_1_reg_1471                           |   4|   0|    4|          0|
    |tree_thresh_array_load_reg_1616          |  13|   0|   13|          0|
    |trunc_ln248_reg_1430                     |  12|   0|   12|          0|
    |weights_array0_load_reg_1621             |  13|   0|   13|          0|
    |weights_array1_load_reg_1626             |  14|   0|   14|          0|
    |weights_array2_load_reg_1636             |  14|   0|   14|          0|
    |add_ln282_1_reg_1601                     |  64|  32|   32|          0|
    |add_ln282_reg_1596                       |  64|  32|   32|          0|
    |and_ln233_1_reg_1488                     |  64|  32|    1|          0|
    |icmp_ln200_reg_1366                      |  64|  32|    1|          0|
    |return_value_1_reg_1646                  |  64|  32|   14|          0|
    |return_value_reg_1641                    |  64|  32|   14|          0|
    |trunc_ln248_reg_1430                     |  64|  32|   12|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1262| 224|  920|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_Filters|  return value|
|sext_ln200              |   in|   32|     ap_none|                          sext_ln200|        scalar|
|stage_sum               |   in|   64|     ap_none|                           stage_sum|        scalar|
|add_ln200               |   in|    8|     ap_none|                           add_ln200|        scalar|
|stddev_0                |   in|   32|     ap_none|                            stddev_0|        scalar|
|pt_y_val                |   in|    8|     ap_none|                            pt_y_val|        scalar|
|pt_x_val                |   in|   17|     ap_none|                            pt_x_val|        scalar|
|SUM1_data_address0      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce0           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q0            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address1      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce1           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q1            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address2      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce2           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q2            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address3      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce3           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q3            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address4      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce4           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q4            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address5      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce5           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q5            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address6      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce6           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q6            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address7      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce7           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q7            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address8      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce8           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q8            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address9      |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce9           |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q9            |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address10     |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce10          |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q10           |   in|   32|   ap_memory|                           SUM1_data|         array|
|SUM1_data_address11     |  out|   17|   ap_memory|                           SUM1_data|         array|
|SUM1_data_ce11          |  out|    1|   ap_memory|                           SUM1_data|         array|
|SUM1_data_q11           |   in|   32|   ap_memory|                           SUM1_data|         array|
|stage_sum_1_out         |  out|   64|      ap_vld|                     stage_sum_1_out|       pointer|
|stage_sum_1_out_ap_vld  |  out|    1|      ap_vld|                     stage_sum_1_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------+--------------+

