Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\diviser_5.vhf" into library work
Parsing entity <diviser_5>.
Parsing architecture <BEHAVIORAL> of entity <diviser_5>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\diviser_2.vhf" into library work
Parsing entity <diviser_2>.
Parsing architecture <BEHAVIORAL> of entity <diviser_2>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\SUB.vhf" into library work
Parsing entity <ADD8_HXILINX_SUB>.
Parsing architecture <ADD8_HXILINX_SUB_V> of entity <add8_hxilinx_sub>.
Parsing entity <INV8_HXILINX_SUB>.
Parsing architecture <INV8_HXILINX_SUB_V> of entity <inv8_hxilinx_sub>.
Parsing entity <SUB>.
Parsing architecture <BEHAVIORAL> of entity <sub>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\SHIFTBIT.vhf" into library work
Parsing entity <INV8_HXILINX_SHIFTBIT>.
Parsing architecture <INV8_HXILINX_SHIFTBIT_V> of entity <inv8_hxilinx_shiftbit>.
Parsing entity <SHIFTBIT>.
Parsing architecture <BEHAVIORAL> of entity <shiftbit>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\ExOr.vhf" into library work
Parsing entity <ExOr>.
Parsing architecture <BEHAVIORAL> of entity <exor>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\diviser_10.vhf" into library work
Parsing entity <diviser_5_MUSER_diviser_10>.
Parsing architecture <BEHAVIORAL> of entity <diviser_5_muser_diviser_10>.
Parsing entity <diviser_2_MUSER_diviser_10>.
Parsing architecture <BEHAVIORAL> of entity <diviser_2_muser_diviser_10>.
Parsing entity <diviser_10>.
Parsing architecture <BEHAVIORAL> of entity <diviser_10>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\ADD.vhf" into library work
Parsing entity <ADD8_HXILINX_ADD>.
Parsing architecture <ADD8_HXILINX_ADD_V> of entity <add8_hxilinx_add>.
Parsing entity <ADD>.
Parsing architecture <BEHAVIORAL> of entity <add>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\SELECTOR.vhf" into library work
Parsing entity <CB2CE_HXILINX_SELECTOR>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_selector>.
Parsing entity <SELECTOR>.
Parsing architecture <BEHAVIORAL> of entity <selector>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\OPERATE.vhf" into library work
Parsing entity <ADD8_HXILINX_OPERATE>.
Parsing architecture <ADD8_HXILINX_OPERATE_V> of entity <add8_hxilinx_operate>.
Parsing entity <INV8_HXILINX_OPERATE>.
Parsing architecture <INV8_HXILINX_OPERATE_V> of entity <inv8_hxilinx_operate>.
Parsing entity <SHIFTBIT_MUSER_OPERATE>.
Parsing architecture <BEHAVIORAL> of entity <shiftbit_muser_operate>.
Parsing entity <ExOr_MUSER_OPERATE>.
Parsing architecture <BEHAVIORAL> of entity <exor_muser_operate>.
Parsing entity <ADD_MUSER_OPERATE>.
Parsing architecture <BEHAVIORAL> of entity <add_muser_operate>.
Parsing entity <SUB_MUSER_OPERATE>.
Parsing architecture <BEHAVIORAL> of entity <sub_muser_operate>.
Parsing entity <OPERATE>.
Parsing architecture <BEHAVIORAL> of entity <operate>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\diviser_100K.vhf" into library work
Parsing entity <diviser_5_MUSER_diviser_100K>.
Parsing architecture <BEHAVIORAL> of entity <diviser_5_muser_diviser_100k>.
Parsing entity <diviser_2_MUSER_diviser_100K>.
Parsing architecture <BEHAVIORAL> of entity <diviser_2_muser_diviser_100k>.
Parsing entity <diviser_10_MUSER_diviser_100K>.
Parsing architecture <BEHAVIORAL> of entity <diviser_10_muser_diviser_100k>.
Parsing entity <diviser_100K>.
Parsing architecture <BEHAVIORAL> of entity <diviser_100k>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\BCD_0_F_Decoder.vhf" into library work
Parsing entity <D4_16E_HXILINX_BCD_0_F_Decoder>.
Parsing architecture <D4_16E_HXILINX_BCD_0_F_Decoder_V> of entity <d4_16e_hxilinx_bcd_0_f_decoder>.
Parsing entity <OR6_HXILINX_BCD_0_F_Decoder>.
Parsing architecture <OR6_HXILINX_BCD_0_F_Decoder_V> of entity <or6_hxilinx_bcd_0_f_decoder>.
Parsing entity <BCD_0_F_Decoder>.
Parsing architecture <BEHAVIORAL> of entity <bcd_0_f_decoder>.
Parsing VHDL file "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" into library work
Parsing entity <D4_16E_HXILINX_ALU>.
Parsing architecture <D4_16E_HXILINX_ALU_V> of entity <d4_16e_hxilinx_alu>.
Parsing entity <ADD8_HXILINX_ALU>.
Parsing architecture <ADD8_HXILINX_ALU_V> of entity <add8_hxilinx_alu>.
Parsing entity <INV8_HXILINX_ALU>.
Parsing architecture <INV8_HXILINX_ALU_V> of entity <inv8_hxilinx_alu>.
Parsing entity <OR6_HXILINX_ALU>.
Parsing architecture <OR6_HXILINX_ALU_V> of entity <or6_hxilinx_alu>.
Parsing entity <M4_1E_HXILINX_ALU>.
Parsing architecture <M4_1E_HXILINX_ALU_V> of entity <m4_1e_hxilinx_alu>.
Parsing entity <D2_4E_HXILINX_ALU>.
Parsing architecture <D2_4E_HXILINX_ALU_V> of entity <d2_4e_hxilinx_alu>.
Parsing entity <CB2CE_HXILINX_ALU>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_alu>.
Parsing entity <diviser_5_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <diviser_5_muser_alu>.
Parsing entity <diviser_2_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <diviser_2_muser_alu>.
Parsing entity <diviser_10_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <diviser_10_muser_alu>.
Parsing entity <diviser_100K_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <diviser_100k_muser_alu>.
Parsing entity <SELECTOR_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <selector_muser_alu>.
Parsing entity <SHIFTBIT_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <shiftbit_muser_alu>.
Parsing entity <ExOr_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <exor_muser_alu>.
Parsing entity <ADD_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <add_muser_alu>.
Parsing entity <SUB_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <sub_muser_alu>.
Parsing entity <OPERATE_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <operate_muser_alu>.
Parsing entity <BCD_0_F_Decoder_MUSER_ALU>.
Parsing architecture <BEHAVIORAL> of entity <bcd_0_f_decoder_muser_alu>.
Parsing entity <ALU>.
Parsing architecture <BEHAVIORAL> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M4_1E_HXILINX_ALU> (architecture <M4_1E_HXILINX_ALU_V>) from library <work>.
INFO:HDLCompiler:679 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" Line 204. Case statement is complete. others clause is never selected

Elaborating entity <BCD_0_F_Decoder_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D4_16E_HXILINX_ALU> (architecture <D4_16E_HXILINX_ALU_V>) from library <work>.
INFO:HDLCompiler:679 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" Line 81. Case statement is complete. others clause is never selected

Elaborating entity <OR6_HXILINX_ALU> (architecture <OR6_HXILINX_ALU_V>) from library <work>.

Elaborating entity <diviser_100K_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <diviser_10_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <diviser_2_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <diviser_5_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <SELECTOR_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB2CE_HXILINX_ALU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" Line 535: Net <XLXI_14_CLR_openSignal> does not have a driver.

Elaborating entity <OPERATE_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADD_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADD8_HXILINX_ALU> (architecture <ADD8_HXILINX_ALU_V>) from library <work>.

Elaborating entity <SUB_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <INV8_HXILINX_ALU> (architecture <INV8_HXILINX_ALU_V>) from library <work>.

Elaborating entity <ExOr_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <SHIFTBIT_MUSER_ALU> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D2_4E_HXILINX_ALU> (architecture <D2_4E_HXILINX_ALU_V>) from library <work>.
INFO:HDLCompiler:679 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" Line 243. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Set property "HU_SET = XLXI_17_0_15" for instance <XLXI_17_0>.
    Set property "HU_SET = XLXI_17_1_14" for instance <XLXI_17_1>.
    Set property "HU_SET = XLXI_17_2_13" for instance <XLXI_17_2>.
    Set property "HU_SET = XLXI_17_3_12" for instance <XLXI_17_3>.
    Set property "HU_SET = XLXI_17_4_11" for instance <XLXI_17_4>.
    Set property "HU_SET = XLXI_17_5_10" for instance <XLXI_17_5>.
    Set property "HU_SET = XLXI_17_6_9" for instance <XLXI_17_6>.
    Set property "HU_SET = XLXI_17_7_8" for instance <XLXI_17_7>.
    Set property "HU_SET = XLXI_47_0_19" for instance <XLXI_47_0>.
    Set property "HU_SET = XLXI_47_1_18" for instance <XLXI_47_1>.
    Set property "HU_SET = XLXI_47_2_17" for instance <XLXI_47_2>.
    Set property "HU_SET = XLXI_47_3_16" for instance <XLXI_47_3>.
    Set property "HU_SET = XLXI_59_20" for instance <XLXI_59>.
    Set property "LOC = P123" for signal <OSC>.
    Set property "LOC = P47" for signal <XLXN_80>.
    Set property "CLOCK_DEDICATED_ROUTE = TRUE" for signal <XLXN_80>.
    Set property "LOC = P44" for signal <comm_0>.
    Set property "LOC = P43" for signal <comm_1>.
    Set property "LOC = P33" for signal <comm_2>.
    Set property "LOC = P30" for signal <comm_3>.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 1420: Output port <D2> of the instance <XLXI_59> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <M4_1E_HXILINX_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 199.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_ALU> synthesized.

Synthesizing Unit <BCD_0_F_Decoder_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Set property "HU_SET = XLXI_1_5" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_27_6" for instance <XLXI_27>.
    Set property "HU_SET = XLXI_43_7" for instance <XLXI_43>.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 984: Output port <D8> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <BCD_0_F_Decoder_MUSER_ALU> synthesized.

Synthesizing Unit <D4_16E_HXILINX_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D4_16E_HXILINX_ALU> synthesized.

Synthesizing Unit <OR6_HXILINX_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	no macro.
Unit <OR6_HXILINX_ALU> synthesized.

Synthesizing Unit <diviser_100K_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	no macro.
Unit <diviser_100K_MUSER_ALU> synthesized.

Synthesizing Unit <diviser_10_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	no macro.
Unit <diviser_10_MUSER_ALU> synthesized.

Synthesizing Unit <diviser_2_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	no macro.
Unit <diviser_2_MUSER_ALU> synthesized.

Synthesizing Unit <diviser_5_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	no macro.
Unit <diviser_5_MUSER_ALU> synthesized.

Synthesizing Unit <SELECTOR_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Set property "HU_SET = XLXI_14_0" for instance <XLXI_14>.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 553: Output port <CEO> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 553: Output port <TC> of the instance <XLXI_14> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_14_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <SELECTOR_MUSER_ALU> synthesized.

Synthesizing Unit <CB2CE_HXILINX_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_17_o_add_0_OUT> created at line 288.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_ALU> synthesized.

Synthesizing Unit <OPERATE_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	no macro.
Unit <OPERATE_MUSER_ALU> synthesized.

Synthesizing Unit <ADD_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Set property "HU_SET = XLXI_1_2" for instance <XLXI_1>.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 742: Output port <CO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 742: Output port <OFL> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADD_MUSER_ALU> synthesized.

Synthesizing Unit <ADD8_HXILINX_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Found 9-bit adder for signal <n0022> created at line 125.
    Found 9-bit adder for signal <adder_tmp> created at line 125.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_ALU> synthesized.

Synthesizing Unit <SUB_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Set property "HU_SET = XLXI_1_3" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_4" for instance <XLXI_2>.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 796: Output port <CO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 796: Output port <OFL> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SUB_MUSER_ALU> synthesized.

Synthesizing Unit <INV8_HXILINX_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	no macro.
Unit <INV8_HXILINX_ALU> synthesized.

Synthesizing Unit <ExOr_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	no macro.
Unit <ExOr_MUSER_ALU> synthesized.

Synthesizing Unit <SHIFTBIT_MUSER_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
INFO:Xst:3210 - "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf" line 637: Output port <G> of the instance <XLXI_7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SHIFTBIT_MUSER_ALU> synthesized.

Synthesizing Unit <D2_4E_HXILINX_ALU>.
    Related source file is "D:\Workers\Xilinx\ALU_FULLOPTION\ALU.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 2
 9-bit adder                                           : 4
# Registers                                            : 2
 2-bit register                                        : 2
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 4-to-1 multiplexer                              : 12
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2CE_HXILINX_ALU>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_ALU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 9-bit adder carry in                                  : 2
# Counters                                             : 2
 2-bit up counter                                      : 2
# Registers                                            : 20
 Flip-Flops                                            : 20
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 4-to-1 multiplexer                              : 12
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <SHIFTBIT_MUSER_ALU> ...

Optimizing unit <diviser_5_MUSER_ALU> ...

Optimizing unit <BCD_0_F_Decoder_MUSER_ALU> ...

Optimizing unit <ADD8_HXILINX_ALU> ...

Optimizing unit <INV8_HXILINX_ALU> ...

Optimizing unit <CB2CE_HXILINX_ALU> ...

Optimizing unit <M4_1E_HXILINX_ALU> ...

Optimizing unit <D2_4E_HXILINX_ALU> ...

Optimizing unit <D4_16E_HXILINX_ALU> ...

Optimizing unit <OR6_HXILINX_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 186
#      AND2                        : 5
#      BUF                         : 18
#      GND                         : 1
#      INV                         : 68
#      LUT2                        : 21
#      LUT4                        : 17
#      LUT5                        : 3
#      LUT6                        : 9
#      MUXCY                       : 14
#      OR4                         : 3
#      OR5                         : 2
#      VCC                         : 1
#      XOR2                        : 8
#      XORCY                       : 16
# FlipFlops/Latches                : 24
#      FD                          : 5
#      FDC                         : 15
#      FDE                         : 4
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 43
#      IBUF                        : 16
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  11440     0%  
 Number of Slice LUTs:                  118  out of   5720     2%  
    Number used as Logic:               118  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    142
   Number with an unused Flip Flop:     118  out of    142    83%  
   Number with an unused LUT:            24  out of    142    16%  
   Number of fully used LUT-FF pairs:     0  out of    142     0%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    102    44%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
OSC                                | BUFGP                              | 1     |
XLXI_26/XLXN_1                     | NONE(XLXI_26/XLXI_2/XLXI_1/XLXI_1) | 1     |
XLXI_26/XLXN_3                     | NONE(XLXI_26/XLXI_6/XLXI_1/XLXI_1) | 1     |
XLXI_26/XLXN_2                     | NONE(XLXI_26/XLXI_7/XLXI_1/XLXI_1) | 1     |
XLXI_26/XLXN_4                     | NONE(XLXI_26/XLXI_5/XLXI_1/XLXI_1) | 1     |
XLXI_26/XLXI_1/XLXI_2/XLXN_14      | NONE(XLXI_26/XLXI_1/XLXI_2/XLXI_10)| 1     |
XLXI_26/XLXI_1/XLXI_2/XLXN_10      | NONE(XLXI_26/XLXI_1/XLXI_2/XLXI_9) | 1     |
XLXI_26/XLXI_1/XLXN_1              | NONE(XLXI_26/XLXI_1/XLXI_2/XLXI_8) | 1     |
XLXI_26/XLXI_2/XLXI_2/XLXN_14      | NONE(XLXI_26/XLXI_2/XLXI_2/XLXI_10)| 1     |
XLXI_26/XLXI_2/XLXI_2/XLXN_10      | NONE(XLXI_26/XLXI_2/XLXI_2/XLXI_9) | 1     |
XLXI_26/XLXI_2/XLXN_1              | NONE(XLXI_26/XLXI_2/XLXI_2/XLXI_8) | 1     |
XLXI_26/XLXI_6/XLXI_2/XLXN_14      | NONE(XLXI_26/XLXI_6/XLXI_2/XLXI_10)| 1     |
XLXI_26/XLXI_6/XLXI_2/XLXN_10      | NONE(XLXI_26/XLXI_6/XLXI_2/XLXI_9) | 1     |
XLXI_26/XLXI_6/XLXN_1              | NONE(XLXI_26/XLXI_6/XLXI_2/XLXI_8) | 1     |
XLXI_26/XLXI_7/XLXI_2/XLXN_14      | NONE(XLXI_26/XLXI_7/XLXI_2/XLXI_10)| 1     |
XLXI_26/XLXI_7/XLXI_2/XLXN_10      | NONE(XLXI_26/XLXI_7/XLXI_2/XLXI_9) | 1     |
XLXI_26/XLXI_7/XLXN_1              | NONE(XLXI_26/XLXI_7/XLXI_2/XLXI_8) | 1     |
XLXI_26/XLXI_5/XLXI_2/XLXN_14      | NONE(XLXI_26/XLXI_5/XLXI_2/XLXI_10)| 1     |
XLXI_26/XLXI_5/XLXI_2/XLXN_10      | NONE(XLXI_26/XLXI_5/XLXI_2/XLXI_9) | 1     |
XLXI_26/XLXI_5/XLXN_1              | NONE(XLXI_26/XLXI_5/XLXI_2/XLXI_8) | 1     |
XLXN_80                            | BUFGP                              | 2     |
XLXN_227                           | NONE(XLXI_45/XLXI_14/COUNT_0)      | 2     |
-----------------------------------+------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.778ns (Maximum Frequency: 359.997MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.759ns
   Maximum combinational path delay: 12.375ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_1/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_26/XLXI_1/XLXI_1/XLXI_1 (FF)
  Source Clock:      OSC falling
  Destination Clock: OSC falling

  Data Path: XLXI_26/XLXI_1/XLXI_1/XLXI_1 to XLXI_26/XLXI_1/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_26/XLXI_1/XLXI_1/XLXI_1 (XLXI_26/XLXI_1/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_26/XLXI_1/XLXI_1/XLXI_2 (XLXI_26/XLXI_1/XLXI_1/XLXN_5)
     FD:D                      0.102          XLXI_26/XLXI_1/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXN_1'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_2/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_26/XLXI_2/XLXI_1/XLXI_1 (FF)
  Source Clock:      XLXI_26/XLXN_1 falling
  Destination Clock: XLXI_26/XLXN_1 falling

  Data Path: XLXI_26/XLXI_2/XLXI_1/XLXI_1 to XLXI_26/XLXI_2/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_26/XLXI_2/XLXI_1/XLXI_1 (XLXI_26/XLXI_2/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_26/XLXI_2/XLXI_1/XLXI_2 (XLXI_26/XLXI_2/XLXI_1/XLXN_5)
     FD:D                      0.102          XLXI_26/XLXI_2/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXN_3'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_6/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_26/XLXI_6/XLXI_1/XLXI_1 (FF)
  Source Clock:      XLXI_26/XLXN_3 falling
  Destination Clock: XLXI_26/XLXN_3 falling

  Data Path: XLXI_26/XLXI_6/XLXI_1/XLXI_1 to XLXI_26/XLXI_6/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_26/XLXI_6/XLXI_1/XLXI_1 (XLXI_26/XLXI_6/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_26/XLXI_6/XLXI_1/XLXI_2 (XLXI_26/XLXI_6/XLXI_1/XLXN_5)
     FD:D                      0.102          XLXI_26/XLXI_6/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXN_2'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_7/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_26/XLXI_7/XLXI_1/XLXI_1 (FF)
  Source Clock:      XLXI_26/XLXN_2 falling
  Destination Clock: XLXI_26/XLXN_2 falling

  Data Path: XLXI_26/XLXI_7/XLXI_1/XLXI_1 to XLXI_26/XLXI_7/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_26/XLXI_7/XLXI_1/XLXI_1 (XLXI_26/XLXI_7/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_26/XLXI_7/XLXI_1/XLXI_2 (XLXI_26/XLXI_7/XLXI_1/XLXN_5)
     FD:D                      0.102          XLXI_26/XLXI_7/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXN_4'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_5/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_26/XLXI_5/XLXI_1/XLXI_1 (FF)
  Source Clock:      XLXI_26/XLXN_4 falling
  Destination Clock: XLXI_26/XLXN_4 falling

  Data Path: XLXI_26/XLXI_5/XLXI_1/XLXI_1 to XLXI_26/XLXI_5/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_26/XLXI_5/XLXI_1/XLXI_1 (XLXI_26/XLXI_5/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_26/XLXI_5/XLXI_1/XLXI_2 (XLXI_26/XLXI_5/XLXI_1/XLXN_5)
     FD:D                      0.102          XLXI_26/XLXI_5/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_1/XLXI_2/XLXN_14'
  Clock period: 2.746ns (frequency: 364.232MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.746ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_1/XLXI_2/XLXI_10 (FF)
  Destination:       XLXI_26/XLXI_1/XLXI_2/XLXI_10 (FF)
  Source Clock:      XLXI_26/XLXI_1/XLXI_2/XLXN_14 falling
  Destination Clock: XLXI_26/XLXI_1/XLXI_2/XLXN_14 falling

  Data Path: XLXI_26/XLXI_1/XLXI_2/XLXI_10 to XLXI_26/XLXI_1/XLXI_2/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  XLXI_26/XLXI_1/XLXI_2/XLXI_10 (XLXI_26/XLXN_1)
     AND2:I0->O            3   0.203   0.650  XLXI_26/XLXI_1/XLXI_2/XLXI_11 (XLXI_26/XLXI_1/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_1/XLXI_2/XLXI_10
    ----------------------------------------
    Total                      2.746ns (1.080ns logic, 1.665ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_1/XLXI_2/XLXN_10'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_1/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_26/XLXI_1/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_26/XLXI_1/XLXI_2/XLXN_10 falling
  Destination Clock: XLXI_26/XLXI_1/XLXI_2/XLXN_10 falling

  Data Path: XLXI_26/XLXI_1/XLXI_2/XLXI_9 to XLXI_26/XLXI_1/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_26/XLXI_1/XLXI_2/XLXI_9 (XLXI_26/XLXI_1/XLXI_2/XLXN_14)
     INV:I->O              2   0.568   0.616  XLXI_26/XLXI_1/XLXI_2/XLXI_13 (XLXI_26/XLXI_1/XLXI_2/XLXN_16)
     FDC:D                     0.102          XLXI_26/XLXI_1/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_1/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_1/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_26/XLXI_1/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_26/XLXI_1/XLXN_1 falling
  Destination Clock: XLXI_26/XLXI_1/XLXN_1 falling

  Data Path: XLXI_26/XLXI_1/XLXI_2/XLXI_8 to XLXI_26/XLXI_1/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_26/XLXI_1/XLXI_2/XLXI_8 (XLXI_26/XLXI_1/XLXI_2/XLXN_10)
     AND2:I1->O            3   0.223   0.650  XLXI_26/XLXI_1/XLXI_2/XLXI_11 (XLXI_26/XLXI_1/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_1/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_2/XLXI_2/XLXN_14'
  Clock period: 2.746ns (frequency: 364.232MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.746ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_2/XLXI_2/XLXI_10 (FF)
  Destination:       XLXI_26/XLXI_2/XLXI_2/XLXI_10 (FF)
  Source Clock:      XLXI_26/XLXI_2/XLXI_2/XLXN_14 falling
  Destination Clock: XLXI_26/XLXI_2/XLXI_2/XLXN_14 falling

  Data Path: XLXI_26/XLXI_2/XLXI_2/XLXI_10 to XLXI_26/XLXI_2/XLXI_2/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  XLXI_26/XLXI_2/XLXI_2/XLXI_10 (XLXI_26/XLXN_3)
     AND2:I0->O            3   0.203   0.650  XLXI_26/XLXI_2/XLXI_2/XLXI_11 (XLXI_26/XLXI_2/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_2/XLXI_2/XLXI_10
    ----------------------------------------
    Total                      2.746ns (1.080ns logic, 1.665ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_2/XLXI_2/XLXN_10'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_2/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_26/XLXI_2/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_26/XLXI_2/XLXI_2/XLXN_10 falling
  Destination Clock: XLXI_26/XLXI_2/XLXI_2/XLXN_10 falling

  Data Path: XLXI_26/XLXI_2/XLXI_2/XLXI_9 to XLXI_26/XLXI_2/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_26/XLXI_2/XLXI_2/XLXI_9 (XLXI_26/XLXI_2/XLXI_2/XLXN_14)
     INV:I->O              2   0.568   0.616  XLXI_26/XLXI_2/XLXI_2/XLXI_13 (XLXI_26/XLXI_2/XLXI_2/XLXN_16)
     FDC:D                     0.102          XLXI_26/XLXI_2/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_2/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_2/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_26/XLXI_2/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_26/XLXI_2/XLXN_1 falling
  Destination Clock: XLXI_26/XLXI_2/XLXN_1 falling

  Data Path: XLXI_26/XLXI_2/XLXI_2/XLXI_8 to XLXI_26/XLXI_2/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_26/XLXI_2/XLXI_2/XLXI_8 (XLXI_26/XLXI_2/XLXI_2/XLXN_10)
     AND2:I1->O            3   0.223   0.650  XLXI_26/XLXI_2/XLXI_2/XLXI_11 (XLXI_26/XLXI_2/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_2/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_6/XLXI_2/XLXN_14'
  Clock period: 2.746ns (frequency: 364.232MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.746ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_6/XLXI_2/XLXI_10 (FF)
  Destination:       XLXI_26/XLXI_6/XLXI_2/XLXI_10 (FF)
  Source Clock:      XLXI_26/XLXI_6/XLXI_2/XLXN_14 falling
  Destination Clock: XLXI_26/XLXI_6/XLXI_2/XLXN_14 falling

  Data Path: XLXI_26/XLXI_6/XLXI_2/XLXI_10 to XLXI_26/XLXI_6/XLXI_2/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  XLXI_26/XLXI_6/XLXI_2/XLXI_10 (XLXI_26/XLXN_2)
     AND2:I0->O            3   0.203   0.650  XLXI_26/XLXI_6/XLXI_2/XLXI_11 (XLXI_26/XLXI_6/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_6/XLXI_2/XLXI_10
    ----------------------------------------
    Total                      2.746ns (1.080ns logic, 1.665ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_6/XLXI_2/XLXN_10'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_6/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_26/XLXI_6/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_26/XLXI_6/XLXI_2/XLXN_10 falling
  Destination Clock: XLXI_26/XLXI_6/XLXI_2/XLXN_10 falling

  Data Path: XLXI_26/XLXI_6/XLXI_2/XLXI_9 to XLXI_26/XLXI_6/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_26/XLXI_6/XLXI_2/XLXI_9 (XLXI_26/XLXI_6/XLXI_2/XLXN_14)
     INV:I->O              2   0.568   0.616  XLXI_26/XLXI_6/XLXI_2/XLXI_13 (XLXI_26/XLXI_6/XLXI_2/XLXN_16)
     FDC:D                     0.102          XLXI_26/XLXI_6/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_6/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_6/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_26/XLXI_6/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_26/XLXI_6/XLXN_1 falling
  Destination Clock: XLXI_26/XLXI_6/XLXN_1 falling

  Data Path: XLXI_26/XLXI_6/XLXI_2/XLXI_8 to XLXI_26/XLXI_6/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_26/XLXI_6/XLXI_2/XLXI_8 (XLXI_26/XLXI_6/XLXI_2/XLXN_10)
     AND2:I1->O            3   0.223   0.650  XLXI_26/XLXI_6/XLXI_2/XLXI_11 (XLXI_26/XLXI_6/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_6/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_7/XLXI_2/XLXN_14'
  Clock period: 2.746ns (frequency: 364.232MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.746ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_7/XLXI_2/XLXI_10 (FF)
  Destination:       XLXI_26/XLXI_7/XLXI_2/XLXI_10 (FF)
  Source Clock:      XLXI_26/XLXI_7/XLXI_2/XLXN_14 falling
  Destination Clock: XLXI_26/XLXI_7/XLXI_2/XLXN_14 falling

  Data Path: XLXI_26/XLXI_7/XLXI_2/XLXI_10 to XLXI_26/XLXI_7/XLXI_2/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  XLXI_26/XLXI_7/XLXI_2/XLXI_10 (XLXI_26/XLXN_4)
     AND2:I0->O            3   0.203   0.650  XLXI_26/XLXI_7/XLXI_2/XLXI_11 (XLXI_26/XLXI_7/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_7/XLXI_2/XLXI_10
    ----------------------------------------
    Total                      2.746ns (1.080ns logic, 1.665ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_7/XLXI_2/XLXN_10'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_7/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_26/XLXI_7/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_26/XLXI_7/XLXI_2/XLXN_10 falling
  Destination Clock: XLXI_26/XLXI_7/XLXI_2/XLXN_10 falling

  Data Path: XLXI_26/XLXI_7/XLXI_2/XLXI_9 to XLXI_26/XLXI_7/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_26/XLXI_7/XLXI_2/XLXI_9 (XLXI_26/XLXI_7/XLXI_2/XLXN_14)
     INV:I->O              2   0.568   0.616  XLXI_26/XLXI_7/XLXI_2/XLXI_13 (XLXI_26/XLXI_7/XLXI_2/XLXN_16)
     FDC:D                     0.102          XLXI_26/XLXI_7/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_7/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_7/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_26/XLXI_7/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_26/XLXI_7/XLXN_1 falling
  Destination Clock: XLXI_26/XLXI_7/XLXN_1 falling

  Data Path: XLXI_26/XLXI_7/XLXI_2/XLXI_8 to XLXI_26/XLXI_7/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_26/XLXI_7/XLXI_2/XLXI_8 (XLXI_26/XLXI_7/XLXI_2/XLXN_10)
     AND2:I1->O            3   0.223   0.650  XLXI_26/XLXI_7/XLXI_2/XLXI_11 (XLXI_26/XLXI_7/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_7/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_5/XLXI_2/XLXN_14'
  Clock period: 2.778ns (frequency: 359.997MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.778ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_5/XLXI_2/XLXI_10 (FF)
  Destination:       XLXI_26/XLXI_5/XLXI_2/XLXI_10 (FF)
  Source Clock:      XLXI_26/XLXI_5/XLXI_2/XLXN_14 falling
  Destination Clock: XLXI_26/XLXI_5/XLXI_2/XLXN_14 falling

  Data Path: XLXI_26/XLXI_5/XLXI_2/XLXI_10 to XLXI_26/XLXI_5/XLXI_2/XLXI_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.048  XLXI_26/XLXI_5/XLXI_2/XLXI_10 (XLXN_227)
     AND2:I0->O            3   0.203   0.650  XLXI_26/XLXI_5/XLXI_2/XLXI_11 (XLXI_26/XLXI_5/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_5/XLXI_2/XLXI_10
    ----------------------------------------
    Total                      2.778ns (1.080ns logic, 1.698ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_5/XLXI_2/XLXN_10'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_5/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_26/XLXI_5/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_26/XLXI_5/XLXI_2/XLXN_10 falling
  Destination Clock: XLXI_26/XLXI_5/XLXI_2/XLXN_10 falling

  Data Path: XLXI_26/XLXI_5/XLXI_2/XLXI_9 to XLXI_26/XLXI_5/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_26/XLXI_5/XLXI_2/XLXI_9 (XLXI_26/XLXI_5/XLXI_2/XLXN_14)
     INV:I->O              2   0.568   0.616  XLXI_26/XLXI_5/XLXI_2/XLXI_13 (XLXI_26/XLXI_5/XLXI_2/XLXN_16)
     FDC:D                     0.102          XLXI_26/XLXI_5/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_26/XLXI_5/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_26/XLXI_5/XLXI_2/XLXI_8 (FF)
  Destination:       XLXI_26/XLXI_5/XLXI_2/XLXI_8 (FF)
  Source Clock:      XLXI_26/XLXI_5/XLXN_1 falling
  Destination Clock: XLXI_26/XLXI_5/XLXN_1 falling

  Data Path: XLXI_26/XLXI_5/XLXI_2/XLXI_8 to XLXI_26/XLXI_5/XLXI_2/XLXI_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_26/XLXI_5/XLXI_2/XLXI_8 (XLXI_26/XLXI_5/XLXI_2/XLXN_10)
     AND2:I1->O            3   0.223   0.650  XLXI_26/XLXI_5/XLXI_2/XLXI_11 (XLXI_26/XLXI_5/XLXI_2/XLXN_7)
     FDC:CLR                   0.430          XLXI_26/XLXI_5/XLXI_2/XLXI_8
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_80'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            XLXI_34/XLXI_14/COUNT_0 (FF)
  Destination:       XLXI_34/XLXI_14/COUNT_0 (FF)
  Source Clock:      XLXN_80 rising
  Destination Clock: XLXN_80 rising

  Data Path: XLXI_34/XLXI_14/COUNT_0 to XLXI_34/XLXI_14/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   0.882  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          COUNT_0
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_227'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_45/XLXI_14/COUNT_0 (FF)
  Destination:       XLXI_45/XLXI_14/COUNT_0 (FF)
  Source Clock:      XLXN_227 rising
  Destination Clock: XLXN_227 rising

  Data Path: XLXI_45/XLXI_14/COUNT_0 to XLXI_45/XLXI_14/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  COUNT_0 (COUNT_0)
     INV:I->O              1   0.206   0.579  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          COUNT_0
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_80'
  Total number of paths / destination ports: 612 / 7
-------------------------------------------------------------------------
Offset:              10.759ns (Levels of Logic = 10)
  Source:            XLXI_34/XLXI_14/COUNT_0 (FF)
  Destination:       SEVSEG<2> (PAD)
  Source Clock:      XLXN_80 rising

  Data Path: XLXI_34/XLXI_14/COUNT_0 to SEVSEG<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   0.882  COUNT_0 (COUNT_0)
     end scope: 'XLXI_34/XLXI_14:Q0'
     INV:I->O              1   0.568   0.579  XLXI_79 (XLXN_260)
     INV:I->O              1   0.568   0.580  XLXI_77 (C<0>)
     begin scope: 'XLXI_47_0:D3'
     LUT5:I4->O           15   0.205   1.210  Mmux_O11 (O)
     end scope: 'XLXI_47_0:O'
     begin scope: 'XLXI_24/XLXI_1:A0'
     LUT4:I1->O            3   0.205   1.015  Mmux_d_tmp41 (D12)
     end scope: 'XLXI_24/XLXI_1:D12'
     OR4:I0->O             1   0.203   0.579  XLXI_24/XLXI_25 (XLXI_24/G)
     INV:I->O              1   0.568   0.579  XLXI_24/XLXI_33 (SEVSEG_6_OBUF)
     OBUF:I->O                 2.571          SEVSEG_6_OBUF (SEVSEG<6>)
    ----------------------------------------
    Total                     10.759ns (5.335ns logic, 5.424ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_227'
  Total number of paths / destination ports: 278 / 10
-------------------------------------------------------------------------
Offset:              9.899ns (Levels of Logic = 9)
  Source:            XLXI_45/XLXI_14/COUNT_1 (FF)
  Destination:       SEVSEG<6> (PAD)
  Source Clock:      XLXN_227 rising

  Data Path: XLXI_45/XLXI_14/COUNT_1 to SEVSEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  COUNT_1 (COUNT_1)
     end scope: 'XLXI_45/XLXI_14:Q1'
     BUF:I->O              7   0.568   1.118  XLXI_54 (XLXN_223)
     begin scope: 'XLXI_47_1:S1'
     LUT5:I0->O           15   0.203   1.229  Mmux_O11 (O)
     end scope: 'XLXI_47_1:O'
     begin scope: 'XLXI_24/XLXI_1:A1'
     LUT4:I0->O            3   0.203   1.015  Mmux_d_tmp41 (D12)
     end scope: 'XLXI_24/XLXI_1:D12'
     OR4:I0->O             1   0.203   0.579  XLXI_24/XLXI_25 (XLXI_24/G)
     INV:I->O              1   0.568   0.579  XLXI_24/XLXI_33 (SEVSEG_6_OBUF)
     OBUF:I->O                 2.571          SEVSEG_6_OBUF (SEVSEG<6>)
    ----------------------------------------
    Total                      9.899ns (4.763ns logic, 5.136ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7598 / 23
-------------------------------------------------------------------------
Delay:               12.375ns (Levels of Logic = 13)
  Source:            A<0> (PAD)
  Destination:       SEVSEG<6> (PAD)

  Data Path: A<0> to SEVSEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  A_0_IBUF (A_0_IBUF)
     begin scope: 'XLXI_42/XLXI_10/XLXI_2:I<0>'
     INV:I->O              1   0.206   0.579  O<0>1_INV_0 (O<0>)
     end scope: 'XLXI_42/XLXI_10/XLXI_2:O<0>'
     INV:I->O              1   0.568   0.924  XLXI_42/XLXI_10/XLXI_5_0 (XLXN_14<1>)
     begin scope: 'XLXI_17_1:D3'
     LUT6:I1->O            1   0.203   0.808  Mmux_O11 (O)
     end scope: 'XLXI_17_1:O'
     begin scope: 'XLXI_47_1:D0'
     LUT5:I2->O           15   0.205   1.229  Mmux_O11 (O)
     end scope: 'XLXI_47_1:O'
     begin scope: 'XLXI_24/XLXI_1:A1'
     LUT4:I0->O            3   0.203   1.015  Mmux_d_tmp41 (D12)
     end scope: 'XLXI_24/XLXI_1:D12'
     OR4:I0->O             1   0.203   0.579  XLXI_24/XLXI_25 (XLXI_24/G)
     INV:I->O              1   0.568   0.579  XLXI_24/XLXI_33 (SEVSEG_6_OBUF)
     OBUF:I->O                 2.571          SEVSEG_6_OBUF (SEVSEG<6>)
    ----------------------------------------
    Total                     12.375ns (5.949ns logic, 6.426ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_1/XLXI_2/XLXN_10
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_1/XLXI_2/XLXN_10|         |         |    2.312|         |
XLXI_26/XLXI_1/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_1/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_1/XLXI_2/XLXN_14
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_1/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_1/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_1/XLXN_1
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_1/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_1/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_2/XLXI_2/XLXN_10
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_2/XLXI_2/XLXN_10|         |         |    2.312|         |
XLXI_26/XLXI_2/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_2/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_2/XLXI_2/XLXN_14
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_2/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_2/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_2/XLXN_1
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_2/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_2/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_5/XLXI_2/XLXN_10
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_5/XLXI_2/XLXN_10|         |         |    2.312|         |
XLXI_26/XLXI_5/XLXI_2/XLXN_14|         |         |    2.778|         |
XLXI_26/XLXI_5/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_5/XLXI_2/XLXN_14
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_5/XLXI_2/XLXN_14|         |         |    2.778|         |
XLXI_26/XLXI_5/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_5/XLXN_1
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_5/XLXI_2/XLXN_14|         |         |    2.778|         |
XLXI_26/XLXI_5/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_6/XLXI_2/XLXN_10
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_6/XLXI_2/XLXN_10|         |         |    2.312|         |
XLXI_26/XLXI_6/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_6/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_6/XLXI_2/XLXN_14
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_6/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_6/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_6/XLXN_1
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_6/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_6/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_7/XLXI_2/XLXN_10
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_7/XLXI_2/XLXN_10|         |         |    2.312|         |
XLXI_26/XLXI_7/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_7/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_7/XLXI_2/XLXN_14
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_7/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_7/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXI_7/XLXN_1
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_26/XLXI_7/XLXI_2/XLXN_14|         |         |    2.746|         |
XLXI_26/XLXI_7/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_26/XLXN_1 |         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_26/XLXN_2 |         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_26/XLXN_3 |         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_26/XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_26/XLXN_4 |         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_227
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_227       |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_80
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_80        |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.69 secs
 
--> 

Total memory usage is 4518504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   10 (   0 filtered)

