<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: include/arch/arm/atmel/at91sam9g45.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('at91sam9g45_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">at91sam9g45.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="v5te_8h_source.html">arch/arm/v5te.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__rtc_8h_source.html">arch/arm/atmel/at91_rtc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__ecc_8h_source.html">arch/arm/atmel/at91_ecc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__ebi_8h_source.html">arch/arm/atmel/at91_ebi.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__tc_8h_source.html">arch/arm/atmel/at91_tc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__us_8h_source.html">arch/arm/atmel/at91_us.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__dbgu_8h_source.html">arch/arm/atmel/at91_dbgu.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="arch_2arm_2atmel_2at91__emac_8h_source.html">arch/arm/atmel/at91_emac.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="arch_2arm_2atmel_2at91__spi_8h_source.html">arch/arm/atmel/at91_spi.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__aic_8h_source.html">arch/arm/atmel/at91_aic.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__pio_8h_source.html">arch/arm/atmel/at91_pio.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__pmc_8h_source.html">arch/arm/atmel/at91_pmc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__rstc_8h_source.html">arch/arm/atmel/at91_rstc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__wdt_8h_source.html">arch/arm/atmel/at91_wdt.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__ssc_8h_source.html">arch/arm/atmel/at91_ssc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__twi_8h_source.html">arch/arm/atmel/at91_twi.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__smc_8h_source.html">arch/arm/atmel/at91_smc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="arch_2arm_2atmel_2at91__mci_8h_source.html">arch/arm/atmel/at91_mci.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__matrix_8h_source.html">arch/arm/atmel/at91_matrix.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__ccfg_8h_source.html">arch/arm/atmel/at91_ccfg.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__sdramc_8h_source.html">arch/arm/atmel/at91_sdramc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">arch/arm/atmel/at91_adc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__pit_8h_source.html">arch/arm/atmel/at91_pit.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__lcdc_8h_source.html">arch/arm/atmel/at91_lcdc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="at91__tsadcc_8h_source.html">arch/arm/atmel/at91_tsadcc.h</a>&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for at91sam9g45.h:</div>
<div class="dyncontent">
<div class="center"><img src="at91sam9g45_8h__incl.png" border="0" usemap="#include_2arch_2arm_2atmel_2at91sam9g45_8h" alt=""/></div>
<map name="include_2arch_2arm_2atmel_2at91sam9g45_8h" id="include_2arch_2arm_2atmel_2at91sam9g45_8h">
<area shape="rect" id="node3" href="v5te_8h.html" title="ARM9 specific features." alt="" coords="5,81,112,106"/><area shape="rect" id="node5" href="at91__rtc_8h.html" title="arch/arm/atmel/at91_rtc.h" alt="" coords="136,81,299,106"/><area shape="rect" id="node7" href="at91__ecc_8h.html" title="arch/arm/atmel/at91_ecc.h" alt="" coords="323,81,491,106"/><area shape="rect" id="node9" href="at91__ebi_8h.html" title="arch/arm/atmel/at91_ebi.h" alt="" coords="515,81,681,106"/><area shape="rect" id="node11" href="at91__tc_8h.html" title="arch/arm/atmel/at91_tc.h" alt="" coords="706,81,864,106"/><area shape="rect" id="node13" href="at91__us_8h.html" title="arch/arm/atmel/at91_us.h" alt="" coords="889,81,1052,106"/><area shape="rect" id="node15" href="at91__dbgu_8h.html" title="arch/arm/atmel/at91_dbgu.h" alt="" coords="1077,81,1253,106"/><area shape="rect" id="node17" href="arch_2arm_2atmel_2at91__emac_8h.html" title="arch/arm/atmel/at91_emac.h" alt="" coords="1278,81,1457,106"/><area shape="rect" id="node19" href="arch_2arm_2atmel_2at91__spi_8h.html" title="arch/arm/atmel/at91_spi.h" alt="" coords="1482,81,1648,106"/><area shape="rect" id="node21" href="at91__aic_8h.html" title="arch/arm/atmel/at91_aic.h" alt="" coords="1673,81,1839,106"/><area shape="rect" id="node23" href="at91__pio_8h.html" title="arch/arm/atmel/at91_pio.h" alt="" coords="1863,81,2029,106"/><area shape="rect" id="node25" href="at91__pmc_8h.html" title="arch/arm/atmel/at91_pmc.h" alt="" coords="2055,81,2228,106"/><area shape="rect" id="node27" href="at91__rstc_8h.html" title="arch/arm/atmel/at91_rstc.h" alt="" coords="2253,81,2421,106"/><area shape="rect" id="node29" href="at91__wdt_8h.html" title="arch/arm/atmel/at91_wdt.h" alt="" coords="2447,81,2615,106"/><area shape="rect" id="node31" href="at91__ssc_8h.html" title="arch/arm/atmel/at91_ssc.h" alt="" coords="2639,81,2808,106"/><area shape="rect" id="node33" href="at91__twi_8h.html" title="arch/arm/atmel/at91_twi.h" alt="" coords="2833,81,2996,106"/><area shape="rect" id="node35" href="at91__smc_8h.html" title="arch/arm/atmel/at91_smc.h" alt="" coords="3021,81,3195,106"/><area shape="rect" id="node37" href="arch_2arm_2atmel_2at91__mci_8h.html" title="arch/arm/atmel/at91_mci.h" alt="" coords="3219,81,3388,106"/><area shape="rect" id="node39" href="at91__matrix_8h.html" title="arch/arm/atmel/at91_matrix.h" alt="" coords="3413,81,3595,106"/><area shape="rect" id="node41" href="at91__ccfg_8h.html" title="arch/arm/atmel/at91_ccfg.h" alt="" coords="3620,81,3791,106"/><area shape="rect" id="node43" href="at91__sdramc_8h.html" title="arch/arm/atmel/at91_sdramc.h" alt="" coords="3815,81,4005,106"/><area shape="rect" id="node45" href="arch_2arm_2atmel_2at91__adc_8h.html" title="arch/arm/atmel/at91_adc.h" alt="" coords="4030,81,4199,106"/><area shape="rect" id="node47" href="at91__pit_8h.html" title="arch/arm/atmel/at91_pit.h" alt="" coords="4224,81,4387,106"/><area shape="rect" id="node49" href="at91__lcdc_8h.html" title="arch/arm/atmel/at91_lcdc.h" alt="" coords="4411,81,4581,106"/><area shape="rect" id="node51" href="at91__tsadcc_8h.html" title="arch/arm/atmel/at91_tsadcc.h" alt="" coords="4606,81,4791,106"/></map>
</div>
</div>
<p><a href="at91sam9g45_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x100000UL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ad35c1036b7f001b47306c58a18329400">RAM_BASE</a>&#160;&#160;&#160;0x200000UL</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#afec509e5e93d87d64410fec6275b0149">NAND_FLASH_BASE</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#afe7f31e7507ba4eff769c53c65eb54b1">LCDC_BASE</a>&#160;&#160;&#160;0x00500000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USB device port base address.  <a href="#afe7f31e7507ba4eff769c53c65eb54b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a5fded4883230158775d3eb6f987922be">UDP_BASE</a>&#160;&#160;&#160;0xFFF78000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USB device port base address.  <a href="#a5fded4883230158775d3eb6f987922be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a06e62ae0435abbcb3fb1150edd27ea74">TC_BASE</a>&#160;&#160;&#160;0xFFF7C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter base address. (TC0-TC2)  <a href="#a06e62ae0435abbcb3fb1150edd27ea74"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ac9527563a773170f337a0fe90c315ac4">MCI_BASE</a>&#160;&#160;&#160;0xFFF80000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MMC/SDCard interface base address. (MCI0)  <a href="#ac9527563a773170f337a0fe90c315ac4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#adc5197ae8715bf77a793b38331e3e94b">TWI_BASE</a>&#160;&#160;&#160;0xFFF84000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two-wire interface base address. (TWI0-TWI1)  <a href="#adc5197ae8715bf77a793b38331e3e94b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ac0876dab14e1a1017ec198c230ada762">USART0_BASE</a>&#160;&#160;&#160;0xFFF8C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 0 base address.  <a href="#ac0876dab14e1a1017ec198c230ada762"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;0xFFF90000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 1 base address.  <a href="#a86162ab3f740db9026c1320d46938b4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;0xFFF94000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 2 base address.  <a href="#ade83162a04bca0b15b39018a8e8ec090"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#abe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;0xFFF98000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 2 base address.  <a href="#abe0d6539ac0026d598274ee7f45b0251"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ab643f676ca8d6eae0b69f493697449b2">SSC_BASE</a>&#160;&#160;&#160;0xFFF9C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial synchronous controller base address. (SSC0-SSC1)  <a href="#ab643f676ca8d6eae0b69f493697449b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#adeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&#160;&#160;&#160;0xFFFA4000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 0 base address.  <a href="#adeaa49ab944c7dcae2a868b0450232c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;0xFFFA8000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 1 base address.  <a href="#a50cd8b47929f18b05efbd0f41253bf8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a09449141f0dec49a314432016cb51101">AC97_BASE</a>&#160;&#160;&#160;0xFFFAC000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">AC97 Codec interface.  <a href="#a09449141f0dec49a314432016cb51101"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ac7de1fc98db090a8a2c8fcbf886717be">TSADCC_BASE</a>&#160;&#160;&#160;0xFFFB0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Touch screen ADC controller.  <a href="#ac7de1fc98db090a8a2c8fcbf886717be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a354c2604d296625024591a8fd0ca5a94">ISI_BASE</a>&#160;&#160;&#160;0xFFFB4000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor interface base address.  <a href="#a354c2604d296625024591a8fd0ca5a94"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a7a62ac8f44be9303f9902c4dc6b9cee5">PWMC_BASE</a>&#160;&#160;&#160;0xFFFB8000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM controller base address.  <a href="#a7a62ac8f44be9303f9902c4dc6b9cee5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ac7ecf1c950ec610d7aafcf978a6f5e63">EMAC_BASE</a>&#160;&#160;&#160;0xFFFBC000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EMAC base address.  <a href="#ac7ecf1c950ec610d7aafcf978a6f5e63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a8c1248c407a28b1627bffc96e980f4f5">TRNG_BASE</a>&#160;&#160;&#160;0xFFFCC000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True random number generator.  <a href="#a8c1248c407a28b1627bffc96e980f4f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#adc1735c44eb4f6dd5f49d5fe501c9342">MCI1_BASE</a>&#160;&#160;&#160;0xFFFD0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MMC/SDCard interface base address. (MCI1)  <a href="#adc1735c44eb4f6dd5f49d5fe501c9342"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#afa35362112256febc5abd1efab8aa78e">TC345_BASE</a>&#160;&#160;&#160;0xFFFD4000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter base address. (TC3-TC5)  <a href="#afa35362112256febc5abd1efab8aa78e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a8bd709fcb70d3faef2f38c32943431af">DDRSDRC1_BASE</a>&#160;&#160;&#160;0xFFFFE400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DDRSDRC1 base address.  <a href="#a8bd709fcb70d3faef2f38c32943431af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#abfcf96d7bb6eb7e9eb782e2f2917eac0">DDRSDRC0_BASE</a>&#160;&#160;&#160;0xFFFFE600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DDRSDRC0 base address.  <a href="#abfcf96d7bb6eb7e9eb782e2f2917eac0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a683c9b3b5d9d94fb1ac7c4c18f5aff44">SMC_BASE</a>&#160;&#160;&#160;0xFFFFE800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SMC base address.  <a href="#a683c9b3b5d9d94fb1ac7c4c18f5aff44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a096dcc80deb3676aeb5d5b8db13cfeba">MATRIX_BASE</a>&#160;&#160;&#160;0xFFFFEA00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MATRIX base address.  <a href="#a096dcc80deb3676aeb5d5b8db13cfeba"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a8064c4f3d53dd221f4c579350ac73e0c">DMAC_BASE</a>&#160;&#160;&#160;0xFFFFEC00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller base address.  <a href="#a8064c4f3d53dd221f4c579350ac73e0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a942d53df0dfb2b8921ef4c7a61704c10">DBGU_BASE</a>&#160;&#160;&#160;0xFFFFEE00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DBGU base address.  <a href="#a942d53df0dfb2b8921ef4c7a61704c10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a73e8c639f520378d9230fa591f4f3ce4">AIC_BASE</a>&#160;&#160;&#160;0xFFFFF000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">AIC base address.  <a href="#a73e8c639f520378d9230fa591f4f3ce4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a54c038f709c7b1ceacc393de9789e401">PIOA_BASE</a>&#160;&#160;&#160;0xFFFFF200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PIO A base address.  <a href="#a54c038f709c7b1ceacc393de9789e401"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#af1e6efc73a0679ae21ab55f4789bf812">PIOB_BASE</a>&#160;&#160;&#160;0xFFFFF400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PIO B base address.  <a href="#af1e6efc73a0679ae21ab55f4789bf812"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a0728eba356663e31acf2256add705261">PIOC_BASE</a>&#160;&#160;&#160;0xFFFFF600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PIO C base address.  <a href="#a0728eba356663e31acf2256add705261"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a78fccf02dc5311ac7a2d78e2426087f1">PIOD_BASE</a>&#160;&#160;&#160;0xFFFFF800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PIO D base address.  <a href="#a78fccf02dc5311ac7a2d78e2426087f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#afba9f185895c843bd22ab91fa3df58dc">PIOE_BASE</a>&#160;&#160;&#160;0xFFFFFA00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PIO E base address.  <a href="#afba9f185895c843bd22ab91fa3df58dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a4e92bd47dc68cc81e62c344586a4cdfa">PMC_BASE</a>&#160;&#160;&#160;0xFFFFFC00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC base address.  <a href="#a4e92bd47dc68cc81e62c344586a4cdfa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ad19530570ec1dbb633f0cf23dca69024">RSTC_BASE</a>&#160;&#160;&#160;0xFFFFFD00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Resect controller register base address.  <a href="#ad19530570ec1dbb633f0cf23dca69024"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a6323a4d7c45cc5d947e239dff5fea157">SHDWC_BASE</a>&#160;&#160;&#160;0xFFFFFD10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Shutdown controller.  <a href="#a6323a4d7c45cc5d947e239dff5fea157"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#af94adec5c52236a594efcca584d58dd4">RTT_BASE</a>&#160;&#160;&#160;0xFFFFFD20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Realtime timer base address.  <a href="#af94adec5c52236a594efcca584d58dd4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#af00b86ba33a2cfe7bb100b4f01905f41">PIT_BASE</a>&#160;&#160;&#160;0xFFFFFD30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Periodic interval timer base address.  <a href="#af00b86ba33a2cfe7bb100b4f01905f41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#af99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&#160;&#160;&#160;0xFFFFFD40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch Dog register base address.  <a href="#af99229879e6e3249a0ab9bcefcaf208b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ac3d0bc67a6befc34f698cd58ebe20b64">SCKCR_BASE</a>&#160;&#160;&#160;0xFFFFFD50</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow clock control register.  <a href="#ac3d0bc67a6befc34f698cd58ebe20b64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ae6decd697e1d6411f95e1e056fae0fb2">GPBR_BASE</a>&#160;&#160;&#160;0xFFFFFD60</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose backup registers.  <a href="#ae6decd697e1d6411f95e1e056fae0fb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;0xFFFFFDB0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC.  <a href="#a4265e665d56225412e57a61d87417022"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ac7f9c203145cfc268ee2eb0dc8563370">ECC_BASE</a>&#160;&#160;&#160;0xFFFFE200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC base address.  <a href="#ac7f9c203145cfc268ee2eb0dc8563370"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a9e5ebcb4e1ad2a31a6c013f04bf717e7">PERIPH_RPR_OFF</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive pointer register offset.  <a href="#a9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ad417b7a5db47291c51c61cd4794a8fd1">PERIPH_RCR_OFF</a>&#160;&#160;&#160;0x00000104</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive counter register offset.  <a href="#ad417b7a5db47291c51c61cd4794a8fd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a53d79bc36b0947d23aa03d10861331b3">PERIPH_TPR_OFF</a>&#160;&#160;&#160;0x00000108</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit pointer register offset.  <a href="#a53d79bc36b0947d23aa03d10861331b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#acc7c2fbb7d13ebb4d8b49bea09fd50cc">PERIPH_TCR_OFF</a>&#160;&#160;&#160;0x0000010C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit counter register offset.  <a href="#acc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a18abbb766ae7630d80ef58533489acf9">PERIPH_RNPR_OFF</a>&#160;&#160;&#160;0x00000110</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive next pointer register offset.  <a href="#a18abbb766ae7630d80ef58533489acf9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#aea3a16fef442546c9de0ed7d936ca306">PERIPH_RNCR_OFF</a>&#160;&#160;&#160;0x00000114</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive next counter register offset.  <a href="#aea3a16fef442546c9de0ed7d936ca306"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a33c726860491bfa52d657db28820ac22">PERIPH_TNPR_OFF</a>&#160;&#160;&#160;0x00000118</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit next pointer register offset.  <a href="#a33c726860491bfa52d657db28820ac22"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a72382109184b7934b62da1522d5e3d4f">PERIPH_TNCR_OFF</a>&#160;&#160;&#160;0x0000011C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit next counter register offset.  <a href="#a72382109184b7934b62da1522d5e3d4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#adf0969a953a3bccb702614a583258cc6">PERIPH_PTCR_OFF</a>&#160;&#160;&#160;0x00000120</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PDC transfer control register offset.  <a href="#adf0969a953a3bccb702614a583258cc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a9b8b8b39ce36ee513a98c01c8f120b75">PERIPH_PTSR_OFF</a>&#160;&#160;&#160;0x00000124</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PDC transfer status register offset.  <a href="#a9b8b8b39ce36ee513a98c01c8f120b75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a12b12457da932ae50e4d458ee84d74f8">PDC_RXTEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver transfer enable.  <a href="#a12b12457da932ae50e4d458ee84d74f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a3dcf124d2fcec6d22229cc448e77327d">PDC_RXTDIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver transfer disable.  <a href="#a3dcf124d2fcec6d22229cc448e77327d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ae6665ed39ca65884beef3b32788f8ce8">PDC_TXTEN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter transfer enable.  <a href="#ae6665ed39ca65884beef3b32788f8ce8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a5cc11151483115a4839a482ce9558560">PDC_TXTDIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter transfer disable.  <a href="#a5cc11151483115a4839a482ce9558560"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ad49fdd639d2245c75c6b45c7d61e2548">DBGU_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#acfa7b7b88fa60dde8c8a6a5f810b1e9f">SPI_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a0857e7c3721c00e65e379192bc3dd049">SSC_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ac8e8f46a10f11848d059c194bc9221a7">USART_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a2cddd14ad548eda82bff60187a62e37a">USART_HAS_MODE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#ad91933758432b9c8ffab23cc5c8756bc">MCI_HAS_PDC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#adddb729531f866e84f2198f21c2a5276">PMC_HAS_PLLB</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#adde13a6a30f6c379ff0e8bf628f52f59">PMC_HAS_MDIV</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a86c42949074020be82f67ce80083e78b">EBI_HAS_CSA</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a169eb43a9587f3fbf6c5f87f9c8cf8d2">PIO_HAS_MULTIDRIVER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a0a5d1ad4bf6f92b4b612033cddd83185">PIO_HAS_PULLUP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a410aab2edfb45736f180a63a31b7488b">PIO_HAS_PERIPHERALSELECT</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91sam9g45_8h.html#a187a717abf2eb72d7c18c3a2e6035612">PIO_HAS_OUTPUTWRITEENABLE</a></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Peripheral Identifiers and Interrupts</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8b68e69dab74b6e96bfb83449bf36ffb">FIQ_ID</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast interrupt.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8b68e69dab74b6e96bfb83449bf36ffb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga52c2e29f1df2df2a5b0d271905b72402">SYSC_ID</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga52c2e29f1df2df2a5b0d271905b72402"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaccea91b3060044876bcd339c871ae392">PIOA_ID</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel I/O controller A.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaccea91b3060044876bcd339c871ae392"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa83b5894e7b8056adc1ed310e1538d0a">PIOB_ID</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel I/O controller B.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa83b5894e7b8056adc1ed310e1538d0a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gace9575e45dc07551e3852abb69c1666c">PIOC_ID</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel I/O controller C.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gace9575e45dc07551e3852abb69c1666c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga607849d431d898bb3c7c70bbc0f9b3ed">PIODE_ID</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel I/O controller C.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga607849d431d898bb3c7c70bbc0f9b3ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga43501a3efa09816f61f6ccea8055cdae">RNG_ID</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to digital converter.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga43501a3efa09816f61f6ccea8055cdae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaea2b4def6f333bf12e9ad77d5f97d3ca">US0_ID</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 0.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaea2b4def6f333bf12e9ad77d5f97d3ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3195ad24b74a05eed40fdd6d481fd79a">US1_ID</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 1.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3195ad24b74a05eed40fdd6d481fd79a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga689525fa3b6aaa7cceab343d4311afd7">US2_ID</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 2.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga689525fa3b6aaa7cceab343d4311afd7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8243d55067c944405e7fd92fb05d7734">US3_ID</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART 3.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8243d55067c944405e7fd92fb05d7734"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gadc5a6a7de7cf5ecab1c81cda4a20e5a1">MCI0_ID</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MMC interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gadc5a6a7de7cf5ecab1c81cda4a20e5a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga36e940ff8affe67f459bde6ee9107406">TWI0_ID</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga36e940ff8affe67f459bde6ee9107406"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gadf563a7cd48b5c2c726075694f14785f">TWI1_ID</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gadf563a7cd48b5c2c726075694f14785f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5492a6fef1f50dd330ca4dcff44c082c">SPI0_ID</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial peripheral 0.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5492a6fef1f50dd330ca4dcff44c082c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga818e98e55d3f2a4d004c8d2f70d8feb4">SPI1_ID</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial peripheral 1.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga818e98e55d3f2a4d004c8d2f70d8feb4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaeefe16b06b64cc7b7e1e1478fc2b619f">SSC0_ID</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial peripheral interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaeefe16b06b64cc7b7e1e1478fc2b619f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga84daab7c3c71330af7b21ad7cf6531f8">SSC1_ID</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial peripheral interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga84daab7c3c71330af7b21ad7cf6531f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gae8d162c6112aa589270dd080ff87b97e">TC0_ID</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 0.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gae8d162c6112aa589270dd080ff87b97e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaf56431cefe6df0cb68d9dc8501ba9e2b">TC1_ID</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 1.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaf56431cefe6df0cb68d9dc8501ba9e2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga16c644de948c39619ada7450acff7e57">TC2_ID</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 2.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga16c644de948c39619ada7450acff7e57"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga16b390bcef234a9952de4bdb13c4362b">TC3_ID</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 3.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga16b390bcef234a9952de4bdb13c4362b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gace10c2f6d5f312924eacb82b9e4058a4">TC4_ID</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 4.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gace10c2f6d5f312924eacb82b9e4058a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga389f5dbb8573402dd2d5ca1cd655f6a8">TC5_ID</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 5.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga389f5dbb8573402dd2d5ca1cd655f6a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gae83a2d5494a01f6c6861a7852d614347">PWMC_ID</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulation Controller.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gae83a2d5494a01f6c6861a7852d614347"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2ee043c340bbbadda85272d61fd2388a">TSADCC_ID</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Touch Screen ADC Controller.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2ee043c340bbbadda85272d61fd2388a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga76df64e3b9ce82e7b16d464cb03cf75d">DMA_ID</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga76df64e3b9ce82e7b16d464cb03cf75d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gadb16e9ce99816e859e5aee66ce2568d8">UHP_ID</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USB host port.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gadb16e9ce99816e859e5aee66ce2568d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga9ea5f979a0311ba6ba69da2e157f6991">LCDC_ID</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD controller.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga9ea5f979a0311ba6ba69da2e157f6991"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3da6c3de3428ae66187c6eb2c3b71587">AC97_ID</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">AC97 controller.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3da6c3de3428ae66187c6eb2c3b71587"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2ee2dc291bbe35cf3d1764d795c04f76">EMAC_ID</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2ee2dc291bbe35cf3d1764d795c04f76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga45767fafe7a4c1b02da9c1b37cf9682b">ISI_ID</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga45767fafe7a4c1b02da9c1b37cf9682b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gadad65b44e8813444555b9e1253eda0c9">UDP_ID</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USB device port.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gadad65b44e8813444555b9e1253eda0c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad4647e21701f78fac8330c390fd2a8ac">MCI1_ID</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MMC interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gad4647e21701f78fac8330c390fd2a8ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4b4803976b78fdb0574b8eedc448d927">IRQ0_ID</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt 0.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4b4803976b78fdb0574b8eedc448d927"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gabc916ef475c496677ec9e55919f2c3e9">TWI_ID</a>&#160;&#160;&#160;TWI0_ID</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gabc916ef475c496677ec9e55919f2c3e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga7f6044b25b3962ce4f8d7c09d4b29871">MCI_ID</a>&#160;&#160;&#160;MCI0_ID</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MMC interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga7f6044b25b3962ce4f8d7c09d4b29871"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3812f94a9188822c4b6fcacd1a3d3bdf">SSC_ID</a>&#160;&#160;&#160;SSC0_ID</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial peripheral interface.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3812f94a9188822c4b6fcacd1a3d3bdf"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
USART Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8014b21788f440210ff5376a1fcb9785">PB16_SCK0_B</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8014b21788f440210ff5376a1fcb9785"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gacf76fdee7f60c337e46578eb857b0557">PB19_TXD0_A</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gacf76fdee7f60c337e46578eb857b0557"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa40039131ea850c8eed96e7feb89a452">PB18_RXD0_A</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa40039131ea850c8eed96e7feb89a452"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gacec6e08349328c88cfca0a0affc1a43d">PB15_CTS0_B</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 clear to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gacec6e08349328c88cfca0a0affc1a43d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gab381f3d14f81e2d992e20919f7a81a7a">PB17_RTS0_B</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 request to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gab381f3d14f81e2d992e20919f7a81a7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga0d47b827f1f52c8897a61271fe95e15b">PD29_SCK1_B</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga0d47b827f1f52c8897a61271fe95e15b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4f188915e9e970c163e42ac1ea2ec975">PB4_TXD1_A</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4f188915e9e970c163e42ac1ea2ec975"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5d7c1f2dd7a830321bdf7e3af37add62">PB5_RXD1_A</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5d7c1f2dd7a830321bdf7e3af37add62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga7ac470b2a61e2a1cf00df1863a599910">PD17_CTS1_A</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 clear to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga7ac470b2a61e2a1cf00df1863a599910"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2b862287cd1e899ffa0f1ebbcbec52f7">PD16_RTS1_A</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 request to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2b862287cd1e899ffa0f1ebbcbec52f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2a25d1377f62d50c42ae3d84f0d3ba2f">PD30_SCK2_B</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2a25d1377f62d50c42ae3d84f0d3ba2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5acbb99d3997fec1c560a69bf3b69b61">PB6_TXD2_A</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5acbb99d3997fec1c560a69bf3b69b61"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga16f2c015f96bc7cb1ef86b94f2e6bcf2">PB7_RXD2_A</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga16f2c015f96bc7cb1ef86b94f2e6bcf2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga712d7a77410fe8eb0b5b807104afa784">PC11_CTS2_B</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 clear to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga712d7a77410fe8eb0b5b807104afa784"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga169d8810d2e54f3e98f5f93a4543ea41">PC9_RTS2_B</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 request to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga169d8810d2e54f3e98f5f93a4543ea41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga76beb0147cc0e3096093d0e1edf31cdd">PA22_SCK3_B</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga76beb0147cc0e3096093d0e1edf31cdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa4f352aeca009bb518dd4a0f2e3a2702">PB8_TXD3_A</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa4f352aeca009bb518dd4a0f2e3a2702"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gadb46a5417f86378be5b433a3717b56c3">PB9_RXD3_A</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gadb46a5417f86378be5b433a3717b56c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga962a56f7e3189765ccd3ea552209b351">PA24_CTS3_B</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 clear to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga962a56f7e3189765ccd3ea552209b351"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga27e65ac9e1ff64de0626f581b52200eb">PA23_RTS3_B</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 request to send pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga27e65ac9e1ff64de0626f581b52200eb"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SPI Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad5493862e8a4a9803ebc2d418d0195c6">PB0_SPI0_MISO_A</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 master input slave output pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gad5493862e8a4a9803ebc2d418d0195c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gac4b7766d5ff5544a448e1e0bcc65ef41">PB1_SPI0_MOSI_A</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 master output slave input pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gac4b7766d5ff5544a448e1e0bcc65ef41"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga899144a926a25db23c8b97769ef77895">PB2_SPI0_SPCK_A</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga899144a926a25db23c8b97769ef77895"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa361f4982cc220ed68bb016cb74a240d">PB3_SPI0_NPCS0_A</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 chip select 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa361f4982cc220ed68bb016cb74a240d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga964c4240de52f0c37b7dc14a9bb1ad34">PB18_SPI0_NPCS1_B</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 chip select 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga964c4240de52f0c37b7dc14a9bb1ad34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gab5c4d9baa715fa2af1b4e4d69b609128">PD24_SPI0_NPCS1_A</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 chip select 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gab5c4d9baa715fa2af1b4e4d69b609128"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaae892032577e2d8ab202d8b79197b2ea">PB19_SPI0_NPCS2_B</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 chip select 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaae892032577e2d8ab202d8b79197b2ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gae18326ed8db890ebbcdbc77b498e645a">PD25_SPI0_NPCS2_A</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 chip select 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gae18326ed8db890ebbcdbc77b498e645a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga00fcc12285e251746931bd9dca45e5ed">PD27_SPI0_NPCS3_B</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 chip select 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga00fcc12285e251746931bd9dca45e5ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaee97b34a14d573c542658c4ff57231dd">SPI0_PINS</a>&#160;&#160;&#160;_BV(PB0_SPI0_MISO_A) | _BV(PB1_SPI0_MOSI_A) | _BV(PB2_SPI0_SPCK_A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8376435623c2be86f703366d1ef397b8">SPI0_PIO_BASE</a>&#160;&#160;&#160;PIOA_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gab0e9d1149291aeef37eddd9dee5a8034">SPI0_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga238df910f0a39ba0fb4b405f82fb926f">SPI0_CS0_PIN</a>&#160;&#160;&#160;_BV(PB3_SPI0_NPCS0_A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gac57e9491f28ce1268406599d05fbace1">SPI0_CS0_PIO_BASE</a>&#160;&#160;&#160;PIOB_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4f05f28d9adaceac26a1bf73a60fe569">SPI0_CS0_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga6717cd9a36b9a64190448c7dca96ec10">SPI0_CS1_PIN</a>&#160;&#160;&#160;_BV(PB18_SPI0_NPCS1_B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gabb316ce86f89c05a216b1a6ce89465c2">SPI0_CS1_PIO_BASE</a>&#160;&#160;&#160;PIOB_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga0185bb3695fcbfcc4c11cb47476a891b">SPI0_CS1_PSR_OFF</a>&#160;&#160;&#160;PIO_BSR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga65d55b3b7ae4299fe2dd5b0166d382e5">PB14_SPI1_MISO_A</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 master input slave output pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga65d55b3b7ae4299fe2dd5b0166d382e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga194522eeb4559c39e0b927fc75867e2c">PB15_SPI1_MOSI_A</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 master output slave input pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga194522eeb4559c39e0b927fc75867e2c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga387a1eb536851de254de83ccb9a9ac6a">PB16_SPI1_SPCK_A</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga387a1eb536851de254de83ccb9a9ac6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2d72cee151b267fb61efbf167e0425b8">PB17_SPI1_NPCS0_A</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 chip select 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2d72cee151b267fb61efbf167e0425b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3bc565d66cc032f1c2c3421f12966d25">PD28_SPI1_NPCS1_B</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 chip select 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3bc565d66cc032f1c2c3421f12966d25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gafc3a693d7d5c065c95fb14a5b46ea594">PD18_SPI1_NPCS2_A</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 chip select 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gafc3a693d7d5c065c95fb14a5b46ea594"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gab196b895625aaf3a74f71e3750d384ad">PD19_SPI1_NPCS3_A</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 chip select 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gab196b895625aaf3a74f71e3750d384ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga25dd00463b0e5e7e979d9223332d0e4d">SPI1_PINS</a>&#160;&#160;&#160;_BV(PB14_SPI1_MISO_A) | _BV(PB15_SPI1_MOSI_A) | _BV(PB16_SPI1_SPCK_A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaab6d91e088995fb82ee7c5a545a05b56">SPI1_PIO_BASE</a>&#160;&#160;&#160;PIOB_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga46e5bb4b213570be733fc9cae0274f1a">SPI1_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga53250de80e79206b4346f83e3e1eebba">SPI1_CS0_PIN</a>&#160;&#160;&#160;_BV(PB17_SPI1_NPCS0_A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad43034ba5288c7654ff6b12a3492f5ef">SPI1_CS0_PIO_BASE</a>&#160;&#160;&#160;PIOB_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gac22a761098f450628efd575cad9499f3">SPI1_CS0_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3fc4295179aff1ce61a05c631988bb19">SPI1_CS3_PIN</a>&#160;&#160;&#160;_BV(PD19_SPI1_NPCS3_A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8c08e8e1ac9e1bf4cc1d725e4efb900f">SPI1_CS3_PIO_BASE</a>&#160;&#160;&#160;PIOD_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga19522f1ff88a5ca7f85b430ebb522346">SPI1_CS3_PSR_OFF</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Image Sensor Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga57e8cee8d588d20ee3705f04724fc654">PB20_ISI_D0_A</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga57e8cee8d588d20ee3705f04724fc654"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gade71734470984c94a03f7febccdab1c0">PB21_ISI_D1_A</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gade71734470984c94a03f7febccdab1c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga37757d640b45d74304eb579521d8cff5">PB22_ISI_D2_A</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga37757d640b45d74304eb579521d8cff5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gacce8360b6e5b4b2f007e406233a128f6">PB23_ISI_D3_A</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gacce8360b6e5b4b2f007e406233a128f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5bc6db43fe1566223f341512d4a13226">PB24_ISI_D4_A</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 4 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5bc6db43fe1566223f341512d4a13226"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga994e5acdf5a15804ee10943ac5e80265">PB25_ISI_D5_A</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 5 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga994e5acdf5a15804ee10943ac5e80265"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gab371e16c8b7b8cc392bb6c7f9ca2a8c1">PB26_ISI_D6_A</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 6 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gab371e16c8b7b8cc392bb6c7f9ca2a8c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2fdc022cbb2cb52d91e869574721e436">PB27_ISI_D7_A</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 7 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2fdc022cbb2cb52d91e869574721e436"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga85a021b1e251763cec7e975f196f0a69">PB10_ISI_D8_B</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 8 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga85a021b1e251763cec7e975f196f0a69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga77071375ffda4801ca6154d48e90e593">PB11_ISI_D9_B</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 9 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga77071375ffda4801ca6154d48e90e593"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad17ea1bccf2ac6afa9d554670f05fea0">PB12_ISI_D10_B</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 10 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gad17ea1bccf2ac6afa9d554670f05fea0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2e876838a75d634a6c67dfaa7e94f2d2">PB13_ISI_D11_B</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data bit 11 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2e876838a75d634a6c67dfaa7e94f2d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gadad2f72f0997d6e9ab569c5fe5bb16e9">PB28_ISI_PCK_A</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor data clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gadad2f72f0997d6e9ab569c5fe5bb16e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga6b449e713f25744938165bd495546e2d">PB29_ISI_VSYNC_A</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor vertical sync pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga6b449e713f25744938165bd495546e2d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3de0489e71115d6f919d485464d78515">PB30_ISI_HSYNC_A</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor horizontal sync pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3de0489e71115d6f919d485464d78515"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaaef4d1b1c32a873867b762a78e121e8c">PB31_ISI_MCK_A</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Image sensor reference clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaaef4d1b1c32a873867b762a78e121e8c"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
EMAC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga840e198bed5ed38cb464e094abe8e618">PA6_ETX2_B</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga840e198bed5ed38cb464e094abe8e618"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga9221da2f35f76218928c0a3fee9eab31">PA7_ETX3_B</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga9221da2f35f76218928c0a3fee9eab31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad4fc5a6afe5d0f8a1b97673090bfd505">PA10_ETX0_A</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data bit 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gad4fc5a6afe5d0f8a1b97673090bfd505"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4278b552c769177a59d14fd78e1ba688">PA11_ETX1_A</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data bit 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4278b552c769177a59d14fd78e1ba688"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga0146788c17febecb24f31c1ea861dac6">PA12_ERX0_A</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data bit 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga0146788c17febecb24f31c1ea861dac6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4e3841ab4f9ee75a222de7f79f8cdd52">PA13_ERX1_A</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data bit 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4e3841ab4f9ee75a222de7f79f8cdd52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2946687b131e255bc5765225462c550a">PA14_ETXEN_A</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2946687b131e255bc5765225462c550a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gacb754ee32d15ffb54ac8f209de3a291d">PA15_ERXDV_A</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data valid pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gacb754ee32d15ffb54ac8f209de3a291d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaf66d32ccac68fe44451076ea7b39d791">PA16_ERXER_A</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive error pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaf66d32ccac68fe44451076ea7b39d791"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gadee51b542fd6c44e009857d4d1ce6719">PA17_ETXCK_A</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gadee51b542fd6c44e009857d4d1ce6719"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaf6d4aafb9851fe0e30ea8b98911466ae">PA18_EMDC_A</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Management data clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaf6d4aafb9851fe0e30ea8b98911466ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaf38054e9f79927a5b0dbe7f06c93d410">PA19_EMDIO_A</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Management data I/O pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaf38054e9f79927a5b0dbe7f06c93d410"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gac9135693c15c23d052336e6d502da068">PA27_ETXER_B</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit error pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gac9135693c15c23d052336e6d502da068"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gae5168b6fd935d89ac16b14794e1a2a95">PA8_ERX2_B</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data bit 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gae5168b6fd935d89ac16b14794e1a2a95"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga21562e480a066975a77a98c14af9a1f3">PA9_ERX3_B</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data bit 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga21562e480a066975a77a98c14af9a1f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad0a17730f6a11039c05faeef1f537706">PA28_ERXCK_B</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gad0a17730f6a11039c05faeef1f537706"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga10bd650da96cd4d8ecc88e0fbdb2039d">PA29_ECRS_B</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Carrier sense pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga10bd650da96cd4d8ecc88e0fbdb2039d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gafd5060f8d91d22caae8dc325ea122701">PA30_ECOL_B</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Collision detect pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gafd5060f8d91d22caae8dc325ea122701"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
AT91SAM9G45-EKES-Specific LAN defintitions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga1a7f922f14fb4bff4374ad50d195b484">PHY_MODE_RMII</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga1b42a0f6c0d7f58a09ed8e3caeeb5508">EMAC_PIO_ASR</a>&#160;&#160;&#160;PIO_ASR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaba56af614888581b6d6c9acbf7cda64a">PHY_MII_PINS_A</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga5a83cd7a14730514d7e29b5f65f3e660">EMAC_PIO_BSR</a>&#160;&#160;&#160;PIO_BSR_OFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gac18c60ec64aaf874fb255e7a4a6c4341">PHY_MII_PINS_B</a>&#160;&#160;&#160;(PA6_ETX2_B | PA7_ETX3_B | PA27_ETXER_B | PA8_ERX2_B | PA9_ERX3_B | PA28_ERXCK_B | PA29_ECRS_B | PA30_ECOL_B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gac21668e62981cbb60bd843a1b83074ee">EMAC_PIO_PDR</a>&#160;&#160;&#160;PIOA_PDR</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga070be3e58c2f317064166519bee3df80">PD28_ADTRG_A</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC trigger pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga070be3e58c2f317064166519bee3df80"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Debug Unit Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gae842fc0eef592b57a0b9047cadcb8793">PB12_DRXD_A</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug unit receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gae842fc0eef592b57a0b9047cadcb8793"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gabd0aeb50d3ba21197ea683fbc8a01ea0">PB13_DTXD_A</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug unit transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gabd0aeb50d3ba21197ea683fbc8a01ea0"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Synchronous Serial Controller Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga6b819ea16c63903663d2c8f657a2b52d">PD2_TD0_A</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga6b819ea16c63903663d2c8f657a2b52d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gafff5ba847e09304da40e42288fdbef3e">PD3_RD0_A</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gafff5ba847e09304da40e42288fdbef3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga300548113f9727836c0bacb7f114828d">PD0_TK0_A</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga300548113f9727836c0bacb7f114828d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gab145ca05de22ece6e0a8f138ebcdbde1">PD4_RK0_A</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gab145ca05de22ece6e0a8f138ebcdbde1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga1feddeb33ddc85994f3baa294607afad">PD1_TF0_A</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga1feddeb33ddc85994f3baa294607afad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga477237b3d6d06653383f72b103f2ef04">PD5_RF0_A</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame sync. pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga477237b3d6d06653383f72b103f2ef04"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Two Wire Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8fef8fa79bba02e298fa07452253c43a">PA20_TWD0_A</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire serial data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8fef8fa79bba02e298fa07452253c43a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga81ff13301f2a3e18240098a9f8d584fe">PA21_TWCK0_A</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga81ff13301f2a3e18240098a9f8d584fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gada1e31e09009d8c3e9458a122c97275b">PB10_TWD1_A</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire serial data pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gada1e31e09009d8c3e9458a122c97275b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga98e43f3b483e99bef232334851b33843">PB11_TWCK1_A</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Two wire serial clock pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga98e43f3b483e99bef232334851b33843"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Timer/Counter Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8e9d94b4dbcad82b8ddfe2e99ac95dcb">PD23_TCLK0_A</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 0 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga8e9d94b4dbcad82b8ddfe2e99ac95dcb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga53e0676534876d4a70534dab0032bab4">PD20_TIOA0_A</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 0 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga53e0676534876d4a70534dab0032bab4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga001f9fe952690c1b5ddfb06ac0477d8c">PD30_TIOB0_A</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 0 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga001f9fe952690c1b5ddfb06ac0477d8c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa421aed094a6959ecd3b855ec64c1182">PD29_TCLK1_A</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 1 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa421aed094a6959ecd3b855ec64c1182"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2085b8be7eb296840709c370c563d107">PD21_TIOA1_A</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 1 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2085b8be7eb296840709c370c563d107"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2dd9e5ec45790b80d5430e03bf32a483">PD31_TIOB1_A</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 1 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2dd9e5ec45790b80d5430e03bf32a483"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gacd08d20181ad7c2cad4ac410277aeb9c">PC10_TCLK2_B</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 2 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gacd08d20181ad7c2cad4ac410277aeb9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga7f368859335b5a334132cd369ce7278c">PD22_TIOA2_A</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 2 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga7f368859335b5a334132cd369ce7278c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4e81db7a12d9f7f5cf570dd70cbd7c44">PA26_TIOB2_B</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 2 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4e81db7a12d9f7f5cf570dd70cbd7c44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad710f5d0bc42169897143d25a15debcb">PA0_TCLK3_B</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 3 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gad710f5d0bc42169897143d25a15debcb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2c62354a3ffcb9176132eeaaa0be1586">PA1_TIOA3_B</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 3 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga2c62354a3ffcb9176132eeaaa0be1586"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga303e45a821b38451b22ada1f695b7737">PA2_TIOB3_B</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 3 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga303e45a821b38451b22ada1f695b7737"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4f0cded8da8c361c57b2e27f78b73271">PA3_TCLK4_B</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 4 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4f0cded8da8c361c57b2e27f78b73271"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga779135c4bce36da6dbf0517e33c647d6">PA4_TIOA4_B</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 4 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga779135c4bce36da6dbf0517e33c647d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gae091e4d655b8a1dccfc41cd5c15eed59">PA5_TIOB4_B</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 4 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gae091e4d655b8a1dccfc41cd5c15eed59"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaba2f320c575103db12b369bfe1a9c2c6">PD9_TCLK5_B</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 5 external clock input.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaba2f320c575103db12b369bfe1a9c2c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gabf87be88d43f0c6bfa9fa340d1fae4b2">PD7_TIOA5_B</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 5 I/O line A.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gabf87be88d43f0c6bfa9fa340d1fae4b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gab5e7de423af53a412f7fbef7ca33e50d">PD8_TIOB5_B</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/counter 5 I/O line B.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gab5e7de423af53a412f7fbef7ca33e50d"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Clocks, Oscillators and PLLs Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gab34eda37a8d8534518e86909bf4b213a">PD26_PCK0_A</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 0 output pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gab34eda37a8d8534518e86909bf4b213a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga40bbb077cdc2f54a05e90f8c706e2ba6">PE0_PCK0_B</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 0 output pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga40bbb077cdc2f54a05e90f8c706e2ba6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gabbb31e3a94c5abdaefc95348e4c1cf3c">PD27_PCK1_A</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 1 output pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gabbb31e3a94c5abdaefc95348e4c1cf3c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga9b95a4946699c731f269aeb71eb486b6">PE31_PCK1_B</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 1 output pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga9b95a4946699c731f269aeb71eb486b6"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
CompactFlash Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga13b645277759f3f960151854049f26ff">PC12_A25_CFRNW_A</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read not write pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga13b645277759f3f960151854049f26ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3a2516c8fa94fbc2048519a76190e37c">PC10_NCS4_CFCS0_A</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select line 0 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga3a2516c8fa94fbc2048519a76190e37c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gac75ffe8220cbb12d64fb6ba3557af7db">PC11_NCS5_CFCS1_A</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select line 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gac75ffe8220cbb12d64fb6ba3557af7db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga386894405cad929cabcd98c902ced630">PC8_CFCE1_A</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip enable line 1 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga386894405cad929cabcd98c902ced630"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gacbe91e4bc8956ec044ab5c1a28653c50">PC9_CFCE2_A</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip enable line 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gacbe91e4bc8956ec044ab5c1a28653c50"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
External Bus Interface Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gafdef7fc3f38ae7011d4532947e464ab4">PC16_D16_A</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 16 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gafdef7fc3f38ae7011d4532947e464ab4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga0b2e6f4f814837ba842266d61c485142">PC17_D17_A</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 17 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga0b2e6f4f814837ba842266d61c485142"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga26d0651d8638b16de3850af8850f9b6a">PC18_D18_A</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 18 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga26d0651d8638b16de3850af8850f9b6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga1d90ce60a739c31f65206b45ed6a7a59">PC19_D19_A</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 19 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga1d90ce60a739c31f65206b45ed6a7a59"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4a1590ba389ffe503135046f2d642984">PC20_D20_A</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 20 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga4a1590ba389ffe503135046f2d642984"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga969220274371556888f524f53b0de5ae">PC21_D21_A</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 21 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga969220274371556888f524f53b0de5ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga825a9aa9075fc4a1ce0391f6a894daee">PC22_D22_A</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 22 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga825a9aa9075fc4a1ce0391f6a894daee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa5dbf1f786c31b185c5a64c4b9ded943">PC23_D23_A</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 23 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa5dbf1f786c31b185c5a64c4b9ded943"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga92492702c808f57c6e35d08d5196a1d3">PC24_D24_A</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 24 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga92492702c808f57c6e35d08d5196a1d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga283e8de8436aa1213ca71514d3c4a439">PC25_D25_A</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 25 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga283e8de8436aa1213ca71514d3c4a439"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad84743c832c95022f09d84054a0775f5">PC26_D26_A</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 26 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gad84743c832c95022f09d84054a0775f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga07ba687463f12f3667890c4f100ba183">PC27_D27_A</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 27 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga07ba687463f12f3667890c4f100ba183"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga49814568c5a433ad44c812c7fc277e1e">PC28_D28_A</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 28 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga49814568c5a433ad44c812c7fc277e1e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga752565c4b2d5d5dc49eb3b1d8ada1e70">PC29_D29_A</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 29 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga752565c4b2d5d5dc49eb3b1d8ada1e70"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga17f3ce0390c91fd949308b6520f1a97a">PC30_D30_A</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 30 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga17f3ce0390c91fd949308b6520f1a97a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaccc7f7779dd207aadd1bf30aa75cdcbf">PC31_D31_A</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus bit 31 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaccc7f7779dd207aadd1bf30aa75cdcbf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga56a9398ba0c9e53ef20a1c78f4c7b6e7">PC6_A23_A</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Address bus bit 23 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga56a9398ba0c9e53ef20a1c78f4c7b6e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gafe4a0e0d7ce9dd0cb3220e10bffc0254">PC7_A24_A</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Address bus bit 24 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gafe4a0e0d7ce9dd0cb3220e10bffc0254"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaba9fb1d33ea1ada35b6d7651d0bf652a">PC13_NCS2_A</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Negated chip select 2 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaba9fb1d33ea1ada35b6d7651d0bf652a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga82a192f5fe27056036ddef17f5147d14">PC14_NCS3_NANDCS_A</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Negated chip select 3 pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga82a192f5fe27056036ddef17f5147d14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga958ca29708caa8ec56750532b034691d">PC15_NWAIT_A</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External wait signal pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga958ca29708caa8ec56750532b034691d"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
Advanced Interrupt Controller Peripheral Multiplexing</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaad8118654166486fa54fc7dbcf895da4">PD19_FIQ_B</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast interrupt input pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#gaad8118654166486fa54fc7dbcf895da4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga759f7f5e19288638789e83d4f627ec3f">PC18_IRQ_B</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt input pin.  <a href="group__xg_nut_arch_arm_at91_sam9g45.html#ga759f7f5e19288638789e83d4f627ec3f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
LCD Port definition</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga7465540fc75e1ae289efc0b2e8b06516">LCDC_PIO_BASE</a>&#160;&#160;&#160;PIOE_BASE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga051bc35e9510022be078e49413f34c98">LCDC_PINS_A</a>&#160;&#160;&#160;0x6FEFFFDE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga637f02e5a9e9c6b6f79e5ebb12411180">LCDC_PINS_B</a>&#160;&#160;&#160;0x10100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaed9742be4b3f1aa100e8f9643e19fa5b">LCDC_PINS</a>&#160;&#160;&#160;(LCDC_PINS_A | LCDC_PINS_B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gad5bd0793c3565a5d3376213dffad3055">LCDC_PIO_ASR</a>&#160;&#160;&#160;PIOE_ASR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#gaa1818965932dad995949feb4414f6543">LCDC_PIO_BSR</a>&#160;&#160;&#160;PIOE_BSR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_sam9g45.html#ga37a6cb224b5f451aaeccd711864320d7">LCDC_PIO_PDR</a>&#160;&#160;&#160;PIOE_PDR</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a23a9099a5f8fc9c6e253c0eecb2be8db"></a><!-- doxytag: member="at91sam9g45.h::FLASH_BASE" ref="a23a9099a5f8fc9c6e253c0eecb2be8db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;0x100000UL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00049">49</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad35c1036b7f001b47306c58a18329400"></a><!-- doxytag: member="at91sam9g45.h::RAM_BASE" ref="ad35c1036b7f001b47306c58a18329400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RAM_BASE&#160;&#160;&#160;0x200000UL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00050">50</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="afec509e5e93d87d64410fec6275b0149"></a><!-- doxytag: member="at91sam9g45.h::NAND_FLASH_BASE" ref="afec509e5e93d87d64410fec6275b0149" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NAND_FLASH_BASE&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00051">51</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe7f31e7507ba4eff769c53c65eb54b1"></a><!-- doxytag: member="at91sam9g45.h::LCDC_BASE" ref="afe7f31e7507ba4eff769c53c65eb54b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_BASE&#160;&#160;&#160;0x00500000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USB device port base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00054">54</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5fded4883230158775d3eb6f987922be"></a><!-- doxytag: member="at91sam9g45.h::UDP_BASE" ref="a5fded4883230158775d3eb6f987922be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDP_BASE&#160;&#160;&#160;0xFFF78000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USB device port base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00056">56</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06e62ae0435abbcb3fb1150edd27ea74"></a><!-- doxytag: member="at91sam9g45.h::TC_BASE" ref="a06e62ae0435abbcb3fb1150edd27ea74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BASE&#160;&#160;&#160;0xFFF7C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer/counter base address. (TC0-TC2) </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00057">57</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9527563a773170f337a0fe90c315ac4"></a><!-- doxytag: member="at91sam9g45.h::MCI_BASE" ref="ac9527563a773170f337a0fe90c315ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCI_BASE&#160;&#160;&#160;0xFFF80000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MMC/SDCard interface base address. (MCI0) </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00058">58</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc5197ae8715bf77a793b38331e3e94b"></a><!-- doxytag: member="at91sam9g45.h::TWI_BASE" ref="adc5197ae8715bf77a793b38331e3e94b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_BASE&#160;&#160;&#160;0xFFF84000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Two-wire interface base address. (TWI0-TWI1) </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00059">59</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0876dab14e1a1017ec198c230ada762"></a><!-- doxytag: member="at91sam9g45.h::USART0_BASE" ref="ac0876dab14e1a1017ec198c230ada762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART0_BASE&#160;&#160;&#160;0xFFF8C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 0 base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00060">60</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86162ab3f740db9026c1320d46938b4d"></a><!-- doxytag: member="at91sam9g45.h::USART1_BASE" ref="a86162ab3f740db9026c1320d46938b4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&#160;&#160;&#160;0xFFF90000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 1 base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00061">61</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade83162a04bca0b15b39018a8e8ec090"></a><!-- doxytag: member="at91sam9g45.h::USART2_BASE" ref="ade83162a04bca0b15b39018a8e8ec090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BASE&#160;&#160;&#160;0xFFF94000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 2 base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00062">62</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe0d6539ac0026d598274ee7f45b0251"></a><!-- doxytag: member="at91sam9g45.h::USART3_BASE" ref="abe0d6539ac0026d598274ee7f45b0251" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BASE&#160;&#160;&#160;0xFFF98000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART 2 base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00063">63</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab643f676ca8d6eae0b69f493697449b2"></a><!-- doxytag: member="at91sam9g45.h::SSC_BASE" ref="ab643f676ca8d6eae0b69f493697449b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_BASE&#160;&#160;&#160;0xFFF9C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Serial synchronous controller base address. (SSC0-SSC1) </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00064">64</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="adeaa49ab944c7dcae2a868b0450232c8"></a><!-- doxytag: member="at91sam9g45.h::SPI0_BASE" ref="adeaa49ab944c7dcae2a868b0450232c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE&#160;&#160;&#160;0xFFFA4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI0 0 base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00065">65</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50cd8b47929f18b05efbd0f41253bf8d"></a><!-- doxytag: member="at91sam9g45.h::SPI1_BASE" ref="a50cd8b47929f18b05efbd0f41253bf8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;0xFFFA8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI0 1 base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00066">66</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09449141f0dec49a314432016cb51101"></a><!-- doxytag: member="at91sam9g45.h::AC97_BASE" ref="a09449141f0dec49a314432016cb51101" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AC97_BASE&#160;&#160;&#160;0xFFFAC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AC97 Codec interface. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00067">67</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7de1fc98db090a8a2c8fcbf886717be"></a><!-- doxytag: member="at91sam9g45.h::TSADCC_BASE" ref="ac7de1fc98db090a8a2c8fcbf886717be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSADCC_BASE&#160;&#160;&#160;0xFFFB0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Touch screen ADC controller. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00068">68</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a354c2604d296625024591a8fd0ca5a94"></a><!-- doxytag: member="at91sam9g45.h::ISI_BASE" ref="a354c2604d296625024591a8fd0ca5a94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISI_BASE&#160;&#160;&#160;0xFFFB4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Image sensor interface base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00069">69</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a62ac8f44be9303f9902c4dc6b9cee5"></a><!-- doxytag: member="at91sam9g45.h::PWMC_BASE" ref="a7a62ac8f44be9303f9902c4dc6b9cee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWMC_BASE&#160;&#160;&#160;0xFFFB8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PWM controller base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00070">70</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7ecf1c950ec610d7aafcf978a6f5e63"></a><!-- doxytag: member="at91sam9g45.h::EMAC_BASE" ref="ac7ecf1c950ec610d7aafcf978a6f5e63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_BASE&#160;&#160;&#160;0xFFFBC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>EMAC base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00071">71</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c1248c407a28b1627bffc96e980f4f5"></a><!-- doxytag: member="at91sam9g45.h::TRNG_BASE" ref="a8c1248c407a28b1627bffc96e980f4f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_BASE&#160;&#160;&#160;0xFFFCC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True random number generator. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00072">72</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc1735c44eb4f6dd5f49d5fe501c9342"></a><!-- doxytag: member="at91sam9g45.h::MCI1_BASE" ref="adc1735c44eb4f6dd5f49d5fe501c9342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCI1_BASE&#160;&#160;&#160;0xFFFD0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MMC/SDCard interface base address. (MCI1) </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00073">73</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa35362112256febc5abd1efab8aa78e"></a><!-- doxytag: member="at91sam9g45.h::TC345_BASE" ref="afa35362112256febc5abd1efab8aa78e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC345_BASE&#160;&#160;&#160;0xFFFD4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Timer/counter base address. (TC3-TC5) </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00074">74</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8bd709fcb70d3faef2f38c32943431af"></a><!-- doxytag: member="at91sam9g45.h::DDRSDRC1_BASE" ref="a8bd709fcb70d3faef2f38c32943431af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRSDRC1_BASE&#160;&#160;&#160;0xFFFFE400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DDRSDRC1 base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00077">77</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="abfcf96d7bb6eb7e9eb782e2f2917eac0"></a><!-- doxytag: member="at91sam9g45.h::DDRSDRC0_BASE" ref="abfcf96d7bb6eb7e9eb782e2f2917eac0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRSDRC0_BASE&#160;&#160;&#160;0xFFFFE600</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DDRSDRC0 base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00078">78</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a683c9b3b5d9d94fb1ac7c4c18f5aff44"></a><!-- doxytag: member="at91sam9g45.h::SMC_BASE" ref="a683c9b3b5d9d94fb1ac7c4c18f5aff44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMC_BASE&#160;&#160;&#160;0xFFFFE800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SMC base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00079">79</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a096dcc80deb3676aeb5d5b8db13cfeba"></a><!-- doxytag: member="at91sam9g45.h::MATRIX_BASE" ref="a096dcc80deb3676aeb5d5b8db13cfeba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MATRIX_BASE&#160;&#160;&#160;0xFFFFEA00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MATRIX base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00080">80</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8064c4f3d53dd221f4c579350ac73e0c"></a><!-- doxytag: member="at91sam9g45.h::DMAC_BASE" ref="a8064c4f3d53dd221f4c579350ac73e0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAC_BASE&#160;&#160;&#160;0xFFFFEC00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DMA controller base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00081">81</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a942d53df0dfb2b8921ef4c7a61704c10"></a><!-- doxytag: member="at91sam9g45.h::DBGU_BASE" ref="a942d53df0dfb2b8921ef4c7a61704c10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_BASE&#160;&#160;&#160;0xFFFFEE00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DBGU base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00082">82</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a73e8c639f520378d9230fa591f4f3ce4"></a><!-- doxytag: member="at91sam9g45.h::AIC_BASE" ref="a73e8c639f520378d9230fa591f4f3ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIC_BASE&#160;&#160;&#160;0xFFFFF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AIC base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00083">83</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54c038f709c7b1ceacc393de9789e401"></a><!-- doxytag: member="at91sam9g45.h::PIOA_BASE" ref="a54c038f709c7b1ceacc393de9789e401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOA_BASE&#160;&#160;&#160;0xFFFFF200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PIO A base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00084">84</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="af1e6efc73a0679ae21ab55f4789bf812"></a><!-- doxytag: member="at91sam9g45.h::PIOB_BASE" ref="af1e6efc73a0679ae21ab55f4789bf812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOB_BASE&#160;&#160;&#160;0xFFFFF400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PIO B base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00085">85</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0728eba356663e31acf2256add705261"></a><!-- doxytag: member="at91sam9g45.h::PIOC_BASE" ref="a0728eba356663e31acf2256add705261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOC_BASE&#160;&#160;&#160;0xFFFFF600</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PIO C base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00086">86</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78fccf02dc5311ac7a2d78e2426087f1"></a><!-- doxytag: member="at91sam9g45.h::PIOD_BASE" ref="a78fccf02dc5311ac7a2d78e2426087f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOD_BASE&#160;&#160;&#160;0xFFFFF800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PIO D base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00087">87</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="afba9f185895c843bd22ab91fa3df58dc"></a><!-- doxytag: member="at91sam9g45.h::PIOE_BASE" ref="afba9f185895c843bd22ab91fa3df58dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIOE_BASE&#160;&#160;&#160;0xFFFFFA00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PIO E base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00088">88</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e92bd47dc68cc81e62c344586a4cdfa"></a><!-- doxytag: member="at91sam9g45.h::PMC_BASE" ref="a4e92bd47dc68cc81e62c344586a4cdfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_BASE&#160;&#160;&#160;0xFFFFFC00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PMC base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00089">89</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad19530570ec1dbb633f0cf23dca69024"></a><!-- doxytag: member="at91sam9g45.h::RSTC_BASE" ref="ad19530570ec1dbb633f0cf23dca69024" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTC_BASE&#160;&#160;&#160;0xFFFFFD00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resect controller register base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00090">90</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6323a4d7c45cc5d947e239dff5fea157"></a><!-- doxytag: member="at91sam9g45.h::SHDWC_BASE" ref="a6323a4d7c45cc5d947e239dff5fea157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHDWC_BASE&#160;&#160;&#160;0xFFFFFD10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Shutdown controller. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00091">91</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="af94adec5c52236a594efcca584d58dd4"></a><!-- doxytag: member="at91sam9g45.h::RTT_BASE" ref="af94adec5c52236a594efcca584d58dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_BASE&#160;&#160;&#160;0xFFFFFD20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Realtime timer base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00092">92</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="af00b86ba33a2cfe7bb100b4f01905f41"></a><!-- doxytag: member="at91sam9g45.h::PIT_BASE" ref="af00b86ba33a2cfe7bb100b4f01905f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIT_BASE&#160;&#160;&#160;0xFFFFFD30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Periodic interval timer base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00093">93</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="af99229879e6e3249a0ab9bcefcaf208b"></a><!-- doxytag: member="at91sam9g45.h::WDT_BASE" ref="af99229879e6e3249a0ab9bcefcaf208b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_BASE&#160;&#160;&#160;0xFFFFFD40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Watch Dog register base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00094">94</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3d0bc67a6befc34f698cd58ebe20b64"></a><!-- doxytag: member="at91sam9g45.h::SCKCR_BASE" ref="ac3d0bc67a6befc34f698cd58ebe20b64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCKCR_BASE&#160;&#160;&#160;0xFFFFFD50</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Slow clock control register. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00095">95</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae6decd697e1d6411f95e1e056fae0fb2"></a><!-- doxytag: member="at91sam9g45.h::GPBR_BASE" ref="ae6decd697e1d6411f95e1e056fae0fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPBR_BASE&#160;&#160;&#160;0xFFFFFD60</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>General purpose backup registers. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00096">96</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4265e665d56225412e57a61d87417022"></a><!-- doxytag: member="at91sam9g45.h::RTC_BASE" ref="a4265e665d56225412e57a61d87417022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BASE&#160;&#160;&#160;0xFFFFFDB0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00097">97</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac7f9c203145cfc268ee2eb0dc8563370"></a><!-- doxytag: member="at91sam9g45.h::ECC_BASE" ref="ac7f9c203145cfc268ee2eb0dc8563370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ECC_BASE&#160;&#160;&#160;0xFFFFE200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ECC base address. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00100">100</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9e5ebcb4e1ad2a31a6c013f04bf717e7"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_RPR_OFF" ref="a9e5ebcb4e1ad2a31a6c013f04bf717e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RPR_OFF&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive pointer register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00103">103</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad417b7a5db47291c51c61cd4794a8fd1"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_RCR_OFF" ref="ad417b7a5db47291c51c61cd4794a8fd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RCR_OFF&#160;&#160;&#160;0x00000104</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive counter register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00104">104</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53d79bc36b0947d23aa03d10861331b3"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_TPR_OFF" ref="a53d79bc36b0947d23aa03d10861331b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TPR_OFF&#160;&#160;&#160;0x00000108</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit pointer register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00105">105</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc7c2fbb7d13ebb4d8b49bea09fd50cc"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_TCR_OFF" ref="acc7c2fbb7d13ebb4d8b49bea09fd50cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TCR_OFF&#160;&#160;&#160;0x0000010C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit counter register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00106">106</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18abbb766ae7630d80ef58533489acf9"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_RNPR_OFF" ref="a18abbb766ae7630d80ef58533489acf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNPR_OFF&#160;&#160;&#160;0x00000110</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive next pointer register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00107">107</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea3a16fef442546c9de0ed7d936ca306"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_RNCR_OFF" ref="aea3a16fef442546c9de0ed7d936ca306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_RNCR_OFF&#160;&#160;&#160;0x00000114</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive next counter register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00108">108</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a33c726860491bfa52d657db28820ac22"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_TNPR_OFF" ref="a33c726860491bfa52d657db28820ac22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNPR_OFF&#160;&#160;&#160;0x00000118</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit next pointer register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00109">109</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72382109184b7934b62da1522d5e3d4f"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_TNCR_OFF" ref="a72382109184b7934b62da1522d5e3d4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_TNCR_OFF&#160;&#160;&#160;0x0000011C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit next counter register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00110">110</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf0969a953a3bccb702614a583258cc6"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_PTCR_OFF" ref="adf0969a953a3bccb702614a583258cc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTCR_OFF&#160;&#160;&#160;0x00000120</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PDC transfer control register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00111">111</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b8b8b39ce36ee513a98c01c8f120b75"></a><!-- doxytag: member="at91sam9g45.h::PERIPH_PTSR_OFF" ref="a9b8b8b39ce36ee513a98c01c8f120b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_PTSR_OFF&#160;&#160;&#160;0x00000124</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PDC transfer status register offset. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00112">112</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12b12457da932ae50e4d458ee84d74f8"></a><!-- doxytag: member="at91sam9g45.h::PDC_RXTEN" ref="a12b12457da932ae50e4d458ee84d74f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTEN&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver transfer enable. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00115">115</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3dcf124d2fcec6d22229cc448e77327d"></a><!-- doxytag: member="at91sam9g45.h::PDC_RXTDIS" ref="a3dcf124d2fcec6d22229cc448e77327d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_RXTDIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver transfer disable. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00116">116</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae6665ed39ca65884beef3b32788f8ce8"></a><!-- doxytag: member="at91sam9g45.h::PDC_TXTEN" ref="ae6665ed39ca65884beef3b32788f8ce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTEN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmitter transfer enable. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00117">117</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5cc11151483115a4839a482ce9558560"></a><!-- doxytag: member="at91sam9g45.h::PDC_TXTDIS" ref="a5cc11151483115a4839a482ce9558560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_TXTDIS&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmitter transfer disable. </p>

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00118">118</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad49fdd639d2245c75c6b45c7d61e2548"></a><!-- doxytag: member="at91sam9g45.h::DBGU_HAS_PDC" ref="ad49fdd639d2245c75c6b45c7d61e2548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGU_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00121">121</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfa7b7b88fa60dde8c8a6a5f810b1e9f"></a><!-- doxytag: member="at91sam9g45.h::SPI_HAS_PDC" ref="acfa7b7b88fa60dde8c8a6a5f810b1e9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00122">122</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0857e7c3721c00e65e379192bc3dd049"></a><!-- doxytag: member="at91sam9g45.h::SSC_HAS_PDC" ref="a0857e7c3721c00e65e379192bc3dd049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00123">123</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac8e8f46a10f11848d059c194bc9221a7"></a><!-- doxytag: member="at91sam9g45.h::USART_HAS_PDC" ref="ac8e8f46a10f11848d059c194bc9221a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00124">124</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2cddd14ad548eda82bff60187a62e37a"></a><!-- doxytag: member="at91sam9g45.h::USART_HAS_MODE" ref="a2cddd14ad548eda82bff60187a62e37a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_HAS_MODE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00125">125</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad91933758432b9c8ffab23cc5c8756bc"></a><!-- doxytag: member="at91sam9g45.h::MCI_HAS_PDC" ref="ad91933758432b9c8ffab23cc5c8756bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCI_HAS_PDC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00126">126</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="adddb729531f866e84f2198f21c2a5276"></a><!-- doxytag: member="at91sam9g45.h::PMC_HAS_PLLB" ref="adddb729531f866e84f2198f21c2a5276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_HAS_PLLB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00127">127</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="adde13a6a30f6c379ff0e8bf628f52f59"></a><!-- doxytag: member="at91sam9g45.h::PMC_HAS_MDIV" ref="adde13a6a30f6c379ff0e8bf628f52f59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_HAS_MDIV</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00128">128</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86c42949074020be82f67ce80083e78b"></a><!-- doxytag: member="at91sam9g45.h::EBI_HAS_CSA" ref="a86c42949074020be82f67ce80083e78b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_HAS_CSA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00129">129</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a169eb43a9587f3fbf6c5f87f9c8cf8d2"></a><!-- doxytag: member="at91sam9g45.h::PIO_HAS_MULTIDRIVER" ref="a169eb43a9587f3fbf6c5f87f9c8cf8d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_MULTIDRIVER</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00132">132</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a5d1ad4bf6f92b4b612033cddd83185"></a><!-- doxytag: member="at91sam9g45.h::PIO_HAS_PULLUP" ref="a0a5d1ad4bf6f92b4b612033cddd83185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PULLUP</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00133">133</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a410aab2edfb45736f180a63a31b7488b"></a><!-- doxytag: member="at91sam9g45.h::PIO_HAS_PERIPHERALSELECT" ref="a410aab2edfb45736f180a63a31b7488b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_PERIPHERALSELECT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00134">134</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
<a class="anchor" id="a187a717abf2eb72d7c18c3a2e6035612"></a><!-- doxytag: member="at91sam9g45.h::PIO_HAS_OUTPUTWRITEENABLE" ref="a187a717abf2eb72d7c18c3a2e6035612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIO_HAS_OUTPUTWRITEENABLE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91sam9g45_8h_source.html#l00135">135</a> of file <a class="el" href="at91sam9g45_8h_source.html">at91sam9g45.h</a>.</p>

</div>
</div>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="at91sam9g45_8h.html">at91sam9g45.h</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
