{"vcs1":{"timestamp_begin":1747289856.946773243, "rt":11.05, "ut":11.11, "st":0.66}}
{"vcselab":{"timestamp_begin":1747289868.077545133, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747289868.523864877, "rt":0.43, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747289856.319228478}
{"VCS_COMP_START_TIME": 1747289856.319228478}
{"VCS_COMP_END_TIME": 1747289869.099347698}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486252}}
{"vcselab": {"peak_mem": 183888}}
