KEY LIBERO "2021.2"
KEY CAPTURE "2021.2.0.11"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\A3P_Verilog_labs\lab2"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M100T"
KEY VendorTechnology_Package "fcvg484"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "EXT"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M100T"
KEY VendorTechnology_TEMPR "EXT"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "EXT"
KEY ProjectLocation "D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_MPF100T_v2021.2"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAXITOAHBL_LIB
COREAXI4DMACONTROLLER_LIB
COREAPB3_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.6.105\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL_LIB
ALIAS=COREAXITOAHBL_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXI4DMACONTROLLER_LIB
ALIAS=COREAXI4DMACONTROLLER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1670350055"
SIZE="3798"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1670257324"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1670257324"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL_0\Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1670257324"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL_0\Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1670257324"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL_0\Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1670257324"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL_0\Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1670257324"
SIZE="6829"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1670257324"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1670257324"
SIZE="17567"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1670257324"
SIZE="227986"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1670257324"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1670257324"
SIZE="9312"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1670350035"
SIZE="2657"
PARENT="<project>\component\work\AHBtoAPB\AHBtoAPB.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1670350035"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1670257300"
SIZE="8087"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1670257300"
SIZE="25157"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1670257300"
SIZE="36289"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1670257300"
SIZE="122470"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1670257300"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1670257300"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1670257300"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1670257300"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1670257300"
SIZE="4142"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1670350882"
SIZE="2736"
PARENT="<project>\component\work\Core_APB\Core_APB.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1670350882"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1649234903"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1649234903"
SIZE="4645"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1649234903"
SIZE="9100"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1649234903"
SIZE="25147"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1649234903"
SIZE="36284"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1649234903"
SIZE="122465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1649234903"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1649234903"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1649234903"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1649234903"
SIZE="23813"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="28928"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_readAddressChannel.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="16638"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_readDataChannel.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="20215"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_writeAddressChannel.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="18450"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_writeDataChannel.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="15852"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_interconnect_writeResponseChannel.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="18522"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_master.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="15466"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_slave_ram.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="28639"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_stream_master.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="21119"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_stream_master_application.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="1385"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\axi4_to_axi4_lite_bridge.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="43144"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\coreaxi4dmacontroller_application.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="22516"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\test\coreaxi4dmacontroller_firmware_driver_model.v,tb_hdl"
STATE="utd"
TIME="1581374462"
SIZE="14361"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf,actgen_cxf"
STATE="utd"
TIME="1670350810"
SIZE="3461"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="28932"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readAddressChannel.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="16638"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readDataChannel.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="20215"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeAddressChannel.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="18450"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeDataChannel.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="15852"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeResponseChannel.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="18522"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_master.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="15470"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="28639"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="21119"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master_application.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="1400"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_to_axi4_lite_bridge.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="43165"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\coreaxi4dmacontroller_application.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="22520"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\coreaxi4dmacontroller_firmware_driver_model.v,tb_hdl"
STATE="utd"
TIME="1670258125"
SIZE="14361"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf,actgen_cxf"
STATE="utd"
TIME="1670350092"
SIZE="11166"
PARENT="<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf"
PARENT="<project>\component\work\CoreAXI4_Lite\CoreAXI4_Lite.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="21528"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="11675"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="10599"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="19122"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="1371"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="2245"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="4987"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="2160"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="2827"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="14797"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="8182"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="30028"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="5210"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="4268"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="10650"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="33065"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="20431"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="30873"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="25066"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="18457"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="6018"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="7274"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="5111"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="22588"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="4030"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="12301"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="13523"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="4767"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="16471"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="14788"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="4488"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="4465"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="5191"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="6207"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="1933"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="41308"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="7947"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="14809"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="21722"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="15008"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="1911"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="17745"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="6558"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="40178"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="3957"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="20193"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="29430"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="11065"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="13595"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="21996"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="23919"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="28768"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="16116"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="39409"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="1348"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="11863"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="9300"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="3236"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="3226"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="12804"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="4070"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="8532"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="14968"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="12739"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="12950"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="54439"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="3514"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="2295"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="7317"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="1496"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="7732"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="61062"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="39479"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="13892"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="16270"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="22105"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
STATE="utd"
TIME="1632843445"
SIZE="703579"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
STATE="utd"
TIME="1632843444"
SIZE="13377"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
STATE="utd"
TIME="1632843444"
SIZE="65033"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
STATE="utd"
TIME="1632843444"
SIZE="47227"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
STATE="utd"
TIME="1632843444"
SIZE="18641"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
STATE="utd"
TIME="1632843444"
SIZE="9861"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
STATE="utd"
TIME="1632843444"
SIZE="2542"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
STATE="utd"
TIME="1632843444"
SIZE="456913"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\wave_toplevel.do,do"
STATE="utd"
TIME="1632843444"
SIZE="1926"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4SRAM\2.7.102\COREAXI4SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1670350381"
SIZE="369"
PARENT="<project>\component\work\SRAM_AXI\SRAM_AXI.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1581374464"
SIZE="7813"
LIBRARY="COREAXITOAHBL_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1581374464"
SIZE="26606"
LIBRARY="COREAXITOAHBL_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1670350921"
SIZE="2725"
PARENT="<project>\component\work\AXItoAHBL\AXItoAHBL.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\mti\scripts\wave.do,do"
STATE="utd"
TIME="1670258092"
SIZE="3973"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="361542"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="4401"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="49142"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_LSRAM.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="2970"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_registers.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="2992"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="2969"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="11305"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="2579"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="3109"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v,hdl"
STATE="utd"
TIME="1670258092"
SIZE="3461"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1670258092"
SIZE="7949"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
PARENT="<project>\component\work\AXItoAHBL\AXItoAHBL_0\AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1670258092"
SIZE="32567"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
PARENT="<project>\component\work\AXItoAHBL\AXItoAHBL_0\AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreDDRMemCtrlr\2.3.101\CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1670351058"
SIZE="372"
PARENT="<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf,actgen_cxf"
STATE="utd"
TIME="1670351007"
SIZE="4135"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="10659"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="15606"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="78701"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="68811"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="43646"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="5657"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="2258"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="55594"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="1573"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="860"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="63181"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="5670"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="1809"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="113148"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="12200"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="6910"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="1728"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="19448"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="1398"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="34434"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="3011"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="9254"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="12945"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="12172"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="24045"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="43687"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="11801"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="20421"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="21924"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="10342"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="12939"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="2095"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="26265"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="5795"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v,hdl"
STATE="utd"
TIME="1642177113"
SIZE="10340"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.3.100\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1670350303"
SIZE="485"
PARENT="<project>\component\work\PF_RESET\PF_RESET.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREUART\5.7.100\COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1670350205"
SIZE="573"
PARENT="<project>\component\work\Core_UART\Core_UART.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.2.100\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1670351058"
SIZE="279"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
PARENT="<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CLK_DIV\1.0.103\PF_CLK_DIV.cxf,actgen_cxf"
STATE="utd"
TIME="1581374464"
SIZE="247"
PARENT="<project>\component\work\CLK_DIV2\CLK_DIV2.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v,hdl"
STATE="utd"
TIME="1642177180"
SIZE="40782"
PARENT="<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf,actgen_cxf"
STATE="utd"
TIME="1670351058"
SIZE="458"
PARENT="<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_INIT_MONITOR\2.0.204\PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1670350262"
SIZE="252"
PARENT="<project>\component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IOD\1.0.218\PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351016"
SIZE="243"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_LANECTRL\2.0.102\PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1670351017"
SIZE="364"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_NGMUX\1.0.101\ICB_NGMUX_pre_comps.v,hdl"
STATE="utd"
TIME="1581374464"
SIZE="336"
PARENT="<project>\component\Actel\SgCore\PF_NGMUX\1.0.101\PF_NGMUX.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_NGMUX\1.0.101\ICB_NGMUX_syn_comps.v,hdl"
STATE="utd"
TIME="1581374464"
SIZE="333"
PARENT="<project>\component\Actel\SgCore\PF_NGMUX\1.0.101\PF_NGMUX.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_NGMUX\1.0.101\PF_NGMUX.cxf,actgen_cxf"
STATE="utd"
TIME="1581374464"
SIZE="705"
PARENT="<project>\component\work\NGMUX\NGMUX.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_OSC\1.0.102\PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1581374464"
SIZE="243"
PARENT="<project>\component\work\OSC_160MHz\OSC_160MHz.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v,hdl"
STATE="utd"
TIME="1635774720"
SIZE="10116"
PARENT="<project>\component\Actel\SgCore\PF_PCIE\2.0.104\PF_PCIE.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_PCIE\2.0.104\PF_PCIE.cxf,actgen_cxf"
STATE="utd"
TIME="1670350555"
SIZE="461"
PARENT="<project>\component\work\PCIe_EP\PCIe_EP.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.108\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1670350382"
SIZE="246"
PARENT="<project>\component\work\SRAM_AXI\SRAM_AXI.cxf"
PARENT="<project>\component\work\tpsram\tpsram.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TX_PLL\2.0.200\PF_TX_PLL.cxf,actgen_cxf"
STATE="utd"
TIME="1581374464"
SIZE="246"
PARENT="<project>\component\work\PCIe_TX_PLL\PCIe_TX_PLL.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_XCVR_REF_CLK\1.0.103\PF_XCVR_REF_CLK.cxf,actgen_cxf"
STATE="utd"
TIME="1670350554"
SIZE="252"
PARENT="<project>\component\work\PCIe_EP\PCIe_EP.cxf"
ENDFILE
VALUE "<project>\component\work\AHBtoAPB\AHBtoAPB.cxf,actgen_cxf"
STATE="utd"
TIME="1670350036"
SIZE="6931"
ENDFILE
VALUE "<project>\component\work\AHBtoAPB\AHBtoAPB.v,hdl"
STATE="utd"
TIME="1670350035"
SIZE="4930"
PARENT="<project>\component\work\AHBtoAPB\AHBtoAPB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf,actgen_cxf"
STATE="utd"
TIME="1670350016"
SIZE="209465"
ENDFILE
VALUE "<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v,hdl"
STATE="utd"
TIME="1670350013"
SIZE="370290"
PARENT="<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1670350923"
SIZE="13761"
ENDFILE
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL.v,hdl"
STATE="utd"
TIME="1670350921"
SIZE="9763"
PARENT="<project>\component\work\AXItoAHBL\AXItoAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1670350921"
SIZE="1504"
PARENT="<project>\component\work\AXItoAHBL\AXItoAHBL.cxf"
ENDFILE
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1670350921"
SIZE="587"
PARENT="<project>\component\work\AXItoAHBL\AXItoAHBL_0\AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
STATE="utd"
TIME="1670350921"
SIZE="26827"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\work\AXItoAHBL\AXItoAHBL_0\AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1670350921"
SIZE="10569"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\work\AXItoAHBL\AXItoAHBL_0\AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AXItoAPB\AXItoAPB.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="12649"
ENDFILE
VALUE "<project>\component\work\AXItoAPB\AXItoAPB.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="13539"
PARENT="<project>\component\work\AXItoAPB\AXItoAPB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CLK_DIV2\CLK_DIV2.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="2286"
ENDFILE
VALUE "<project>\component\work\CLK_DIV2\CLK_DIV2.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="1907"
PARENT="<project>\component\work\CLK_DIV2\CLK_DIV2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CLK_DIV2\CLK_DIV2_0\CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="461"
PARENT="<project>\component\work\CLK_DIV2\CLK_DIV2.cxf"
ENDFILE
VALUE "<project>\component\work\CLK_DIV2\CLK_DIV2_0\CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="394"
PARENT="<project>\component\work\CLK_DIV2\CLK_DIV2_0\CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreAXI4_Lite\CoreAXI4_Lite.cxf,actgen_cxf"
STATE="utd"
TIME="1670350095"
SIZE="131582"
ENDFILE
VALUE "<project>\component\work\CoreAXI4_Lite\CoreAXI4_Lite.v,hdl"
STATE="utd"
TIME="1670350092"
SIZE="330927"
PARENT="<project>\component\work\CoreAXI4_Lite\CoreAXI4_Lite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller.cxf,actgen_cxf"
STATE="utd"
TIME="1670350813"
SIZE="21213"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="20090"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf,actgen_cxf"
STATE="utd"
TIME="1670350810"
SIZE="3405"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller.cxf"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf,actgen_cxf"
STATE="utd"
TIME="1670350810"
SIZE="10099"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller.cxf"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1670350810"
SIZE="3206"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="52087"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="19622"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="135214"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_stream_slave_ctrl.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="55536"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="50188"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_cache.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="10509"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_control_registers.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="5224"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ctrl_if_mux_cdc.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="4219"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="29945"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_controller.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="31905"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_start_ctrl.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="6304"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_tran_ctrl.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="41852"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="17500"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="20230"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="9099"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="6095"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="6088"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_2_ControllerFIFO.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="6090"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_3_ControllerFIFO.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="6129"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="21232"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="67437"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="13793"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="7910"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="15967"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="6453"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="28222"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_queue.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="13960"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="5970"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="9125"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="23292"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_utility_functions.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="1272"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="24229"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="16804"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_bd.v,hdl"
STATE="utd"
TIME="1670350807"
SIZE="1466"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_cache.v,hdl"
STATE="utd"
TIME="1670350807"
SIZE="1475"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM.v,hdl"
STATE="utd"
TIME="1670350807"
SIZE="1660"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM.v,hdl"
STATE="utd"
TIME="1670350807"
SIZE="1663"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM.v,hdl"
STATE="utd"
TIME="1670350807"
SIZE="1672"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0.v,hdl"
STATE="utd"
TIME="1670350807"
SIZE="1651"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1.v,hdl"
STATE="utd"
TIME="1670350807"
SIZE="1651"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd.v,hdl"
STATE="utd"
TIME="1670350808"
SIZE="2967"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache.v,hdl"
STATE="utd"
TIME="1670350807"
SIZE="5134"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM.v,hdl"
STATE="utd"
TIME="1670350810"
SIZE="9502"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM.v,hdl"
STATE="utd"
TIME="1670350809"
SIZE="7341"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM.v,hdl"
STATE="utd"
TIME="1670350809"
SIZE="2939"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0.v,hdl"
STATE="utd"
TIME="1670350808"
SIZE="6194"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1.v,hdl"
STATE="utd"
TIME="1670350809"
SIZE="6194"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\test\coreaxi4dmacontroller_testbench.v,tb_hdl"
STATE="utd"
TIME="1670350810"
SIZE="44009"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
MODULE_UNDER_TEST="CoreAXI4DMAController_testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreDMA_IO_CTRL\CoreDMA_IO_CTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="26140"
ENDFILE
VALUE "<project>\component\work\CoreDMA_IO_CTRL\CoreDMA_IO_CTRL.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="36377"
PARENT="<project>\component\work\CoreDMA_IO_CTRL\CoreDMA_IO_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_AHBL\Core_AHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1670350057"
SIZE="16331"
ENDFILE
VALUE "<project>\component\work\Core_AHBL\Core_AHBL.v,hdl"
STATE="utd"
TIME="1670350056"
SIZE="29182"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_AHBL\Core_AHBL_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1670350056"
SIZE="3737"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL_0\Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_AHBL\Core_AHBL_0\Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1670350056"
SIZE="1867"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL.cxf"
ENDFILE
VALUE "<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1670350055"
SIZE="24068"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL_0\Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1670350055"
SIZE="52664"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\Core_AHBL\Core_AHBL_0\Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_APB\Core_APB.cxf,actgen_cxf"
STATE="utd"
TIME="1670350884"
SIZE="8597"
ENDFILE
VALUE "<project>\component\work\Core_APB\Core_APB.v,hdl"
STATE="utd"
TIME="1670350882"
SIZE="12869"
PARENT="<project>\component\work\Core_APB\Core_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART.cxf,actgen_cxf"
STATE="utd"
TIME="1670350205"
SIZE="4844"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART.v,hdl"
STATE="utd"
TIME="1670350205"
SIZE="5339"
PARENT="<project>\component\work\Core_UART\Core_UART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1670350205"
SIZE="466"
PARENT="<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1670350205"
SIZE="1887"
PARENT="<project>\component\work\Core_UART\Core_UART.cxf"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\mti\scripts\wave_vlog.do,do"
STATE="utd"
TIME="1670350205"
SIZE="1458"
PARENT="<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1670350205"
SIZE="13246"
PARENT="<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1670350205"
SIZE="14272"
PARENT="<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1670350205"
SIZE="8260"
PARENT="<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1670350205"
SIZE="21155"
PARENT="<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1670350205"
SIZE="8860"
PARENT="<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
STATE="utd"
TIME="1670350205"
SIZE="39118"
PARENT="<project>\component\work\Core_UART\Core_UART_0\Core_UART_Core_UART_0_COREUART.cxf"
MODULE_UNDER_TEST="testbnch"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\NGMUX\NGMUX.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="2461"
ENDFILE
VALUE "<project>\component\work\NGMUX\NGMUX.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="1631"
PARENT="<project>\component\work\NGMUX\NGMUX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\NGMUX\NGMUX_0\NGMUX_NGMUX_0_PF_NGMUX.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="445"
PARENT="<project>\component\work\NGMUX\NGMUX.cxf"
ENDFILE
VALUE "<project>\component\work\NGMUX\NGMUX_0\NGMUX_NGMUX_0_PF_NGMUX.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="412"
PARENT="<project>\component\work\NGMUX\NGMUX_0\NGMUX_NGMUX_0_PF_NGMUX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\OSC_160MHz\OSC_160MHz.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="2383"
ENDFILE
VALUE "<project>\component\work\OSC_160MHz\OSC_160MHz.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="1422"
PARENT="<project>\component\work\OSC_160MHz\OSC_160MHz.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="461"
PARENT="<project>\component\work\OSC_160MHz\OSC_160MHz.cxf"
ENDFILE
VALUE "<project>\component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="361"
PARENT="<project>\component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.cxf,actgen_cxf"
STATE="utd"
TIME="1670350555"
SIZE="471"
PARENT="<project>\component\work\PCIe_EP\PCIe_EP.cxf"
ENDFILE
VALUE "<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v,hdl"
STATE="utd"
TIME="1670350555"
SIZE="264192"
PARENT="<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PCIe_EP\PCIe_EP.cxf,actgen_cxf"
STATE="utd"
TIME="1670350556"
SIZE="18129"
ENDFILE
VALUE "<project>\component\work\PCIe_EP\PCIe_EP.v,hdl"
STATE="utd"
TIME="1670350555"
SIZE="23748"
PARENT="<project>\component\work\PCIe_EP\PCIe_EP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.cxf,actgen_cxf"
STATE="utd"
TIME="1670350554"
SIZE="499"
PARENT="<project>\component\work\PCIe_EP\PCIe_EP.cxf"
ENDFILE
VALUE "<project>\component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v,hdl"
STATE="utd"
TIME="1670350554"
SIZE="905"
PARENT="<project>\component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1670350262"
SIZE="9487"
ENDFILE
VALUE "<project>\component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1670350262"
SIZE="10012"
PARENT="<project>\component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR_0\PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1670350262"
SIZE="529"
PARENT="<project>\component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.cxf"
ENDFILE
VALUE "<project>\component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR_0\PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1670350262"
SIZE="3040"
PARENT="<project>\component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR_0\PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PCIe_TL_CLK\PCIe_TL_CLK.cxf,actgen_cxf"
STATE="utd"
TIME="1600370880"
SIZE="2611"
ENDFILE
VALUE "<project>\component\work\PCIe_TL_CLK\PCIe_TL_CLK.v,hdl"
STATE="utd"
TIME="1600370880"
SIZE="4364"
PARENT="<project>\component\work\PCIe_TL_CLK\PCIe_TL_CLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PCIe_TX_PLL\PCIe_TX_PLL.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="5054"
ENDFILE
VALUE "<project>\component\work\PCIe_TX_PLL\PCIe_TX_PLL.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="3418"
PARENT="<project>\component\work\PCIe_TX_PLL\PCIe_TX_PLL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PCIe_TX_PLL\PCIe_TX_PLL_0\PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.cxf,actgen_cxf"
STATE="utd"
TIME="1581374466"
SIZE="744"
PARENT="<project>\component\work\PCIe_TX_PLL\PCIe_TX_PLL.cxf"
ENDFILE
VALUE "<project>\component\work\PCIe_TX_PLL\PCIe_TX_PLL_0\PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v,hdl"
STATE="utd"
TIME="1581374466"
SIZE="2150"
PARENT="<project>\component\work\PCIe_TX_PLL\PCIe_TX_PLL_0\PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1598490686"
SIZE="18410"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0.v,hdl"
STATE="utd"
TIME="1598490682"
SIZE="2948"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1598490682"
SIZE="724"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0.cxf"
ENDFILE
VALUE "<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1598490682"
SIZE="3913"
PARENT="<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1670351057"
SIZE="703"
PARENT="<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1670351057"
SIZE="4724"
PARENT="<project>\component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\DDRCTRL_0\CoreDDRMemCtrlr_0.v,hdl"
STATE="utd"
TIME="1670351058"
SIZE="7132782"
PARENT="<project>\component\work\PF_DDR4_SS\DDRCTRL_0\PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\DDRCTRL_0\DDRCTRL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1670351057"
SIZE="418"
PARENT="<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\DDRCTRL_0\PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1670351058"
SIZE="501"
PARENT="<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\DDRCTRL_0\sdram_lb_defines_0.v,hdl"
STATE="utd"
TIME="1670351057"
SIZE="2317"
PARENT="<project>\component\work\PF_DDR4_SS\DDRCTRL_0\DDRCTRL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\DLL_0\PF_DDR4_SS_DLL_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1670351058"
SIZE="703"
PARENT="<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\DLL_0\PF_DDR4_SS_DLL_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1670351058"
SIZE="2650"
PARENT="<project>\component\work\PF_DDR4_SS\DLL_0\PF_DDR4_SS_DLL_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf,actgen_cxf"
STATE="utd"
TIME="1670351060"
SIZE="19016"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v,hdl"
STATE="utd"
TIME="1670351058"
SIZE="195450"
PARENT="<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670350998"
SIZE="499"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1670350998"
SIZE="3870"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670350996"
SIZE="501"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v,hdl"
STATE="utd"
TIME="1670350996"
SIZE="41267"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670350997"
SIZE="497"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v,hdl"
STATE="utd"
TIME="1670350997"
SIZE="4087"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670350997"
SIZE="497"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v,hdl"
STATE="utd"
TIME="1670350997"
SIZE="3867"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670350999"
SIZE="493"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v,hdl"
STATE="utd"
TIME="1670350999"
SIZE="7248"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351000"
SIZE="515"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351000"
SIZE="3879"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351001"
SIZE="493"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351001"
SIZE="7248"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351002"
SIZE="499"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351002"
SIZE="3870"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351002"
SIZE="495"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351002"
SIZE="3867"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351003"
SIZE="497"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351003"
SIZE="3869"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351004"
SIZE="495"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351004"
SIZE="3867"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351005"
SIZE="499"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351005"
SIZE="3870"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_REF_CLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351005"
SIZE="521"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_REF_CLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351005"
SIZE="3811"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_REF_CLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351006"
SIZE="503"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351006"
SIZE="3874"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351007"
SIZE="497"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351007"
SIZE="3868"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1670351017"
SIZE="649"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1670351017"
SIZE="4945"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1670351017"
SIZE="3710"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1670351008"
SIZE="633"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1670351008"
SIZE="5205"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1670351008"
SIZE="3702"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351008"
SIZE="507"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351008"
SIZE="4061"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351011"
SIZE="529"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351011"
SIZE="3920"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351010"
SIZE="509"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351010"
SIZE="4844"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351009"
SIZE="507"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351009"
SIZE="32777"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351011"
SIZE="529"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351011"
SIZE="4363"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1670351012"
SIZE="633"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1670351012"
SIZE="5205"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1670351012"
SIZE="3702"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351013"
SIZE="507"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351013"
SIZE="4061"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351015"
SIZE="529"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351015"
SIZE="3920"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351014"
SIZE="509"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351014"
SIZE="4844"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351014"
SIZE="507"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351014"
SIZE="32783"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1670351016"
SIZE="529"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1670351016"
SIZE="4363"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf,actgen_cxf"
STATE="utd"
TIME="1670351024"
SIZE="42364"
ENDFILE
VALUE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v,hdl"
STATE="utd"
TIME="1670351018"
SIZE="876724"
PARENT="<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_RESET\PF_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1670350304"
SIZE="3335"
ENDFILE
VALUE "<project>\component\work\PF_RESET\PF_RESET.v,hdl"
STATE="utd"
TIME="1670350303"
SIZE="3341"
PARENT="<project>\component\work\PF_RESET\PF_RESET.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1670350303"
SIZE="2653"
PARENT="<project>\component\work\PF_RESET\PF_RESET_0\PF_RESET_PF_RESET_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PF_RESET\PF_RESET_0\PF_RESET_PF_RESET_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1670350303"
SIZE="857"
PARENT="<project>\component\work\PF_RESET\PF_RESET.cxf"
ENDFILE
VALUE "<project>\component\work\PF_RESET\PF_RESET_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1670350303"
SIZE="5477"
PARENT="<project>\component\work\PF_RESET\PF_RESET_0\PF_RESET_PF_RESET_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v,hdl"
STATE="utd"
TIME="1670350381"
SIZE="23100"
PARENT="<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v,hdl"
STATE="utd"
TIME="1670350381"
SIZE="96145"
PARENT="<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v,hdl"
STATE="utd"
TIME="1670350381"
SIZE="114613"
PARENT="<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v,hdl"
STATE="utd"
TIME="1670350381"
SIZE="11791"
PARENT="<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1670350381"
SIZE="998"
PARENT="<project>\component\work\SRAM_AXI\SRAM_AXI.cxf"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\PF_TPSRAM_AHB_AXI_0\SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1670350382"
SIZE="774"
PARENT="<project>\component\work\SRAM_AXI\SRAM_AXI.cxf"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\PF_TPSRAM_AHB_AXI_0\SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1670350382"
SIZE="5592"
PARENT="<project>\component\work\SRAM_AXI\PF_TPSRAM_AHB_AXI_0\SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\SRAM_AXI.cxf,actgen_cxf"
STATE="utd"
TIME="1670350383"
SIZE="12464"
ENDFILE
VALUE "<project>\component\work\SRAM_AXI\SRAM_AXI.v,hdl"
STATE="utd"
TIME="1670350382"
SIZE="32528"
PARENT="<project>\component\work\SRAM_AXI\SRAM_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top\top.cxf,actgen_cxf"
STATE="utd"
TIME="1672844545"
SIZE="7269"
ENDFILE
VALUE "<project>\component\work\top\top.v,hdl"
STATE="utd"
TIME="1672844544"
SIZE="74310"
PARENT="<project>\component\work\top\top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\tpsram\tpsram.cxf,actgen_cxf"
STATE="utd"
TIME="1581374468"
SIZE="4835"
ENDFILE
VALUE "<project>\component\work\tpsram\tpsram.v,hdl"
STATE="utd"
TIME="1581374468"
SIZE="2236"
PARENT="<project>\component\work\tpsram\tpsram.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\tpsram\tpsram_0\tpsram_tpsram_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1581374468"
SIZE="714"
PARENT="<project>\component\work\tpsram\tpsram.cxf"
ENDFILE
VALUE "<project>\component\work\tpsram\tpsram_0\tpsram_tpsram_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1581374468"
SIZE="4375"
PARENT="<project>\component\work\tpsram\tpsram_0\tpsram_tpsram_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_SD\UART_SD.cxf,actgen_cxf"
STATE="utd"
TIME="1581374468"
SIZE="11414"
ENDFILE
VALUE "<project>\component\work\UART_SD\UART_SD.v,hdl"
STATE="utd"
TIME="1581374468"
SIZE="12737"
PARENT="<project>\component\work\UART_SD\UART_SD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
STATE="utd"
TIME="1598493916"
SIZE="1202"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1672845729"
SIZE="8437"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1672845811"
SIZE="9203"
ENDFILE
VALUE "<project>\hdl\AXI4DMA_INIT.v,hdl"
STATE="utd"
TIME="1581374472"
SIZE="20685"
ENDFILE
VALUE "<project>\hdl\AXI_IO_CTRL.v,hdl"
STATE="utd"
TIME="1581374472"
SIZE="13035"
ENDFILE
VALUE "<project>\hdl\CMD_CTRLR.v,hdl"
STATE="utd"
TIME="1581374472"
SIZE="17351"
ENDFILE
VALUE "<project>\hdl\Debounce.v,hdl"
STATE="utd"
TIME="1581374472"
SIZE="3479"
ENDFILE
VALUE "<project>\hdl\PATTERN_GEN_CHECKER.v,hdl"
STATE="utd"
TIME="1581374472"
SIZE="16468"
ENDFILE
VALUE "<project>\hdl\SW_Debounce.v,hdl"
STATE="utd"
TIME="1581374472"
SIZE="1570"
ENDFILE
VALUE "<project>\simulation\axi_mstr_ram_init.mem,sim"
STATE="utd"
TIME="1670258125"
SIZE="2558"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1649234903"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1581374460"
SIZE="26241"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1581374460"
SIZE="6518"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1581374460"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1581374460"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1581374460"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1581374462"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1670257300"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\PCIE_1_compile_bfm.tcl,sim"
STATE="utd"
TIME="1670350555"
SIZE="580"
PARENT="<project>\component\work\PCIe_EP\PCIe_EP.cxf"
ENDFILE
VALUE "<project>\simulation\PCIe_EP_PCIex4_0_PF_PCIE_PCIE_1_user.bfm,sim"
STATE="utd"
TIME="1582061010"
SIZE="452"
PARENT="<project>\component\work\PCIe_EP\PCIe_EP.cxf"
ENDFILE
VALUE "<project>\simulation\ram_init.mem,sim"
STATE="utd"
TIME="1670258092"
SIZE="18431"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\COREAXITOAHBL.cxf"
ENDFILE
VALUE "<project>\simulation\slave_0_ram_init.mem,sim"
STATE="utd"
TIME="1670258125"
SIZE="81918"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\slave_1_ram_init.mem,sim"
STATE="utd"
TIME="1670258125"
SIZE="81918"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\slave_2_ram_init.mem,sim"
STATE="utd"
TIME="1670258125"
SIZE="81918"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\stream_ram_init.mem,sim"
STATE="utd"
TIME="1670258125"
SIZE="81918"
PARENT="<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>\simulation\TestAXI4Interconnect_User.log,log"
STATE="utd"
TIME="1581374464"
SIZE="1083633"
ENDFILE
VALUE "<project>\synthesis\top.so,so"
STATE="utd"
TIME="1670351953"
SIZE="240"
ENDFILE
VALUE "<project>\synthesis\top.vm,syn_vm"
STATE="utd"
TIME="1670351948"
SIZE="16504043"
ENDFILE
VALUE "<project>\synthesis\top_syn.prj,prj"
STATE="utd"
TIME="1670351954"
SIZE="49574"
ENDFILE
VALUE "<project>\synthesis\top_vm.sdc,syn_sdc"
STATE="utd"
TIME="1670351949"
SIZE="16052"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "Core_UART_Core_UART_0_COREUART::work"
FILE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\Core_UART\Core_UART_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
VALUE "<project>\component\work\Core_UART\Core_UART_0\mti\scripts\wave_vlog.do,do"
ENDLIST
ENDLIST
LIST "COREAXI4INTERCONNECT::work"
FILE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER::work"
FILE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\coreaxi4dmacontroller_firmware_driver_model.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\coreaxi4dmacontroller_application.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master_application.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_to_axi4_lite_bridge.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readAddressChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readDataChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeAddressChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeDataChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeResponseChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect.v,tb_hdl"
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\test\coreaxi4dmacontroller_testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "PCIe_EP::work"
FILE "<project>\component\work\PCIe_EP\PCIe_EP.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\PCIe_EP_PCIex4_0_PF_PCIE_PCIE_1_user.bfm,sim"
VALUE "<project>\simulation\PCIE_1_compile_bfm.tcl,sim"
ENDLIST
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK::work"
FILE "<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST "PF_RESET_PF_RESET_0_CORERESET_PF::work"
FILE "<project>\component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\PF_RESET\PF_RESET_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "top::work"
FILE "<project>\component\work\top\top.v,hdl"
LIST SynthesisConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\io\user.pdc,io_pdc"
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSYNTHESIS(<project>\synthesis\top.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "Core_AHBL_Core_AHBL_0_CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\Core_AHBL\Core_AHBL_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL::COREAXITOAHBL_LIB"
FILE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST COREAXI4INTERCONNECT
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST COREAXI4INTERCONNECT
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST Core_AHBL_Core_AHBL_0_CoreAHBLite
VALUE "<project>\component\work\Core_AHBL\Core_AHBL_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\coreaxi4dmacontroller_firmware_driver_model.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\coreaxi4dmacontroller_application.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master_application.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_to_axi4_lite_bridge.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readAddressChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readDataChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeAddressChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeDataChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeResponseChannel.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect.v,tb_hdl"
VALUE "<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\test\coreaxi4dmacontroller_testbench.v,tb_hdl"
ENDLIST
LIST Core_UART_Core_UART_0_COREUART
VALUE "<project>\component\work\Core_UART\Core_UART_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\test\user\testbnch.v,tb_hdl"
VALUE "<project>\component\work\Core_UART\Core_UART_0\mti\scripts\wave_vlog.do,do"
ENDLIST
LIST PCIe_EP
VALUE "<project>\simulation\PCIe_EP_PCIex4_0_PF_PCIE_PCIE_1_user.bfm,sim"
VALUE "<project>\simulation\PCIE_1_compile_bfm.tcl,sim"
ENDLIST
LIST PF_DDR4_SS_DDRPHY_BLK
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
LIST PF_RESET_PF_RESET_0_CORERESET_PF
VALUE "<project>\component\work\PF_RESET\PF_RESET_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=true
Type=max
RunTime=18us
Resolution=1ps
VsimOpt=
EntityName=PCIe_EP_Demo_tb
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=true
DisablePulseFiltering=true
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=1
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=D:/Microsemi/Libero_SoC_v2021.2/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="D:\Microsemi\Libero_SoC_v2021.2\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="D:\Microsemi\Libero_SoC_v2021.2\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "COREAXI4INTERCONNECT::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "top::work"
LIST Impl1
ideSYNTHESIS(<project>\synthesis\top.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Generate Bitstream:top_generateBitstream.log
SmartDesign;PCIe_EP;0
Constraint Manager;Constraint Manager;0
StartPage;StartPage;0
SmartDesign;top;0
ACTIVEVIEW;Reports
ENDLIST
LIST ModuleSubBlockList
LIST "AHBtoAPB::work","component\work\AHBtoAPB\AHBtoAPB.v","TRUE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "APB_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v","FALSE","FALSE"
ENDLIST
LIST "APB_IOG_CTRL_SM::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "AXI4_Interconnect::work","component\work\AXI4_Interconnect\AXI4_Interconnect.v","TRUE","FALSE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
ENDLIST
LIST "axi4dma_init::work","hdl\AXI4DMA_INIT.v","FALSE","FALSE"
ENDLIST
LIST "axi_io_ctrl::work","hdl\AXI_IO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "AXItoAHBL::work","component\work\AXItoAHBL\AXItoAHBL.v","TRUE","FALSE"
SUBBLOCK "AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
ENDLIST
LIST "AXItoAPB::work","component\work\AXItoAPB\AXItoAPB.v","TRUE","FALSE"
SUBBLOCK "AHBtoAPB::work","component\work\AHBtoAPB\AHBtoAPB.v","TRUE","FALSE"
SUBBLOCK "AXItoAHBL::work","component\work\AXItoAHBL\AXItoAHBL.v","TRUE","FALSE"
SUBBLOCK "Core_AHBL::work","component\work\Core_AHBL\Core_AHBL.v","TRUE","FALSE"
SUBBLOCK "Core_APB::work","component\work\Core_APB\Core_APB.v","TRUE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "CLK_DIV2::work","component\work\CLK_DIV2\CLK_DIV2.v","TRUE","FALSE"
SUBBLOCK "CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV::work","component\work\CLK_DIV2\CLK_DIV2_0\CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v","FALSE","FALSE"
ENDLIST
LIST "CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV::work","component\work\CLK_DIV2\CLK_DIV2_0\CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v","FALSE","FALSE"
ENDLIST
LIST "cmd_ctrlr::work","hdl\CMD_CTRLR.v","FALSE","FALSE"
ENDLIST
LIST "Core_AHBL::work","component\work\Core_AHBL\Core_AHBL.v","TRUE","FALSE"
SUBBLOCK "Core_AHBL_Core_AHBL_0_CoreAHBLite::COREAHBLITE_LIB","component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "Core_APB::work","component\work\Core_APB\Core_APB.v","TRUE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART::work","component\work\Core_UART\Core_UART.v","TRUE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_COREUART::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_Clock_gen::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_COREUART::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_Clock_gen::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_Rx_async::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_Tx_async::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_fifo_256x8::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_fifo_256x8::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_fifo_ctrl_256::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_fifo_ctrl_256::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_ram256x8_g5::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_ram256x8_g5::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_Rx_async::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_Tx_async::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreAXI4_Lite::work","component\work\CoreAXI4_Lite\CoreAXI4_Lite.v","TRUE","FALSE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
ENDLIST
LIST "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Axi4CrossBar::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller::work","component\work\CoreDMA_Controller\CoreDMA_Controller.v","TRUE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4LiteSlaveCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4StreamSlaveCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_stream_slave_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_ctrlIFMuxCDC::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ctrl_if_mux_cdc.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_Cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAController::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_controller.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_controlRegisters::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_control_registers.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intController::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_Cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAController::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_controller.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_controlRegisters::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_control_registers.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intController::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4LiteSlaveCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4StreamSlaveCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_stream_slave_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_ctrlIFMuxCDC::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ctrl_if_mux_cdc.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAStartCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_start_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_2_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_2_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_2::work","","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_3_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_3_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_3::work","","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intStatusMux::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_2::work","","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_3::work","","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_IO_CTRL::work","component\work\CoreDMA_IO_CTRL\CoreDMA_IO_CTRL.v","TRUE","FALSE"
SUBBLOCK "CoreAXI4_Lite::work","component\work\CoreAXI4_Lite\CoreAXI4_Lite.v","TRUE","FALSE"
SUBBLOCK "CoreDMA_Controller::work","component\work\CoreDMA_Controller\CoreDMA_Controller.v","TRUE","FALSE"
SUBBLOCK "UART_SD::work","component\work\UART_SD\UART_SD.v","TRUE","FALSE"
SUBBLOCK "axi4dma_init::work","hdl\AXI4DMA_INIT.v","FALSE","FALSE"
SUBBLOCK "axi_io_ctrl::work","hdl\AXI_IO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "ddr4_vref::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v","FALSE","FALSE"
ENDLIST
LIST "ddr_init_iterator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v","FALSE","FALSE"
ENDLIST
LIST "debounce::work","hdl\Debounce.v","FALSE","FALSE"
ENDLIST
LIST "DLL_MON::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v","FALSE","FALSE"
ENDLIST
LIST "dq_align_dqs_optimization::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Axi4CrossBar::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP_INT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP_INT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v","FALSE","FALSE"
SUBBLOCK "ddr_init_iterator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v","FALSE","FALSE"
SUBBLOCK "LANE_ALIGNMENT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "TIP_CTRL_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "register_bank::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_Cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_cache.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_controlRegisters::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_control_registers.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_fixedPriorityArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intExtDscrptrCache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAController::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_controller.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAStartCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_start_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intStatusMux::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMATranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_dscrptrSrcMux::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_extDscrptrFetchFSM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMATranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranQueue::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_queue.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_transAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranQueue::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_dscrptrSrcMux::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_extDscrptrFetchFSM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_fixedPriorityArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_0_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_1_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intController::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_2_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_2_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_3_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_3_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_0_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_1_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_interrupt_x_ctrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_interrupt_x_ctrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intExtDscrptrCache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_bd::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_bd.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranQueue::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_queue.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_transAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranQueue::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_bd::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_bd.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1.v","FALSE","FALSE"
ENDLIST
LIST "data_transition_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "DELAY_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "flag_generator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "data_transition_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "noisy_data_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "IOG_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v","FALSE","FALSE"
SUBBLOCK "APB_IOG_CTRL_SM::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "LANE_ALIGNMENT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "FIFO_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "LANE_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "LEVELLING::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v","FALSE","FALSE"
SUBBLOCK "DELAY_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v","FALSE","FALSE"
SUBBLOCK "IOG_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v","FALSE","FALSE"
SUBBLOCK "RDLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v","FALSE","FALSE"
SUBBLOCK "TRN_COMPLETE::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v","FALSE","FALSE"
SUBBLOCK "VREF_TR::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v","FALSE","FALSE"
SUBBLOCK "WRLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v","FALSE","FALSE"
ENDLIST
LIST "noisy_data_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr::work","component\work\PF_DDR4_SS\DDRCTRL_0\CoreDDRMemCtrlr_0.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR_CFG_INIT::work","component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "PHY_SIG_MOD::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v","FALSE","FALSE"
SUBBLOCK "RDLVL_SMS::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_SMS::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v","FALSE","FALSE"
SUBBLOCK "RDLVL_TRAIN::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v","FALSE","FALSE"
ENDLIST
LIST "register_bank::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM::work","component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v","FALSE","FALSE"
SUBBLOCK "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC::work","component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v","FALSE","FALSE"
SUBBLOCK "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL::work","component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v","FALSE","FALSE"
SUBBLOCK "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF::work","component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL::work","component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF::work","component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v","FALSE","FALSE"
ENDLIST
LIST "TIP_CTRL_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "APB_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v","FALSE","FALSE"
SUBBLOCK "DLL_MON::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v","FALSE","FALSE"
SUBBLOCK "TRN_CLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "ddr4_vref::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v","FALSE","FALSE"
SUBBLOCK "LEVELLING::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v","FALSE","FALSE"
SUBBLOCK "PHY_SIG_MOD::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v","FALSE","FALSE"
SUBBLOCK "write_callibrator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "TRN_COMPLETE::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v","FALSE","FALSE"
ENDLIST
LIST "VREF_TR::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v","FALSE","FALSE"
ENDLIST
LIST "write_callibrator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v","FALSE","FALSE"
SUBBLOCK "WRLVL_BOT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "FIFO_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "ram_simple_dp::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "G5_APBLINK_MASTER::work","component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v","FALSE","FALSE"
ENDLIST
LIST "gate_training::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v","FALSE","FALSE"
ENDLIST
LIST "LANE_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "NGMUX::work","component\work\NGMUX\NGMUX.v","TRUE","FALSE"
SUBBLOCK "NGMUX_NGMUX_0_PF_NGMUX::work","component\work\NGMUX\NGMUX_0\NGMUX_NGMUX_0_PF_NGMUX.v","FALSE","FALSE"
ENDLIST
LIST "NGMUX_NGMUX_0_PF_NGMUX::work","component\work\NGMUX\NGMUX_0\NGMUX_NGMUX_0_PF_NGMUX.v","FALSE","FALSE"
ENDLIST
LIST "OSC_160MHz::work","component\work\OSC_160MHz\OSC_160MHz.v","TRUE","FALSE"
SUBBLOCK "OSC_160MHz_OSC_160MHz_0_PF_OSC::work","component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "OSC_160MHz_OSC_160MHz_0_PF_OSC::work","component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "pattern_gen_checker::work","hdl\PATTERN_GEN_CHECKER.v","FALSE","FALSE"
SUBBLOCK "tpsram::work","component\work\tpsram\tpsram.v","TRUE","FALSE"
ENDLIST
LIST "PCIe_EP::work","component\work\PCIe_EP\PCIe_EP.v","TRUE","FALSE"
SUBBLOCK "PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK::work","component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v","FALSE","FALSE"
SUBBLOCK "PCIe_EP_PCIex4_0_PF_PCIE::work","component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v","FALSE","FALSE"
SUBBLOCK "PCIe_TL_CLK::work","component\work\PCIe_TL_CLK\PCIe_TL_CLK.v","TRUE","FALSE"
SUBBLOCK "PCIe_TX_PLL::work","component\work\PCIe_TX_PLL\PCIe_TX_PLL.v","TRUE","FALSE"
SUBBLOCK "sw_debounce::work","hdl\SW_Debounce.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK::work","component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_EP_PCIex4_0_PF_PCIE::work","component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v","FALSE","FALSE"
SUBBLOCK "G5_APBLINK_MASTER::work","component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_INIT_MONITOR::work","component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.v","TRUE","FALSE"
SUBBLOCK "PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR::work","component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR_0\PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR::work","component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR_0\PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_TL_CLK::work","component\work\PCIe_TL_CLK\PCIe_TL_CLK.v","TRUE","FALSE"
SUBBLOCK "CLK_DIV2::work","component\work\CLK_DIV2\CLK_DIV2.v","TRUE","FALSE"
SUBBLOCK "NGMUX::work","component\work\NGMUX\NGMUX.v","TRUE","FALSE"
SUBBLOCK "OSC_160MHz::work","component\work\OSC_160MHz\OSC_160MHz.v","TRUE","FALSE"
SUBBLOCK "PCIe_INIT_MONITOR::work","component\work\PCIe_INIT_MONITOR\PCIe_INIT_MONITOR.v","TRUE","FALSE"
ENDLIST
LIST "PCIe_TX_PLL::work","component\work\PCIe_TX_PLL\PCIe_TX_PLL.v","TRUE","FALSE"
SUBBLOCK "PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL::work","component\work\PCIe_TX_PLL\PCIe_TX_PLL_0\PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL::work","component\work\PCIe_TX_PLL\PCIe_TX_PLL_0\PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_CCC_C0_PF_CCC_C0_0_PF_CCC::work","component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS::work","component\work\PF_DDR4_SS\PF_DDR4_SS.v","TRUE","FALSE"
SUBBLOCK "PF_DDR4_SS_CCC_0_PF_CCC::work","component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK::work","component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "PF_DDR4_SS_DLL_0_PF_CCC::work","component\work\PF_DDR4_SS\DLL_0\PF_DDR4_SS_DLL_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr::work","component\work\PF_DDR4_SS\DDRCTRL_0\CoreDDRMemCtrlr_0.v","FALSE","FALSE"
SUBBLOCK "PF_DDR_CFG_INIT::work","component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_CCC_0_PF_CCC::work","component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK::work","component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_REF_CLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_REF_CLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DLL_0_PF_CCC::work","component\work\PF_DDR4_SS\DLL_0\PF_DDR4_SS_DLL_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_RESET::work","component\work\PF_RESET\PF_RESET.v","TRUE","FALSE"
SUBBLOCK "PF_RESET_PF_RESET_0_CORERESET_PF::work","component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "PF_RESET_PF_RESET_0_CORERESET_PF::work","component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "ram_simple_dp::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_TRAIN::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v","FALSE","FALSE"
SUBBLOCK "dq_align_dqs_optimization::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v","FALSE","FALSE"
SUBBLOCK "gate_training::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI::work","component\work\SRAM_AXI\SRAM_AXI.v","TRUE","FALSE"
SUBBLOCK "SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\SRAM_AXI\PF_TPSRAM_AHB_AXI_0\SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
SUBBLOCK "SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM::work","component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC::work","component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\SRAM_AXI\PF_TPSRAM_AHB_AXI_0\SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "sw_debounce::work","hdl\SW_Debounce.v","FALSE","FALSE"
SUBBLOCK "debounce::work","hdl\Debounce.v","FALSE","FALSE"
ENDLIST
LIST "top::work","component\work\top\top.v","TRUE","FALSE"
SUBBLOCK "AXI4_Interconnect::work","component\work\AXI4_Interconnect\AXI4_Interconnect.v","TRUE","FALSE"
SUBBLOCK "AXItoAPB::work","component\work\AXItoAPB\AXItoAPB.v","TRUE","FALSE"
SUBBLOCK "CoreDMA_IO_CTRL::work","component\work\CoreDMA_IO_CTRL\CoreDMA_IO_CTRL.v","TRUE","FALSE"
SUBBLOCK "PCIe_EP::work","component\work\PCIe_EP\PCIe_EP.v","TRUE","FALSE"
SUBBLOCK "PF_CCC_C0::work","component\work\PF_CCC_C0\PF_CCC_C0.v","TRUE","FALSE"
SUBBLOCK "PF_DDR4_SS::work","component\work\PF_DDR4_SS\PF_DDR4_SS.v","TRUE","FALSE"
SUBBLOCK "PF_RESET::work","component\work\PF_RESET\PF_RESET.v","TRUE","FALSE"
SUBBLOCK "SRAM_AXI::work","component\work\SRAM_AXI\SRAM_AXI.v","TRUE","FALSE"
ENDLIST
LIST "tpsram::work","component\work\tpsram\tpsram.v","TRUE","FALSE"
SUBBLOCK "tpsram_tpsram_0_PF_TPSRAM::work","component\work\tpsram\tpsram_0\tpsram_tpsram_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "tpsram_tpsram_0_PF_TPSRAM::work","component\work\tpsram\tpsram_0\tpsram_tpsram_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "trn_bclksclk::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v","FALSE","FALSE"
ENDLIST
LIST "TRN_CLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "flag_generator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "trn_bclksclk::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v","FALSE","FALSE"
SUBBLOCK "trn_cmd_addr::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v","FALSE","FALSE"
SUBBLOCK "trn_dqsw::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "trn_cmd_addr::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v","FALSE","FALSE"
ENDLIST
LIST "trn_dqsw::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "UART_SD::work","component\work\UART_SD\UART_SD.v","TRUE","FALSE"
SUBBLOCK "Core_UART::work","component\work\Core_UART\Core_UART.v","TRUE","FALSE"
SUBBLOCK "cmd_ctrlr::work","hdl\CMD_CTRLR.v","FALSE","FALSE"
SUBBLOCK "pattern_gen_checker::work","hdl\PATTERN_GEN_CHECKER.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL_BOT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_Cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_cache.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_controlRegisters::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_control_registers.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_fixedPriorityArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intExtDscrptrCache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAController::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_controller.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAStartCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_start_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMATranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_dscrptrSrcMux::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_extDscrptrFetchFSM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intStatusMux::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMATranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dma_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranQueue::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_queue.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_transAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranQueue::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_dscrptrSrcMux::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_extDscrptrFetchFSM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_fixedPriorityArbiter::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_0_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_1_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intController::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_controller.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_0_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_1_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_2_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_2_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_3_ControllerFIFO::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreAXI4DMAController_int_3_ControllerFIFO.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_interrupt_x_ctrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_interrupt_x_ctrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intExtDscrptrCache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_ram_bd::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_bd.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranQueue::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_rd_tran_queue.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_transAck::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranCtrl::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranQueue::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_bd::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_bd.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_cache.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1.v","FALSE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1.v","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\PF_RESET\PF_RESET_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "PF_RESET_PF_RESET_0_CORERESET_PF::work","component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Master::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v","FALSE","TRUE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v","FALSE","TRUE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "AHBL_Master::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
ENDLIST
LIST "testbnch::work","component\work\Core_UART\Core_UART_0\rtl\vlog\test\user\testbnch.v","FALSE","TRUE"
SUBBLOCK "Core_UART_Core_UART_0_COREUART::work","component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "Core_AHBL_Core_AHBL_0_CoreAHBLite::COREAHBLITE_LIB","component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "Core_AHBL_Core_AHBL_0_CoreAHBLite::COREAHBLITE_LIB","component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3_BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_infer_LSRAM::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_LSRAM.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_infer_registers::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_registers.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_synchronizer::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_infer_uSRAM::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_infer_uSRAM::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_infer_LSRAM::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_LSRAM.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_infer_registers::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_registers.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_readByteCnt::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_synchronizer::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_infer_uSRAM::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Slave::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_infer_uSRAM::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v","FALSE","FALSE"
ENDLIST
LIST "AXI_Master::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "testbench::COREAXITOAHBL_LIB","component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "AHBL_Slave::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
SUBBLOCK "AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "AXI_Master::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "AXI4StreamMaster::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master.v","FALSE","TRUE"
ENDLIST
LIST "CoreAXI4DMAController_testbench::COREAXI4DMACONTROLLER_LIB","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\test\coreaxi4dmacontroller_testbench.v","FALSE","TRUE"
SUBBLOCK "AXI4StreamMaster::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master.v","FALSE","TRUE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER::work","component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core\coreaxi4dmacontroller.v","FALSE","FALSE"
SUBBLOCK "AXI4SlaveRAM::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v","FALSE","TRUE"
SUBBLOCK "AXI4ToAXI4LiteBridge::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_to_axi4_lite_bridge.v","FALSE","TRUE"
SUBBLOCK "AXI4_Master::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_master.v","FALSE","TRUE"
SUBBLOCK "axi_interconnect::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect.v","FALSE","TRUE"
SUBBLOCK "AXI4SlaveRAM::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v","FALSE","TRUE"
SUBBLOCK "AXI4SlaveRAM::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v","FALSE","TRUE"
ENDLIST
LIST "AXI4_Master::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_master.v","FALSE","TRUE"
ENDLIST
LIST "AXI4SlaveRAM::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v","FALSE","TRUE"
ENDLIST
LIST "AXI4ToAXI4LiteBridge::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_to_axi4_lite_bridge.v","FALSE","TRUE"
ENDLIST
LIST "axi_interconnect::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect.v","FALSE","TRUE"
SUBBLOCK "interconnect_readAddressChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readAddressChannel.v","FALSE","TRUE"
SUBBLOCK "interconnect_readDataChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readDataChannel.v","FALSE","TRUE"
SUBBLOCK "interconnect_writeAddressChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeAddressChannel.v","FALSE","TRUE"
SUBBLOCK "interconnect_writeDataChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeDataChannel.v","FALSE","TRUE"
SUBBLOCK "interconnect_writeResponseChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeResponseChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_readAddressChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readAddressChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_readDataChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readDataChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_writeAddressChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeAddressChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_writeDataChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeDataChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_writeResponseChannel::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeResponseChannel.v","FALSE","TRUE"
ENDLIST
LIST "AXI4SlaveRAM::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v","FALSE","TRUE"
ENDLIST
LIST "AXI4SlaveRAM::COREAXI4DMACONTROLLER_LIB","component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v","FALSE","TRUE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\io_constraints.pdc"
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\fp_constraints.pdc"
VALUE "constraint\fp\user.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\top_derived_constraints.sdc"
VALUE "constraint\timing_user_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
