#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x558fbbcce330 .scope module, "GfxDma" "GfxDma" 2 44;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_clk2";
    .port_info 2 /INPUT 1 "i_clk3";
    .port_info 3 /INPUT 1 "i_src_ce_b";
    .port_info 4 /INOUT 1 "io_src_we_b";
    .port_info 5 /INOUT 13 "io_src_addr";
    .port_info 6 /OUTPUT 2 "o_src_ram_page";
    .port_info 7 /INOUT 8 "i_src_data";
    .port_info 8 /OUTPUT 1 "o_dst_we_b";
    .port_info 9 /OUTPUT 16 "o_dst_addr";
    .port_info 10 /OUTPUT 8 "o_dst_data";
    .port_info 11 /INPUT 1 "i_free_vbus";
    .port_info 12 /OUTPUT 1 "o_addr_sel";
    .port_info 13 /OUTPUT 1 "o_active";
P_0x558fbbc9d6f0 .param/l "CFG_CPY_ALL" 1 2 79, C4<1>;
P_0x558fbbc9d730 .param/l "CFG_CPY_NON_ZERO" 1 2 78, C4<0>;
P_0x558fbbc9d770 .param/l "CTRL_ADDR_DST_ADDR_H" 1 2 71, C4<011>;
P_0x558fbbc9d7b0 .param/l "CTRL_ADDR_DST_ADDR_L" 1 2 70, C4<010>;
P_0x558fbbc9d7f0 .param/l "CTRL_ADDR_HEIGHT" 1 2 73, C4<101>;
P_0x558fbbc9d830 .param/l "CTRL_ADDR_MASK" 1 2 74, C4<110>;
P_0x558fbbc9d870 .param/l "CTRL_ADDR_SRC_ADDR_H" 1 2 69, C4<001>;
P_0x558fbbc9d8b0 .param/l "CTRL_ADDR_SRC_ADDR_L" 1 2 68, C4<000>;
P_0x558fbbc9d8f0 .param/l "CTRL_ADDR_STATE" 1 2 75, C4<111>;
P_0x558fbbc9d930 .param/l "CTRL_ADDR_WIDTH" 1 2 72, C4<100>;
L_0x558fbbd0b5c0 .functor AND 1, v0x558fbbd0a3e0_0, v0x558fbbd0afe0_0, C4<1>, C4<1>;
L_0x78f2a4b95018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x558fbbd0b650 .functor XNOR 1, v0x558fbbd0a4a0_0, L_0x78f2a4b95018, C4<0>, C4<0>;
L_0x558fbbd0b840 .functor AND 1, L_0x558fbbd0b650, L_0x558fbbd0b6f0, C4<1>, C4<1>;
L_0x558fbbd0c000/d .functor BUFZ 16, v0x558fbbd0ae20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x558fbbd0c000 .delay 16 (0,0,0) L_0x558fbbd0c000/d;
L_0x558fbbd0c5a0 .functor AND 1, L_0x558fbbd0b5c0, L_0x558fbbd0c450, C4<1>, C4<1>;
L_0x558fbbd0c8c0 .functor NOT 1, L_0x558fbbd0b5c0, C4<0>, C4<0>, C4<0>;
L_0x558fbbd0c970 .functor OR 1, L_0x558fbbd0c8c0, L_0x558fbbd0b840, C4<0>, C4<0>;
o0x78f2a4bde378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x558fbbd0ca80/d .functor OR 1, L_0x558fbbd0c970, o0x78f2a4bde378, C4<0>, C4<0>;
L_0x558fbbd0ca80 .delay 1 (6,6,6) L_0x558fbbd0ca80/d;
L_0x558fbbd0cc30/d .functor BUFZ 1, v0x558fbbd0a050_0, C4<0>, C4<0>, C4<0>;
L_0x558fbbd0cc30 .delay 1 (2,2,2) L_0x558fbbd0cc30/d;
L_0x558fbbd0cd40/d .functor BUFZ 1, v0x558fbbd0afe0_0, C4<0>, C4<0>, C4<0>;
L_0x558fbbd0cd40 .delay 1 (5,5,5) L_0x558fbbd0cd40/d;
o0x78f2a4bde018 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558fbbccc610_0 name=_ivl_12
o0x78f2a4bde048 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x558fbbcca4a0_0 name=_ivl_16
v0x558fbbcc97d0_0 .net/2u *"_ivl_2", 0 0, L_0x78f2a4b95018;  1 drivers
L_0x78f2a4b950a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558fbbcc8d50_0 .net/2u *"_ivl_20", 0 0, L_0x78f2a4b950a8;  1 drivers
o0x78f2a4bde0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x558fbbd08a90_0 name=_ivl_22
v0x558fbbd08b70_0 .net *"_ivl_26", 7 0, L_0x558fbbd0bf60;  1 drivers
v0x558fbbd08c50_0 .net *"_ivl_28", 7 0, L_0x558fbbd0c0d0;  1 drivers
v0x558fbbd08d30_0 .net *"_ivl_35", 0 0, L_0x558fbbd0c450;  1 drivers
v0x558fbbd08df0_0 .net *"_ivl_37", 0 0, L_0x558fbbd0c5a0;  1 drivers
o0x78f2a4bde1c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558fbbd08eb0_0 name=_ivl_38
v0x558fbbd08f90_0 .net *"_ivl_4", 0 0, L_0x558fbbd0b650;  1 drivers
v0x558fbbd09050_0 .net *"_ivl_42", 0 0, L_0x558fbbd0c8c0;  1 drivers
v0x558fbbd09130_0 .net *"_ivl_45", 0 0, L_0x558fbbd0c970;  1 drivers
L_0x78f2a4b95060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558fbbd091f0_0 .net/2u *"_ivl_6", 7 0, L_0x78f2a4b95060;  1 drivers
v0x558fbbd092d0_0 .net *"_ivl_8", 0 0, L_0x558fbbd0b6f0;  1 drivers
v0x558fbbd09390_0 .net "dst_addr_offset", 15 0, L_0x558fbbd0c240;  1 drivers
v0x558fbbd09470_0 .net "dst_out_enabled", 0 0, L_0x558fbbd0b5c0;  1 drivers
o0x78f2a4bde348 .functor BUFZ 1, C4<z>; HiZ drive
v0x558fbbd09530_0 .net "i_clk", 0 0, o0x78f2a4bde348;  0 drivers
v0x558fbbd095f0_0 .net "i_clk2", 0 0, o0x78f2a4bde378;  0 drivers
o0x78f2a4bde3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558fbbd096b0_0 .net "i_clk3", 0 0, o0x78f2a4bde3a8;  0 drivers
o0x78f2a4bde3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558fbbd09770_0 .net "i_free_vbus", 0 0, o0x78f2a4bde3d8;  0 drivers
o0x78f2a4bde408 .functor BUFZ 1, C4<z>; HiZ drive
v0x558fbbd09830_0 .net "i_src_ce_b", 0 0, o0x78f2a4bde408;  0 drivers
o0x78f2a4bde438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x558fbbd098f0_0 .net "i_src_data", 7 0, o0x78f2a4bde438;  0 drivers
v0x558fbbd099d0_0 .net "io_src_addr", 12 0, L_0x558fbbd0b950;  1 drivers
v0x558fbbd09ab0_0 .net "io_src_we_b", 0 0, L_0x558fbbd0bd40;  1 drivers
v0x558fbbd09b70_0 .net "o_active", 0 0, L_0x558fbbd0cc30;  1 drivers
v0x558fbbd09c30_0 .net "o_addr_sel", 0 0, L_0x558fbbd0cd40;  1 drivers
v0x558fbbd09cf0_0 .net "o_dst_addr", 15 0, L_0x558fbbd0c000;  1 drivers
v0x558fbbd09dd0_0 .net "o_dst_data", 7 0, L_0x558fbbd0c6e0;  1 drivers
v0x558fbbd09eb0_0 .net "o_dst_we_b", 0 0, L_0x558fbbd0ca80;  1 drivers
v0x558fbbd09f70_0 .net "o_src_ram_page", 1 0, L_0x558fbbd0baf0;  1 drivers
v0x558fbbd0a050_0 .var "reg_active", 0 0;
v0x558fbbd0a110_0 .var "reg_active_clk1", 0 0;
v0x558fbbd0a3e0_0 .var "reg_active_clk2", 0 0;
v0x558fbbd0a4a0_0 .var "reg_ctrl_config", 0 0;
v0x558fbbd0a560_0 .var "reg_ctrl_cpy_x_mask", 4 0;
v0x558fbbd0a640_0 .var "reg_ctrl_cpy_y_mask", 2 0;
v0x558fbbd0a720_0 .var "reg_ctrl_data_mask", 1 0;
v0x558fbbd0a800_0 .var "reg_ctrl_dst_x_origin", 7 0;
v0x558fbbd0a8e0_0 .var "reg_ctrl_dst_y_origin", 7 0;
v0x558fbbd0a9c0_0 .var "reg_ctrl_height", 7 0;
v0x558fbbd0aaa0_0 .var "reg_ctrl_src_ram_page", 1 0;
v0x558fbbd0ab80_0 .var "reg_ctrl_src_x_origin", 7 0;
v0x558fbbd0ac60_0 .var "reg_ctrl_src_y_origin", 4 0;
v0x558fbbd0ad40_0 .var "reg_ctrl_width", 7 0;
v0x558fbbd0ae20_0 .var "reg_dst_addr_hold", 15 0;
v0x558fbbd0af00_0 .var "reg_dst_data_hold", 7 0;
v0x558fbbd0afe0_0 .var "reg_free_vbus", 0 0;
v0x558fbbd0b0a0_0 .var "reg_src_addr", 12 0;
v0x558fbbd0b180_0 .var "reg_x_cnt", 7 0;
v0x558fbbd0b260_0 .var "reg_y_cnt", 7 0;
v0x558fbbd0b340_0 .net "skip_cpy", 0 0, L_0x558fbbd0b840;  1 drivers
E_0x558fbbcdb410 .event posedge, v0x558fbbd09530_0;
L_0x558fbbd0b6f0 .cmp/eq 8, v0x558fbbd0af00_0, L_0x78f2a4b95060;
L_0x558fbbd0b950 .delay 13 (2,2,2) L_0x558fbbd0b950/d;
L_0x558fbbd0b950/d .functor MUXZ 13, o0x78f2a4bde018, v0x558fbbd0b0a0_0, v0x558fbbd0a110_0, C4<>;
L_0x558fbbd0baf0 .delay 2 (2,2,2) L_0x558fbbd0baf0/d;
L_0x558fbbd0baf0/d .functor MUXZ 2, o0x78f2a4bde048, v0x558fbbd0aaa0_0, v0x558fbbd0a110_0, C4<>;
L_0x558fbbd0bd40 .delay 1 (5,5,5) L_0x558fbbd0bd40/d;
L_0x558fbbd0bd40/d .functor MUXZ 1, o0x78f2a4bde0d8, L_0x78f2a4b950a8, v0x558fbbd0a110_0, C4<>;
L_0x558fbbd0bf60 .arith/sub 8, v0x558fbbd0a8e0_0, v0x558fbbd0b260_0;
L_0x558fbbd0c0d0 .arith/sub 8, v0x558fbbd0a800_0, v0x558fbbd0b180_0;
L_0x558fbbd0c240 .concat [ 8 8 0 0], L_0x558fbbd0c0d0, L_0x558fbbd0bf60;
L_0x558fbbd0c450 .reduce/nor o0x78f2a4bde3a8;
L_0x558fbbd0c6e0 .delay 8 (0,0,0) L_0x558fbbd0c6e0/d;
L_0x558fbbd0c6e0/d .functor MUXZ 8, o0x78f2a4bde1c8, v0x558fbbd0af00_0, L_0x558fbbd0c5a0, C4<>;
    .scope S_0x558fbbcce330;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558fbbd0a050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558fbbd0a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558fbbd0a3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558fbbd0afe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558fbbd0a4a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558fbbd0a720_0, 0, 2;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x558fbbd0a560_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x558fbbd0a640_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558fbbd0ab80_0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558fbbd0ac60_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558fbbd0aaa0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558fbbd0a800_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558fbbd0a8e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558fbbd0ad40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558fbbd0a9c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558fbbd0b180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558fbbd0b260_0, 0, 8;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x558fbbd0b0a0_0, 0, 13;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558fbbd0ae20_0, 0, 16;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x558fbbd0af00_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x558fbbcce330;
T_1 ;
    %wait E_0x558fbbcdb410;
    %load/vec4 v0x558fbbd09770_0;
    %assign/vec4 v0x558fbbd0afe0_0, 0;
    %load/vec4 v0x558fbbd0a110_0;
    %assign/vec4 v0x558fbbd0a3e0_0, 0;
    %load/vec4 v0x558fbbd0a050_0;
    %assign/vec4 v0x558fbbd0a110_0, 0;
    %load/vec4 v0x558fbbd0a110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x558fbbd09770_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 2, 0;
    %load/vec4 v0x558fbbd09390_0;
    %assign/vec4 v0x558fbbd0ae20_0, 0;
    %delay 2, 0;
    %load/vec4 v0x558fbbd098f0_0;
    %load/vec4 v0x558fbbd0a720_0;
    %concati/vec4 0, 0, 6;
    %or;
    %assign/vec4 v0x558fbbd0af00_0, 0;
    %load/vec4 v0x558fbbd0b260_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.3, 4;
    %delay 4, 0;
    %load/vec4 v0x558fbbd0a9c0_0;
    %store/vec4 v0x558fbbd0b260_0, 0, 8;
    %delay 9, 0;
    %load/vec4 v0x558fbbd0b180_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x558fbbd0b180_0, 0;
    %delay 4, 0;
    %load/vec4 v0x558fbbd0ac60_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558fbbd0b0a0_0, 4, 5;
    %delay 4, 0;
    %load/vec4 v0x558fbbd0b0a0_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x558fbbd0a560_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x558fbbd0a560_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558fbbd0b0a0_0, 4, 5;
    %load/vec4 v0x558fbbd0b180_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558fbbd0a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558fbbd0a050_0, 0;
T_1.5 ;
    %jmp T_1.4;
T_1.3 ;
    %delay 7, 0;
    %load/vec4 v0x558fbbd0b260_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x558fbbd0b260_0, 0;
    %delay 4, 0;
    %load/vec4 v0x558fbbd0b0a0_0;
    %parti/s 5, 8, 5;
    %addi 1, 0, 5;
    %load/vec4 v0x558fbbd0a640_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x558fbbd0a640_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x558fbbd0a640_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558fbbd0b0a0_0, 4, 5;
T_1.4 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558fbbd09830_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x558fbbd09ab0_0;
    %inv;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x558fbbd099d0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %jmp T_1.18;
T_1.10 ;
    %load/vec4 v0x558fbbd098f0_0;
    %assign/vec4 v0x558fbbd0ab80_0, 0;
    %jmp T_1.18;
T_1.11 ;
    %load/vec4 v0x558fbbd098f0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x558fbbd0ac60_0, 0;
    %load/vec4 v0x558fbbd098f0_0;
    %parti/s 2, 5, 4;
    %assign/vec4 v0x558fbbd0aaa0_0, 0;
    %jmp T_1.18;
T_1.12 ;
    %load/vec4 v0x558fbbd098f0_0;
    %assign/vec4 v0x558fbbd0a800_0, 0;
    %jmp T_1.18;
T_1.13 ;
    %load/vec4 v0x558fbbd098f0_0;
    %assign/vec4 v0x558fbbd0a8e0_0, 0;
    %jmp T_1.18;
T_1.14 ;
    %load/vec4 v0x558fbbd098f0_0;
    %assign/vec4 v0x558fbbd0ad40_0, 0;
    %jmp T_1.18;
T_1.15 ;
    %load/vec4 v0x558fbbd098f0_0;
    %assign/vec4 v0x558fbbd0a9c0_0, 0;
    %jmp T_1.18;
T_1.16 ;
    %load/vec4 v0x558fbbd098f0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x558fbbd0a560_0, 0;
    %load/vec4 v0x558fbbd098f0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x558fbbd0a640_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x558fbbd0ad40_0;
    %assign/vec4 v0x558fbbd0b180_0, 0;
    %load/vec4 v0x558fbbd0a9c0_0;
    %assign/vec4 v0x558fbbd0b260_0, 0;
    %load/vec4 v0x558fbbd0ab80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558fbbd0b0a0_0, 4, 5;
    %load/vec4 v0x558fbbd0ac60_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558fbbd0b0a0_0, 4, 5;
    %load/vec4 v0x558fbbd098f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x558fbbd0a4a0_0, 0;
    %load/vec4 v0x558fbbd098f0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x558fbbd0a720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558fbbd0a050_0, 0;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
T_1.7 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./gfx_dma.v";
