### ğŸ§  ROB å­æ¨¡çµ„ä»‹é¢èªªæ˜ï¼ˆReorder Bufferï¼‰

```systemverilog
module rob #(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty,
    parameter bit IsRVFI = bit'(0),
    parameter type rs3_len_t = logic,
    parameter int unsigned NR_ENTRIES = 8  // ROB å¤§å°ï¼ˆå¿…é ˆç‚º 2 çš„å†ªæ¬¡ï¼‰
) (
    input  logic clk_i,                   // æ™‚é˜
    input  logic rst_ni,                  // éåŒæ­¥ resetï¼Œä½æœ‰æ•ˆ
    input  logic flush_unissued_instr_i,  // Flush æ‰€æœ‰æœªç™¼æ´¾çš„æŒ‡ä»¤ï¼ˆå¦‚ branch mispredictï¼‰
    input  logic unresolved_branch_i,     // æœªè§£æ±ºçš„åˆ†æ”¯ï¼ˆä¿ç•™ï¼‰
    input  logic flush_i,                 // Flush æ‰€æœ‰ç‹€æ…‹

    output logic sb_full_o,               // scoreboard æ˜¯å¦å·²æ»¿ï¼ˆä»£è¡¨ ROB æ»¿äº†ï¼‰

    // Register write-after-write hazard æª¢æŸ¥
    output ariane_pkg::fu_t [2**ariane_pkg::REG_ADDR_SIZE-1:0] rd_clobber_gpr_o, // æ¯å€‹ GPR å¯„å­˜å™¨ç›®å‰çš„å¯«å…¥ä¾†æºåŠŸèƒ½å–®å…ƒ
    output ariane_pkg::fu_t [2**ariane_pkg::REG_ADDR_SIZE-1:0] rd_clobber_fpr_o, // æ¯å€‹ FPR å¯„å­˜å™¨ç›®å‰çš„å¯«å…¥ä¾†æºåŠŸèƒ½å–®å…ƒ

    // ç™¼æ´¾æ™‚è¼¸å…¥å¯¦é«”ä¾†æºæš«å­˜å™¨ï¼ˆrs1/rs2/rs3ï¼‰ï¼ŒROB å…§è¨˜éŒ„é€™äº›å€¼
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs1_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs2_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs3_i,

    // çµ¦ Issue Read Operand éšæ®µè®€å› ROB ä¸­ rs1/rs2/rs3 çš„å€¼
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs1_o,
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs2_o,
    output rs3_len_t     [CVA6Cfg.NrissuePorts-1:0] rs3_o,

    output logic [CVA6Cfg.NrissuePorts-1:0] rs1_valid_o, // rs1 è³‡æ–™æ˜¯å¦ valid
    output logic [CVA6Cfg.NrissuePorts-1:0] rs2_valid_o, // rs2 è³‡æ–™æ˜¯å¦ valid
    output logic [CVA6Cfg.NrissuePorts-1:0] rs3_valid_o, // rs3 è³‡æ–™æ˜¯å¦ valid

    // Commit éšæ®µï¼šROB è¼¸å‡ºä¸€æ‰¹å¯è¢« commit çš„æŒ‡ä»¤
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] commit_instr_o,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] commit_ack_i,

    // Rename éšæ®µå¯«å…¥æ–°çš„æŒ‡ä»¤ï¼ˆDecodedï¼‰
    input  scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_i,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_valid_i,
    output logic [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_ack_o,

    // ç™¼æ´¾åˆ° IROï¼ˆIssue/ReadOperandsï¼‰éšæ®µçš„æŒ‡ä»¤
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] issue_instr_o,
    output logic [CVA6Cfg.NrCommitPorts-1:0] issue_instr_valid_o,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] issue_ack_i,

    // å¯«å›éšæ®µè³‡è¨Šï¼ˆä¾æ“š trans_id åˆ¤å®šå“ªç­†æŒ‡ä»¤å®Œæˆï¼‰
    input  logic [CVA6Cfg.NrWbPorts-1:0][TRANS_ID_BITS-1:0] trans_id_i,
    input  logic [CVA6Cfg.NrWbPorts-1:0][riscv::XLEN-1:0]   wbdata_i,
    input  exception_t [CVA6Cfg.NrWbPorts-1:0]              ex_i,
    input  logic [CVA6Cfg.NrWbPorts-1:0]                    wt_valid_i,
    input  bp_resolve_t                                     resolved_branch_i,
    input  logic                                            x_we_i,

    // Load/Store Address å›å‚³è³‡è¨Šï¼ˆfor exception flushï¼‰
    input  [riscv::VLEN-1:0]                 lsu_addr_i,
    input  [(riscv::XLEN/8)-1:0]             lsu_rmask_i,
    input  [(riscv::XLEN/8)-1:0]             lsu_wmask_i,
    input  [TRANS_ID_BITS-1:0]              lsu_addr_trans_id_i,

    // Forwarding è³‡æ–™ï¼ˆXLEN å¯¬åº¦ï¼‰
    input riscv::xlen_t                     rs1_forwarding_i,
    input riscv::xlen_t                     rs2_forwarding_i,

    // Flush è³‡è¨Šè¼¸å‡º
    output logic [NR_ENTRIES-1:0]           flush_entry,
    output logic [NR_ENTRIES-1:0][3:0]      flush_fu,
    output logic [NR_ENTRIES-1:0][3:0]      flush_trans_id,
    output logic [NR_ENTRIES-1:0][63:0]     flush_lsu_addr
);
```

---

### ğŸ“˜ å°çµï¼šROB æ¨¡çµ„è·è²¬æ•´ç†

| éšæ®µ         | åŠŸèƒ½æè¿°                                                                 |
|--------------|--------------------------------------------------------------------------|
| Rename       | æ–°å¢æŒ‡ä»¤é€²å…¥ ROB                                                         |
| Issue        | å°‡ valid æŒ‡ä»¤é€å…¥ Issue & Read Operands éšæ®µ                            |
| Read Operands| æä¾›ä¾†æºæš«å­˜å™¨å€¼èˆ‡ valid æ¨™è¨˜                                            |
| Writeback    | æ ¹æ“š `trans_id` èˆ‡ `wbdata` å°‡çµæœå¯«å›è‡³ ROB å°æ‡‰ entry                 |
| Commit       | å°‡å·²å®ŒæˆæŒ‡ä»¤é€å‡ºï¼ˆç¬¦åˆ commit æ¢ä»¶ï¼‰                                     |
| Exception    | æ¥æ”¶åˆ†æ”¯è§£æ±ºèˆ‡ LSU åœ°å€ï¼Œç”¨æ–¼ trigger flush æˆ– exception è™•ç†            |
| Forwarding   | å›å‚³ forwarding å€¼çµ¦ ALUã€LSUã€FPU ç­‰å–®å…ƒ                                |
| Flush è™•ç†    | è¼¸å‡º `flush_entry` ç­‰ç›¸é—œè³‡è¨Šä»¥æ”¯æ´æ•´é«” pipeline æ¸…ç©º/å›å¾©æ©Ÿåˆ¶          |

---

### ğŸ§  ROB: Register Order Bufferï¼ˆå…§éƒ¨æš«å­˜å€è¨˜æ†¶é«”ï¼‰å®šç¾©èˆ‡æ§åˆ¶ä¿¡è™Ÿ


```systemverilog
localparam int unsigned BITS_ENTRIES = $clog2(NR_ENTRIES);  // æ ¹æ“š rob å¤§å°æ±ºå®šç·¨è™Ÿä½å…ƒæ•¸

// ------------------------------------------------------------------------------------
// ROB memory çµæ§‹ï¼Œæ¯ç­†è³‡æ–™åŒ…å«ç™¼æ´¾èˆ‡æµ®é»è³‡è¨Šï¼Œä»¥åŠ scoreboard entry è³‡è¨Š
// ------------------------------------------------------------------------------------
typedef struct packed {
  logic issued;                         // æ˜¯å¦å·²ç¶“ç™¼æ´¾çµ¦åŠŸèƒ½å–®å…ƒ
  logic is_rd_fpr_flag;                // å¯«å›ç›®çš„æš«å­˜å™¨æ˜¯å¦ç‚ºæµ®é»æš«å­˜å™¨
  ariane_pkg::scoreboard_entry_t sbe; // æŒ‡ä»¤è³‡è¨Šï¼ˆscoreboard entryï¼‰
} sb_mem_t;

sb_mem_t [NR_ENTRIES-1:0] mem_q, mem_n;  // ROB çš„è¨˜æ†¶é«”é™£åˆ—ï¼ˆç›®å‰ç‹€æ…‹èˆ‡ä¸‹ä¸€ç‹€æ…‹ï¼‰

// ------------------------------------------------------------------------------------
// æ§åˆ¶è®Šæ•¸
// ------------------------------------------------------------------------------------
logic issue_full;                // æŒ‡ç¤º ROB æ˜¯å¦å·²æ»¿ï¼ˆå³ç„¡æ³•å†ç™¼æ´¾ï¼‰
logic issue_en_0;                // æ˜¯å¦å…è¨±ç™¼æ´¾ port 0
logic issue_en_1;                // æ˜¯å¦å…è¨±ç™¼æ´¾ port 1
logic flush_instr;               // æ˜¯å¦éœ€ flush ç‰¹å®šæŒ‡ä»¤
logic case_flush;                // æ ¹æ“š pointer æ±ºå®š flush çš„æ–¹å¼ï¼ˆwrap aroundï¼‰
logic enable_dual_issue;         // æ˜¯å¦å…è¨±é›™ç™¼æ´¾ï¼ˆæ ¹æ“š ROB ç©ºé–“ï¼‰

// ------------------------------------------------------------------------------------
// æŒ‡æ¨™èˆ‡è¨ˆæ•¸å™¨ï¼ˆROB æŒ‡æ¨™ï¼‰
// ------------------------------------------------------------------------------------
logic [BITS_ENTRIES:0] issue_cnt_n, issue_cnt_q;      // ç™¼æ´¾æŒ‡ä»¤æ•¸ï¼ˆå¸¶é€²ä½ï¼‰
logic [NR_ENTRIES-1:0] num_flush_q;                   // flush è³‡è¨Š
logic [NR_ENTRIES-1:0] flush_entry_n;                 // ä¸‹å€‹ flush å¯«å…¥
logic [NR_ENTRIES-1:0] num_flush_flag;                // ç•¶å‰ flush flag
logic [NR_ENTRIES-1:0] num_flush_flag_n;              // ä¸‹ä¸€é€±æœŸçš„ flush flag
logic [BITS_ENTRIES:0] flush_branch_trans_id;         // åˆ†æ”¯ trans id

// ------------------------------------------------------------------------------------
// commit / issue pointer è¨ˆç®—
// ------------------------------------------------------------------------------------
logic [BITS_ENTRIES-1:0] num_commit;                      // ç•¶å‰ commit æ•¸é‡
logic [BITS_ENTRIES-1:0] flush_number;                    // flush æ•¸é‡
logic [BITS_ENTRIES-1:0] issue_pointer_n, issue_pointer_q;// ç™¼æ´¾æŒ‡æ¨™ï¼ˆç›®å‰ / ä¸‹ä¸€ï¼‰
logic [BITS_ENTRIES-1:0] issue_pointer_plus;              // ç™¼æ´¾æŒ‡æ¨™+1
logic [BITS_ENTRIES-1:0] flush_branch_mispredict;         // åˆ†æ”¯ mispredict èµ·é»
logic [BITS_ENTRIES-1:0] flush_branch_mispredict_plus;    // åˆ†æ”¯ mispredict+1

// ------------------------------------------------------------------------------------
// flush è³‡è¨Šè¨˜éŒ„ï¼ˆFUã€trans idã€LSU åœ°å€ï¼‰
// ------------------------------------------------------------------------------------
logic [NR_ENTRIES-1:0][3:0 ] flush_fu_n;
logic [NR_ENTRIES-1:0][3:0 ] flush_trans_id_n;
logic [NR_ENTRIES-1:0][63:0] flush_lsu_addr_n;
logic [NR_ENTRIES-1:0][BITS_ENTRIES-1:0] num_flush_branch;
logic [NR_ENTRIES-1:0][BITS_ENTRIES-1:0] num_flush_branch_n;

// ------------------------------------------------------------------------------------
// commit port å°æ‡‰çš„ commit æŒ‡æ¨™èˆ‡åˆ†æ”¯æŒ‡ä»¤æ——æ¨™
// ------------------------------------------------------------------------------------
logic [CVA6Cfg.NrCommitPorts-1:0] commit_branch_instr;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_n;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_q;
logic [CVA6Cfg.NrCommitPorts-1:0][BITS_ENTRIES-1:0] commit_pointer_plus;

// ------------------------------------------------------------------------------------
// å‚³å…¥çš„ source register indexï¼ˆæä¾›çµ¦ issue_read_operandsï¼‰
// ------------------------------------------------------------------------------------
logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs1;
logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs2;

// ------------------------------------------------------------------------------------
// è³‡è¨Š assignï¼ˆROB æ»¿ã€flush è™•ç†ã€pointer è¨ˆç®—ï¼‰
// ------------------------------------------------------------------------------------
assign sb_full_o                    = issue_full;                              // ROB æ˜¯å¦å·²æ»¿è¼¸å‡º
assign issue_full                   = (issue_cnt_q[BITS_ENTRIES] == 1'b1);     // è¶…éä¸Šé™å°±ç®— full
assign case_flush                   = (issue_pointer_q > commit_pointer_q[0]) ? 1'd0 : 1'd1; // flush æ˜¯å¦ç¹åœˆ
assign enable_dual_issue            = (issue_cnt_q < 5'd13);                   // å°‘æ–¼ 13 æ¢å¯é›™ç™¼æ´¾
assign issue_pointer_plus           = (issue_pointer_q==4'd15) ? 4'd0 : issue_pointer_q+4'd1; // ç™¼æ´¾ä½ç½®åŠ ä¸€
assign commit_pointer_plus[0]       = (commit_pointer_q[0]==4'd15) ? 3'd0 : (commit_pointer_q[0]+4'd1); // commit æŒ‡æ¨™+1
assign commit_pointer_plus[1]       = (commit_pointer_q[1]==4'd15) ? 3'd0 : (commit_pointer_q[1]+4'd1);
assign flush_branch_mispredict      = trans_id_i[6];                           // ç¬¬å…­å€‹ trans_id åšç‚º flush èµ·é»
assign flush_branch_mispredict_plus = (trans_id_i[6]==4'd15) ? 3'd0 : (trans_id_i[6]+4'd1);

// ------------------------------------------------------------------------------------
// æš«å­˜è§£ç¢¼æŒ‡ä»¤
// ------------------------------------------------------------------------------------
ariane_pkg::scoreboard_entry_t [1:0] decoded_instr;  // æš«å­˜ port 0 èˆ‡ port 1 çš„æŒ‡ä»¤

```
### ğŸ”„ ROB Flush é‚è¼¯èˆ‡ RVFI æ•´åˆè©³ç´°è§£æ

```systemverilog
// ------------------------------------------------------------------------------------------------
// ğŸ§  ROB Instruction Preparation and RVFI Hookup
// ------------------------------------------------------------------------------------------------
// å°‡ decode éšæ®µå‚³ä¾†çš„ scoreboard_entry å„²å­˜é€² ROB bufferï¼Œè‹¥å•Ÿç”¨ RVFI æ¨¡å¼æœƒè£œå…… rs1/rs2 çš„æ•¸å€¼è³‡æ–™
// ä»¥åŠå°‡ LSU æ¬„ä½é è¨­æ¸…ç©ºï¼Œç¢ºä¿å¾ŒçºŒ RVFI trace è³‡è¨Šæ­£ç¢ºã€‚
always_comb begin
    decoded_instr[0] = decoded_instr_i[0];
    decoded_instr[1] = decoded_instr_i[1];

    // å¦‚æœå•Ÿç”¨ RVFI æ¨¡å¼ï¼Œæœƒå°‡è®€å–è³‡æ–™èˆ‡ LSU è³‡è¨Šåˆå§‹åŒ–
    if (IsRVFI) begin
        decoded_instr[0].rs1_rdata = rs1_forwarding_i[0];
        decoded_instr[0].rs2_rdata = rs2_forwarding_i[0];
        decoded_instr[0].lsu_addr  = '0;
        decoded_instr[0].lsu_rmask = '0;
        decoded_instr[0].lsu_wmask = '0;
        decoded_instr[0].lsu_wdata = '0;

        decoded_instr[1].rs1_rdata = rs1_forwarding_i[1];
        decoded_instr[1].rs2_rdata = rs2_forwarding_i[1];
        decoded_instr[1].lsu_addr  = '0;
        decoded_instr[1].lsu_rmask = '0;
        decoded_instr[1].lsu_wmask = '0;
        decoded_instr[1].lsu_wdata = '0;
    end
end

// ------------------------------------------------------------------------------------------------
// âœ… Commit Ports: å°‡è¦å¯«å›çš„æŒ‡ä»¤å¾ ROB ä¸­è®€å‡ºå°æ‡‰ä½ç½®å…§å®¹
// ------------------------------------------------------------------------------------------------
// æ ¹æ“š commit_pointer_q æ±ºå®šå¾ mem_q ä¸­è®€å‡ºå“ªæ¢å·²å®Œæˆçš„æŒ‡ä»¤ï¼Œ
// ä¸¦è£œä¸Š trans_idï¼Œè¼¸å‡ºçµ¦ commit å–®å…ƒ
always_comb begin : commit_ports
    for (int unsigned i = 0; i < CVA6Cfg.NrCommitPorts; i++) begin
        commit_instr_o[i] = mem_q[commit_pointer_q[i]].sbe;
        commit_instr_o[i].trans_id = commit_pointer_q[i];
    end
end

// ------------------------------------------------------------------------------------------------
// ğŸ” Flush Entry æ±ºç­–é‚è¼¯ï¼ˆæ¨™ç¤º flush æ¢ç›®æ•¸é‡ï¼‰
// ------------------------------------------------------------------------------------------------
// åˆ¤æ–·ç›®å‰ commit çš„æ¢ç›®æ˜¯å¦åŒ…å«è¢«æ¨™è¨˜ç‚º mispredict çš„åˆ†æ”¯ï¼Œè‹¥æ˜¯å‰‡å›å‚³æ‡‰è©² flush å¹¾æ¢æŒ‡ä»¤ã€‚
always_comb begin
    num_flush_q = 4'd0;

    if ((|commit_branch_instr) & (num_flush_flag[commit_pointer_q[0]] | num_flush_flag[commit_pointer_q[1]])) begin
        if (num_flush_flag[commit_pointer_q[0]])
            num_flush_q = num_flush_branch[commit_pointer_q[0]];

        if (num_flush_flag[commit_pointer_q[1]])
            num_flush_q = num_flush_branch[commit_pointer_q[1]];
    end
end

// ------------------------------------------------------------------------------------------------
// ğŸš© Flush Flag èˆ‡ Flush æ•¸é‡è¨˜éŒ„æ›´æ–°é‚è¼¯
// ------------------------------------------------------------------------------------------------
// - è‹¥ flush ç™¼ç”Ÿï¼Œæœƒè¨˜éŒ„æ˜¯å“ªä¸€æ¢æŒ‡ä»¤å¼•èµ·ï¼Œä»¥åŠéœ€è¦ flush å¹¾æ¢ã€‚
// - è‹¥è©²æŒ‡ä»¤å·²è¢« commitï¼Œå‰‡æ¸…é™¤è©²ç­†è¨˜éŒ„ã€‚
always_comb begin
    num_flush_flag_n = num_flush_flag;
    num_flush_branch_n = num_flush_branch;

    if (flush_i) begin
        num_flush_flag_n = 16'd0;
        for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
            num_flush_branch_n[i] = '0;
        end
    end else if (resolved_branch_i.is_mispredict & flush_instr) begin
        // åˆ†æ”¯éŒ¯èª¤æ™‚è¨­å®š flush flag èˆ‡å°æ‡‰æ¢æ•¸
        num_flush_flag_n[flush_branch_mispredict] = 1'd1;
        num_flush_branch_n[flush_branch_mispredict] = flush_number;
    end

    // ç•¶åˆ†æ”¯æŒ‡ä»¤å¯«å›å¾Œï¼Œæ¸…é™¤å°æ‡‰ flush flag è¨˜éŒ„
    if (|commit_branch_instr & !((commit_pointer_q[0] == flush_branch_mispredict) & resolved_branch_i.is_mispredict & flush_instr)) begin
        num_flush_flag_n[commit_pointer_q[0]] = 1'd0;
        num_flush_branch_n[commit_pointer_q[0]] = '0;
    end

    if (|commit_branch_instr & !((commit_pointer_q[1] == flush_branch_mispredict) & resolved_branch_i.is_mispredict & flush_instr)) begin
        num_flush_flag_n[commit_pointer_q[1]] = 1'd0;
        num_flush_branch_n[commit_pointer_q[1]] = '0;
    end
end

// ------------------------------------------------------------------------------------------------
// âº Flush è¨˜éŒ„æš«å­˜æ–¼æ™‚è„ˆé‚Šç·£
// ------------------------------------------------------------------------------------------------
// åœ¨æ¯å€‹æ™‚è„ˆé‚Šç·£æ›´æ–° num_flush_flag èˆ‡ num_flush_branchï¼Œ
// ä¿æŒé€™äº› flush è³‡è¨Šè·¨ cycle ç©©å®šå­˜åœ¨
always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
        num_flush_flag <= 16'd0;
        for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
            num_flush_branch[i] <= '0;
        end
    end else begin
        num_flush_flag <= num_flush_flag_n;
        for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
            num_flush_branch[i] <= num_flush_branch_n[i];
        end
    end
end

// ------------------------------------------------------------------------------------------------
// ğŸ“Š Flush Entry æ•¸é‡è¨ˆç®—ï¼šè¨ˆç®—æœ‰å¹¾å€‹æ¢ç›®è¢«æ¨™è¨˜ç‚º flush
// ------------------------------------------------------------------------------------------------
// çµ±è¨ˆ flush_entry_n é™£åˆ—ä¸­æœ‰å¹¾å€‹æ¢ç›®éœ€è¦ flushï¼Œå›å‚³ flush_number
always_comb begin
    flush_number = '0;
    for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
        flush_number = flush_number + flush_entry_n[i];
    end
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦

é€™æ®µç¨‹å¼ç¢¼å¯¦ä½œçš„æ˜¯ Reorder Bufferï¼ˆROBï¼‰çš„å¾ŒåŠéƒ¨åŠŸèƒ½ï¼š

1. **RVFI è³‡è¨Šè£œå…¨**ï¼šè‹¥é–‹å•Ÿ RVFI æ¨¡å¼ï¼Œæœƒè¨˜éŒ„æŒ‡ä»¤åŸ·è¡Œå‰çš„ rs1/rs2 å€¼ï¼Œå¹«åŠ©å¤–éƒ¨å·¥å…·é©—è­‰æŒ‡ä»¤æ­£ç¢ºæ€§ã€‚
2. **Commit è¼¸å‡ºé‚è¼¯**ï¼šå°‡ ROB ä¸­å°æ‡‰æ¢ç›®çš„æŒ‡ä»¤è¼¸å‡ºçµ¦ commit éšæ®µã€‚
3. **Flush æ©Ÿåˆ¶**ï¼šç´€éŒ„ä¸¦è¿½è¹¤æ¯æ¬¡ branch mispredict æ‰€éœ€ flush çš„æŒ‡ä»¤æ•¸é‡ï¼Œä¸¦æ ¹æ“š commit ç‹€æ…‹æ¸…é™¤è©²ç´€éŒ„ã€‚
4. **æ™‚è„ˆé‚Šç·£æ›´æ–°æ©Ÿåˆ¶**ï¼šç¢ºä¿ flush flag å’Œ flush entry æ•¸é‡è·¨é€±æœŸæ­£ç¢ºä¿å­˜ã€‚
5. **Flush æ•¸é‡çµ±è¨ˆ**ï¼šå°‡æ‰€æœ‰éœ€ flush çš„æ¢ç›®åŠ ç¸½ä¾›å¾ŒçºŒå–®å…ƒåƒè€ƒã€‚

æ­¤é‚è¼¯ç¢ºä¿ç•¶åˆ†æ”¯é æ¸¬éŒ¯èª¤æ™‚ï¼Œèƒ½å¤ æ­£ç¢ºè­˜åˆ¥å“ªäº›æŒ‡ä»¤éœ€è¦æ¸…é™¤ä¸¦é¿å…éæ³•å¯«å›ã€‚

---

### ğŸš€ Issue å…¥å£èˆ‡ ROB æ›´æ–°é‚è¼¯

```systemverilog
// ------------------------------------------------------------------------------------------------
// ğŸ§  Issue Path Preparation and Trans ID Allocation
// ------------------------------------------------------------------------------------------------
// é€™æ®µ always_comb è² è²¬å°‡ rename éšæ®µé€é€²ä¾†çš„æŒ‡ä»¤æº–å‚™å¥½è¼¸å‡ºçµ¦ issue_read_operands æ¨¡çµ„ï¼Œ
// ä¸¦æ ¹æ“šæ˜¯å¦å…è¨± dual issue æ±ºå®šæ˜¯å¦åŒæ™‚ç™¼æ´¾å…©æ¢æŒ‡ä»¤ã€‚

always_comb begin
    rs1[0]                        = '0;
    rs1[1]                        = '0;
    rs2[0]                        = '0;
    rs2[1]                        = '0;

    issue_instr_o[0]              = '0;
    issue_instr_o[0].trans_id     = '0;
    issue_instr_valid_o[0]        = '0;
    decoded_instr_ack_o[0]        = '0;

    issue_instr_o[1]              = '0;
    issue_instr_o[1].trans_id     = '0;
    issue_instr_valid_o[1]        = '0;
    decoded_instr_ack_o[1]        = '0;

    if(enable_dual_issue) begin 
      // è‹¥å…è¨±é›™ç™¼æ´¾ï¼Œæº–å‚™å…©æ¢æŒ‡ä»¤
      issue_instr_o[0]            = decoded_instr_i[0];
      issue_instr_o[0].rs1        = (rs1[0]!='0) ? rs1[0] : decoded_instr_i[0].rs1;
      issue_instr_o[0].rs2        = (rs2[0]!='0) ? rs2[0] : decoded_instr_i[0].rs2;
      issue_instr_valid_o[0]      = decoded_instr_valid_i[0] & ~unresolved_branch_i;
      decoded_instr_ack_o[0]      = issue_ack_i[0];
      issue_instr_o[0].trans_id   = issue_pointer_q;
          
      issue_instr_o[1]            = decoded_instr_i[1];
      issue_instr_o[1].rs1        = (rs1[1]!='0) ? rs1[1] : decoded_instr_i[1].rs1;
      issue_instr_o[1].rs2        = (rs2[1]!='0) ? rs2[1] : decoded_instr_i[1].rs2;
      issue_instr_valid_o[1]      = decoded_instr_valid_i[1] & ~unresolved_branch_i;
      decoded_instr_ack_o[1]      = issue_ack_i[1];
      issue_instr_o[1].trans_id   = issue_pointer_q + 1;
    end else begin 
      // å–®ç™¼æ´¾é‚è¼¯
      issue_instr_o[0]            = decoded_instr_i[0];
      issue_instr_o[0].rs1        = (rs1[0]!='0) ? rs1[0] : decoded_instr_i[0].rs1;
      issue_instr_o[0].rs2        = (rs2[0]!='0) ? rs2[0] : decoded_instr_i[0].rs2;
      issue_instr_o[0].trans_id   = issue_pointer_q;
      issue_instr_valid_o[0]      = decoded_instr_valid_i[0] & ~unresolved_branch_i & ~issue_full;
      decoded_instr_ack_o[0]      = issue_ack_i[0] & ~issue_full;
    end
end

// ------------------------------------------------------------------------------------------------
// ğŸ§¾ Reorder Buffer è¨˜æ†¶é«”æ›´æ–°é‚è¼¯
// ------------------------------------------------------------------------------------------------
// æ ¹æ“šæ˜¯å¦æˆåŠŸç™¼æ´¾ instructionï¼Œå°‡å…¶å­˜å…¥ mem_nï¼ˆä¸‹ä¸€å€‹ ROB buffer ç‹€æ…‹ï¼‰
// è‹¥å•Ÿç”¨ FPU åŠŸèƒ½ä¸¦åˆ¤å®šç‚º FPR å¯«å…¥ï¼Œæœƒæ¨™ç¤º is_rd_fpr_flagã€‚

always_comb begin
    mem_n                   = mem_q;  // é è¨­ä¿ç•™ç¾æ³
    issue_en_0              = 1'b0;
    issue_en_1              = 1'b0;
    commit_branch_instr     = 2'd0;
    flush_instr             = 1'd0;
    flush_entry_n           = 16'd0;

    for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
      flush_fu_n      [i] = '0;
      flush_trans_id_n[i] = '0;
      flush_lsu_addr_n[i] = '0;
    end

    // ------------------------------------------------------------------------------------
    // Issue Port
    // ------------------------------------------------------------------------------------
    if (((decoded_instr_valid_i[0] && decoded_instr_ack_o[0]) & (decoded_instr_valid_i[1] && decoded_instr_ack_o[1])) & !flush_unissued_instr_i) begin
      issue_en_0 = 1'b1;
      issue_en_1 = 1'b1;
      
      mem_n[issue_pointer_q] = {
        1'b1, 
        (CVA6Cfg.FpPresent && ariane_pkg::is_rd_fpr(
          decoded_instr_i[0].op
        )),  
        decoded_instr[0]  
      };
      mem_n[issue_pointer_plus] = {
        1'b1,
        (CVA6Cfg.FpPresent && ariane_pkg::is_rd_fpr(
          decoded_instr_i[1].op
        )),  
        decoded_instr[1] 
      };
    end else if ((decoded_instr_valid_i[0] && decoded_instr_ack_o[0]) & !flush_unissued_instr_i) begin
      issue_en_0 = 1'b1;

      mem_n[issue_pointer_q] = {
        1'b1, 
        (CVA6Cfg.FpPresent && ariane_pkg::is_rd_fpr(
          decoded_instr_i[0].op
        )),
        decoded_instr[0]
      };
    end
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦

é€™æ®µç¨‹å¼ç¢¼è² è²¬å°‡ decode éšæ®µé€å…¥çš„æŒ‡ä»¤æº–å‚™è½‰ç™¼è‡³ Issue å–®å…ƒï¼Œä¸¦åŒæ­¥æ›´æ–° ROBï¼ˆReorder Bufferï¼‰ï¼š

1. **Issue ç™¼æ´¾é‚è¼¯**ï¼š
   - è‹¥æ”¯æ´ Dual Issueï¼Œä¸¦ä¸”å…©æ¢æŒ‡ä»¤éƒ½æœ‰æ•ˆä¸”å¯æ¥å—ï¼Œå‰‡åŒæ™‚ç™¼æ´¾å…©æ¢ã€‚
   - å¦å‰‡åªç™¼æ´¾ç¬¬ä¸€æ¢æŒ‡ä»¤ã€‚
   - åŒæ™‚æœƒå° rs1/rs2 è™•ç† forwardingï¼Œé¿å…ä¾è³´éŒ¯èª¤å€¼ã€‚

2. **trans_id è¨˜éŒ„**ï¼šæ¯æ¢æŒ‡ä»¤æœƒè¨˜éŒ„åœ¨ ROB ä¸­çš„ç´¢å¼•ä½œç‚ºå…¶ transaction IDã€‚

3. **ROB Buffer å¯«å…¥**ï¼š
   - å¯«å…¥æ™‚æ¨™è¨˜ `issued=1`ï¼Œä¸¦æ ¹æ“šæ˜¯å¦ç‚ºæµ®é»å¯«å…¥ï¼Œè¨­å®š `is_rd_fpr_flag`ã€‚
   - å¯«å…¥ç›®çš„åœ°å€ç‚º `issue_pointer_q` æˆ–å…¶éå¢ç‰ˆã€‚

é€™äº›æ©Ÿåˆ¶ç¢ºä¿å¾ŒçºŒåŸ·è¡Œå–®å…ƒå¯ä»¥æ­£ç¢ºè®€å–å°æ‡‰çš„å¯„å­˜å™¨å€¼èˆ‡æŒ‡ä»¤å…§å®¹ï¼Œä¹Ÿç‚º commit èˆ‡ flush æä¾›åŸºç¤ä¾æ“šã€‚

---

### ğŸ” ROB å¯«å›èˆ‡ Commit æ›´æ–°é‚è¼¯

```systemverilog
// ------------------------------------------------------------------------------------------------
// âœ… FU ç‚º NONE çš„æŒ‡ä»¤è¦–ç‚ºç«‹å³æœ‰æ•ˆ
// ------------------------------------------------------------------------------------------------
// å¦‚æœæŸæ¢æŒ‡ä»¤çš„åŠŸèƒ½å–®å…ƒ (FU) æ˜¯ NONEï¼Œä»£è¡¨å®ƒä¸éœ€è¦ç­‰å¾…è³‡æºå³å¯åŸ·è¡Œï¼Œ
// æ­¤æ™‚ç›´æ¥å°‡è©²æŒ‡ä»¤æ¨™è¨˜ç‚º validã€‚
for (int unsigned i = 0; i < NR_ENTRIES; i++) begin
  if (mem_q[i].sbe.fu == ariane_pkg::NONE && mem_q[i].issued)
    mem_n[i].sbe.valid = 1'b1;
end

// ------------------------------------------------------------------------------------------------
// ğŸ§¾ Write Backï¼ˆå« RVFI Trace è¨˜éŒ„ï¼‰
// ------------------------------------------------------------------------------------------------
// å¦‚æœå•Ÿç”¨ RVFI æ¨¡å¼ï¼Œç•¶ LSU æœ‰è®€/å¯«è¡Œç‚ºï¼Œè¨˜éŒ„å…¶åœ°å€èˆ‡æ©ç¢¼ï¼ˆmaskï¼‰è³‡è¨Š
if (IsRVFI) begin
  if (lsu_rmask_i != 0) begin
    mem_n[lsu_addr_trans_id_i].sbe.lsu_addr  = lsu_addr_i;
    mem_n[lsu_addr_trans_id_i].sbe.lsu_rmask = lsu_rmask_i;
  end else if (lsu_wmask_i != 0) begin
    mem_n[lsu_addr_trans_id_i].sbe.lsu_addr  = lsu_addr_i;
    mem_n[lsu_addr_trans_id_i].sbe.lsu_wmask = lsu_wmask_i;
    mem_n[lsu_addr_trans_id_i].sbe.lsu_wdata = wbdata_i[1];
  end
end

// æ ¹æ“š write-back è³‡è¨Šæ›´æ–°å°æ‡‰æŒ‡ä»¤ç‹€æ…‹ï¼ˆä¾†è‡ªåŸ·è¡Œå–®å…ƒå¯«å›ï¼‰
for (int unsigned i = 0; i < CVA6Cfg.NrWbPorts; i++) begin
  if (wt_valid_i[i] && mem_q[trans_id_i[i]].issued) begin
    mem_n[trans_id_i[i]].sbe.valid  = 1'b1;
    mem_n[trans_id_i[i]].sbe.result = wbdata_i[i];

    // è‹¥æœ‰å•Ÿç”¨ Debug åŠŸèƒ½å‰‡è¨˜éŒ„é æ¸¬åœ°å€
    if (CVA6Cfg.DebugEn) begin
      mem_n[trans_id_i[i]].sbe.bp.predict_address = resolved_branch_i.target_address;
    end

    // CVXIF ç‰¹æ®Šè™•ç†ï¼Œè‹¥ x_we_i ç‚º 0 è¡¨ç¤ºè©²æŒ‡ä»¤ç„¡ rdï¼Œå¼·åˆ¶è¨­ç‚º 0
    if (mem_n[trans_id_i[i]].sbe.fu == ariane_pkg::CVXIF && ~x_we_i) begin
      mem_n[trans_id_i[i]].sbe.rd = 5'b0;
    end

    // å„²å­˜ exception è³‡è¨Š
    if (ex_i[i].valid) begin
      mem_n[trans_id_i[i]].sbe.ex = ex_i[i];
    end else if (CVA6Cfg.FpPresent &&
                 mem_q[trans_id_i[i]].sbe.fu inside {ariane_pkg::FPU, ariane_pkg::FPU_VEC}) begin
      // FPU ä¾‹å¤–é¡å¤–è™•ç†
      mem_n[trans_id_i[i]].sbe.ex.cause = ex_i[i].cause;
    end
  end
end

// ------------------------------------------------------------------------------------------------
// âœ… Commit Portï¼šæ”¶åˆ° commit_ack å¾Œé‡‹æ”¾è©²æ¢ç›®
// ------------------------------------------------------------------------------------------------
// å°‡ ROB æ¢ç›®é‡‹æ”¾ï¼Œä¸¦æ¨™è¨˜ç‚ºå·²å®Œæˆï¼›è‹¥æ˜¯åˆ†æ”¯é¡å‹çš„æŒ‡ä»¤ï¼Œè¨­ç‚º commit_branch_instr ä»¥ä¾› flush ä½¿ç”¨
for (int i = 0; i < CVA6Cfg.NrCommitPorts; i++) begin
  if (commit_ack_i[i]) begin
    mem_n[commit_pointer_q[i]].issued    = 1'b0;
    mem_n[commit_pointer_q[i]].sbe.valid = 1'b0;

    // è‹¥ç‚ºåˆ†æ”¯æŒ‡ä»¤ï¼ˆFU == BRANCH = 0b0100ï¼‰å‰‡æ¨™è¨˜
    if ((mem_n[commit_pointer_q[i]].sbe.fu == 4'b0100)) begin
      commit_branch_instr = 1'b1;
    end
  end
end
```

---

### ğŸ“˜ èªªæ˜æ‘˜è¦

é€™æ®µç¨‹å¼ç¢¼è™•ç†äº†ä¸‰å€‹ Reorder Buffer ç›¸é—œçš„æ›´æ–°å‹•ä½œï¼š

1. **ç«‹å³æœ‰æ•ˆæŒ‡ä»¤åˆ¤æ–·**ï¼šè‹¥åŠŸèƒ½å–®å…ƒç‚º NONEï¼Œä»£è¡¨ä¸éœ€è³‡æºç«¶çˆ­ï¼Œå¯ç›´æ¥è¨­ç‚º validã€‚
2. **Write-back æ“ä½œ**ï¼šæ¥æ”¶åŸ·è¡Œå–®å…ƒçš„çµæœï¼ˆåŒ…å«è³‡æ–™èˆ‡ exception ç‹€æ…‹ï¼‰ï¼Œä¸¦æ›´æ–°å°æ‡‰æ¢ç›®çš„è³‡è¨Šã€‚
   - RVFI æ¨¡å¼ä¸‹æœƒè£œ LSU trace è³‡è¨Šï¼ˆè®€/å¯«åœ°å€èˆ‡é®ç½©ï¼‰ã€‚
   - CVXIF æŒ‡ä»¤è‹¥ç„¡å¯«å…¥æœƒæ¸…é™¤ rd æ¬„ä½ã€‚
3. **Commit å‹•ä½œè™•ç†**ï¼šç•¶æŒ‡ä»¤æˆåŠŸå¯«å›æ™‚ï¼Œå¾ ROB æ¸…é™¤è©²æ¢ç›®ï¼Œè‹¥ç‚ºåˆ†æ”¯æŒ‡ä»¤å‰‡è¨˜éŒ„å…¶è³‡è¨Šä»¥ä¾› flush ä½¿ç”¨ã€‚

é€™éƒ¨åˆ†ç¢ºä¿ ROB æ¢ç›®çš„æ›´æ–°èˆ‡é‡‹æ”¾ç¬¦åˆ CPU å‹•æ…‹æŒ‡ä»¤åŸ·è¡Œæ¨¡å‹ï¼Œå°ç¶­æŒæŒ‡ä»¤æº–ç¢ºæ€§å’Œæ”¯æ´åˆ†æ”¯å›æº¯è‡³é—œé‡è¦ã€‚
