#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Apr 23 19:22:49 2018
# Process ID: 8210
# Current directory: /home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/design_1_rst_ps7_0_50M_0_synth_1
# Command line: vivado -log design_1_rst_ps7_0_50M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_50M_0.tcl
# Log file: /home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/design_1_rst_ps7_0_50M_0_synth_1/design_1_rst_ps7_0_50M_0.vds
# Journal file: /home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.runs/design_1_rst_ps7_0_50M_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/skoppula/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_rst_ps7_0_50M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1214.828 ; gain = 69.996 ; free physical = 9485 ; free virtual = 28897
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/skoppula/xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/home/skoppula/xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (7#1) [/home/skoppula/xilinx-projects/speaker-id-fpga-hw/matrixmult2/matrixmult2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1256.328 ; gain = 111.496 ; free physical = 9401 ; free virtual = 28823
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1256.328 ; gain = 111.496 ; free physical = 9445 ; free virtual = 28868
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1657.164 ; gain = 0.000 ; free physical = 8556 ; free virtual = 28028
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8795 ; free virtual = 28260
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8797 ; free virtual = 28262
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8799 ; free virtual = 28263
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8775 ; free virtual = 28239
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8754 ; free virtual = 28219
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8462 ; free virtual = 27933
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8461 ; free virtual = 27931
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8456 ; free virtual = 27926
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8429 ; free virtual = 27899
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8429 ; free virtual = 27899
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8429 ; free virtual = 27899
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8429 ; free virtual = 27899
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8429 ; free virtual = 27899
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8429 ; free virtual = 27899

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1657.164 ; gain = 512.332 ; free physical = 8429 ; free virtual = 27899
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1657.164 ; gain = 524.918 ; free physical = 8426 ; free virtual = 27896
