Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:51:02 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 3.361ns (47.393%)  route 3.731ns (52.607%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.138     7.766    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.065 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     8.065    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 3.361ns (47.413%)  route 3.728ns (52.587%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.135     7.763    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.299     8.062 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.062    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 3.361ns (47.720%)  route 3.682ns (52.280%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.090     7.717    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     8.016 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.016    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 3.361ns (47.727%)  route 3.681ns (52.273%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.089     7.716    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I3_O)        0.299     8.015 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.015    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 2.908ns (41.294%)  route 4.134ns (58.706%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y70         FDRE                                         r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/Q
                         net (fo=7, routed)           1.777     3.268    bd_0_i/hls_inst/inst/result_V_2_reg_475[11]
    SLICE_X49Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.392 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16/O
                         net (fo=1, routed)           0.464     3.856    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.980 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12/O
                         net (fo=2, routed)           0.842     4.822    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.150     4.972 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8/O
                         net (fo=4, routed)           1.042     6.014    bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.328     6.342 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_5/O
                         net (fo=1, routed)           0.000     6.342    bd_0_i/hls_inst/inst/shl_ln20_fu_385_p2[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.874 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.883    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.567    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.015 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.015    bd_0_i/hls_inst/inst/add_ln21_fu_391_p2[62]
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[62]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 3.361ns (48.201%)  route 3.612ns (51.799%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.020     7.647    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.946 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     7.946    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[10]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y68         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 3.361ns (48.278%)  route 3.601ns (51.722%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.008     7.636    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.935 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.935    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 3.361ns (48.299%)  route 3.598ns (51.701%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.005     7.633    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.932 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.932    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 2.813ns (40.491%)  route 4.134ns (59.509%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y70         FDRE                                         r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/result_V_2_reg_475_reg[11]/Q
                         net (fo=7, routed)           1.777     3.268    bd_0_i/hls_inst/inst/result_V_2_reg_475[11]
    SLICE_X49Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.392 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16/O
                         net (fo=1, routed)           0.464     3.856    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_16_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.124     3.980 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12/O
                         net (fo=2, routed)           0.842     4.822    bd_0_i/hls_inst/inst/add_ln21_reg_485[36]_i_12_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I2_O)        0.150     4.972 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8/O
                         net (fo=4, routed)           1.042     6.014    bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_8_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I0_O)        0.328     6.342 r  bd_0_i/hls_inst/inst/add_ln21_reg_485[32]_i_5/O
                         net (fo=1, routed)           0.000     6.342    bd_0_i/hls_inst/inst/shl_ln20_fu_385_p2[29]
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.874 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.883    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[32]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[36]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[40]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[44]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[48]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.453    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[52]_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.567    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[56]_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.681    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[60]_i_1_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.920    bd_0_i/hls_inst/inst/add_ln21_fu_391_p2[63]
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y82         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/add_ln21_reg_485_reg[63]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 3.361ns (48.613%)  route 3.553ns (51.387%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=128, routed)         1.583     3.012    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I0_O)        0.124     3.136 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.136    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.028    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.142    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.484    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.009     4.607    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.721 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.721    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.835    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.949 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.949    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.063 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.063    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.177 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.291 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.405    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.627 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.960     7.588    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/p_0_in_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.299     7.887 r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     7.887    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1103, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X41Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y69         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/sdiv_64ns_64ns_8_68_seq_1_U2/fn1_sdiv_64ns_64ns_8_68_seq_1_div_U/fn1_sdiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  3.034    




