Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 21:38:55 2023
| Host         : Hungmaosong running 64-bit major release  (build 9200)
| Command      : report_drc -file led_drc_routed.rpt -pb led_drc_routed.pb -rpx led_drc_routed.rpx
| Design       : led
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+------------------------------------------------+------------+
| Rule     | Severity | Description                                    | Violations |
+----------+----------+------------------------------------------------+------------+
| PDRC-153 | Warning  | Gated clock check                              | 1          |
| PLIO-3   | Warning  | Placement Constraints Check for IO constraints | 1          |
| ZPS7-1   | Warning  | PS7 block required                             | 1          |
+----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net timer_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin timer_reg[3]_LDC_i_1/O, cell timer_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus switch[7:0] are not locked:  switch[7] switch[6] switch[5] switch[4] switch[3] switch[2] switch[1]
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


