`timescale 1ns / 1ps
`include "def.vh"


module writeback (
    input             clk,
    input             rst,
    input      [31:0] _mem_data,  // ä»å†…å­˜ä¸­è¯»å‡ºçš„æ•°æ?
    input      [31:0] _alu_res,  // ä»aluå¾—åˆ°çš„ç»“æ?
    input      [31:0] _imm_ext,  // luiçš„ç«‹å³æ•°
    input      [31:0] _pcp8,  // è·³è½¬çš„link addr
    input      [ 2:0] _reg_wd_mux,  // cuçš„srcRegï¼Œç”¨ä¸Šé¢å“ªä¸ªæ•°æ®å†™å›
    input      [ 4:0] _reg_write_addr,  // å†™åˆ°å“ªä¸ªå¯„å­˜å™?
    input             _reg_we,  // write enable
    output reg        reg_we,
    output reg [ 4:0] reg_write_addr,  // åŒä¸Šï¼Œä½†æ…¢ä¸€ä¸ªå‘¨æœ?
    output     [31:0] reg_write_data
);

  reg [31:0] mem_data, alu_res, imm_ext, pcp8;
  reg [2:0] reg_wd_mux;

  always @(posedge clk) begin
    if (rst) begin
      reg_we <= 0;  // åˆ«å†™å…¥å°±å¾—äº†ï¼Œå‰©ä¸‹æ•°æ®éšæ„?
    end else begin
      reg_we <= _reg_we;
      mem_data <= _mem_data;
      alu_res <= _alu_res;
      imm_ext <= _imm_ext;
      pcp8 <= _pcp8;
      reg_wd_mux <= _reg_wd_mux;
      reg_write_addr <= _reg_write_addr;
    end
  end

  assign reg_write_data = (reg_wd_mux == `SRC_WRITE_REG_IMM)? imm_ext:
                    (reg_wd_mux == `SRC_WRITE_REG_ALU)? alu_res:
                    (reg_wd_mux == `SRC_WRITE_REG_MEM)? mem_data:
                    (reg_wd_mux == `SRC_WRITE_REG_MEM)? mem_data:
                    (reg_wd_mux == `SRC_WRITE_REG_JDST)? pcp8:
                    32'bx; // ä¸åº”è¯¥æœ‰è¿™ç§æƒ…å†µ--æˆ–è?…è¯´è¿™ç§æƒ…å†µå¹¶ä¸ç”¨å†™å›?
  //TODO ç»™decodeçš„register file
endmodule  // writeback
