// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Thu Dec  4 06:06:33 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/cojedadesilva/downloads/fpga_dev_board_test/source/impl_1/async_fifo.sv"
// file 1 "c:/users/cojedadesilva/downloads/fpga_dev_board_test/source/impl_1/fir_filter.sv"
// file 2 "c:/users/cojedadesilva/downloads/fpga_dev_board_test/source/impl_1/i2s_player.sv"
// file 3 "c:/users/cojedadesilva/downloads/fpga_dev_board_test/source/impl_1/mixer.sv"
// file 4 "c:/users/cojedadesilva/downloads/fpga_dev_board_test/source/impl_1/rate_synchronizer.sv"
// file 5 "c:/users/cojedadesilva/downloads/fpga_dev_board_test/source/impl_1/spi_ctrl.sv"
// file 6 "c:/users/cojedadesilva/downloads/fpga_dev_board_test/source/impl_1/spi_receiver.sv"
// file 7 "c:/users/cojedadesilva/downloads/fpga_dev_board_test/source/impl_1/upduin_v3_top.sv"
// file 8 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 9 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 10 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 11 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 12 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 13 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 14 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 15 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 16 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 24 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 25 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 26 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 27 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 28 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 29 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 30 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 31 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 32 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 33 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 34 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 35 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 38 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 39 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 40 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 41 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 42 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 43 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 44 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 45 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 46 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 47 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 48 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 49 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 55 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 56 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 57 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 58 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 59 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input spi_sck_pin, input spi_mosi_pin, input spi_cs_pin, input spi_cs_mix_pin, 
            input clk_48k_pin, output dac_bclk_pin, output dac_lrck_pin, 
            output dac_din_pin);
    
    wire GND_net;
    wire spi_sck_pin_c;
    wire spi_mosi_pin_c;
    wire spi_cs_pin_c;
    wire spi_cs_mix_pin_c;
    wire clk_48k_pin_c;
    wire dac_bclk_pin_c;
    wire dac_lrck_pin_c;
    wire dac_din_pin_c;
    (* SET_AS_NETWORK="clk_48mhz", is_clock=1, lineinfo="@7(30[11],30[20])" *) wire clk_48mhz;
    wire [15:0]audio_raw_spi;
    wire write_en_spi;
    wire [15:0]fifo_out_data;
    wire fifo_read_en;
    wire [15:0]synced_sample;
    wire sample_valid;
    wire [15:0]bass_sample;
    wire [15:0]clean_sample;
    wire [15:0]final_mixed_sample;
    wire [7:0]mix_value;
    wire [1:0]sck_sync;
    wire [1:0]mosi_sync;
    wire [1:0]sck_sync_adj_804;
    wire [1:0]cs_sync_adj_805;
    wire [1:0]mosi_sync_adj_806;
    
    wire VCC_net, n20, n33, n2056;
    
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1 *) HSOSC hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .CLKHF(clk_48mhz));
    defparam hf_osc.CLKHF_DIV = "0b00";
    (* lineinfo="@7(15[18],15[28])" *) IB spi_cs_pin_pad (.I(spi_cs_pin), 
            .O(spi_cs_pin_c));
    (* lineinfo="@7(14[18],14[30])" *) IB spi_mosi_pin_pad (.I(spi_mosi_pin), 
            .O(spi_mosi_pin_c));
    (* lineinfo="@7(25[18],25[30])" *) OB dac_lrck_pin_pad (.I(dac_lrck_pin_c), 
            .O(dac_lrck_pin));
    (* lineinfo="@7(24[18],24[30])" *) OB dac_bclk_pin_pad (.I(dac_bclk_pin_c), 
            .O(dac_bclk_pin));
    (* lineinfo="@7(13[18],13[29])" *) IB spi_sck_pin_pad (.I(spi_sck_pin), 
            .O(spi_sck_pin_c));
    (* lineinfo="@7(26[18],26[29])" *) OB dac_din_pin_pad (.I(dac_din_pin_c), 
            .O(dac_din_pin));
    (* lineinfo="@7(18[18],18[32])" *) IB spi_cs_mix_pin_pad (.I(spi_cs_mix_pin), 
            .O(spi_cs_mix_pin_c));
    (* lineinfo="@7(21[18],21[29])" *) IB clk_48k_pin_pad (.I(clk_48k_pin), 
            .O(clk_48k_pin_c));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@7(72[23],76[6])" *) rate_synchronizer i_sync (clk_48k_pin_c, 
            clk_48mhz, {fifo_out_data}, {synced_sample}, fifo_read_en, 
            sample_valid, n33);
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@7(52[18],56[6])" *) spi_receiver i_spi (spi_cs_pin_c, 
            clk_48mhz, {audio_raw_spi}, spi_mosi_pin_c, mosi_sync[0], 
            mosi_sync_adj_806[1], spi_sck_pin_c, sck_sync[0], n20, write_en_spi, 
            sck_sync_adj_804[1]);
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@7(103[16],107[6])" *) i2s_player i_player ({final_mixed_sample}, 
            dac_din_pin_c, clk_48mhz, dac_lrck_pin_c, dac_bclk_pin_c);
    (* lut_function="(A (C)+!A (B+(C)))", lineinfo="@5(22[15],32[8])" *) LUT4 i1553_2_lut_3_lut (.A(sck_sync_adj_804[1]), 
            .B(sck_sync[0]), .C(cs_sync_adj_805[1]), .Z(n2056));
    defparam i1553_2_lut_3_lut.INIT = "0xf4f4";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@7(66[16],69[6])" *) async_fifo i_fifo (clk_48mhz, 
            {audio_raw_spi}, n33, fifo_read_en, write_en_spi, n20, 
            {fifo_out_data});
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@7(94[11],100[6])" *) mixer i_mixer ({clean_sample}, 
            clk_48mhz, {final_mixed_sample}, {bass_sample}, {mix_value});
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@7(83[7],91[6])" *) fir_filter i_filter (clk_48mhz, 
            {bass_sample}, {clean_sample}, {synced_sample}, sample_valid);
    VLO i1 (.Z(GND_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@7(59[14],63[6])" *) spi_ctrl i_mixer_ctrl (mosi_sync_adj_806[1], 
            {mix_value}, clk_48mhz, cs_sync_adj_805[1], Open_0, sck_sync[0], 
            sck_sync_adj_804[1], n2056, mosi_sync[0], spi_cs_mix_pin_c);
    
endmodule

//
// Verilog Description of module rate_synchronizer
//

module rate_synchronizer (input clk_48k_pin_c, input clk_48mhz, input [15:0]fifo_out_data, 
            output [15:0]synced_sample, output fifo_read_en, output sample_valid, 
            input n33);
    
    wire [2:0]mcu_clk_sync;
    (* SET_AS_NETWORK="clk_48mhz", is_clock=1, lineinfo="@7(30[11],30[20])" *) wire clk_48mhz;
    wire [7:0]debounce_timer;
    
    wire VCC_net, n225;
    wire [7:0]n37;
    
    wire n10, n14, n4581, n3991, n6734, GND_net, n3989, n6731, 
        n3987, n6728, n6557;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i0 (.D(fifo_out_data[0]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[0]));
    defparam current_sample_i0_i0.REGSET = "RESET";
    defparam current_sample_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ fifo_read_en_c (.D(n225), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_read_en));
    defparam fifo_read_en_c.REGSET = "RESET";
    defparam fifo_read_en_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ valid_strobe (.D(n225), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(sample_valid));
    defparam valid_strobe.REGSET = "RESET";
    defparam valid_strobe.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(28[51],28[69])" *) FD1P3XZ debounce_timer_286__i0 (.D(n37[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n225), .Q(debounce_timer[0]));
    defparam debounce_timer_286__i0.REGSET = "RESET";
    defparam debounce_timer_286__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i1 (.D(fifo_out_data[1]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[1]));
    defparam current_sample_i0_i1.REGSET = "RESET";
    defparam current_sample_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i2 (.D(fifo_out_data[2]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[2]));
    defparam current_sample_i0_i2.REGSET = "RESET";
    defparam current_sample_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i3 (.D(fifo_out_data[3]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[3]));
    defparam current_sample_i0_i3.REGSET = "RESET";
    defparam current_sample_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))", lineinfo="@4(30[31],30[50])" *) LUT4 i2_2_lut (.A(debounce_timer[2]), 
            .B(debounce_timer[4]), .Z(n10));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(30[31],30[50])" *) LUT4 i6_4_lut (.A(debounce_timer[3]), 
            .B(debounce_timer[1]), .C(debounce_timer[5]), .D(debounce_timer[7]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i4 (.D(fifo_out_data[4]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[4]));
    defparam current_sample_i0_i4.REGSET = "RESET";
    defparam current_sample_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i5 (.D(fifo_out_data[5]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[5]));
    defparam current_sample_i0_i5.REGSET = "RESET";
    defparam current_sample_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i6 (.D(fifo_out_data[6]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[6]));
    defparam current_sample_i0_i6.REGSET = "RESET";
    defparam current_sample_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i7 (.D(fifo_out_data[7]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[7]));
    defparam current_sample_i0_i7.REGSET = "RESET";
    defparam current_sample_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i8 (.D(fifo_out_data[8]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[8]));
    defparam current_sample_i0_i8.REGSET = "RESET";
    defparam current_sample_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i9 (.D(fifo_out_data[9]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[9]));
    defparam current_sample_i0_i9.REGSET = "RESET";
    defparam current_sample_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i10 (.D(fifo_out_data[10]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[10]));
    defparam current_sample_i0_i10.REGSET = "RESET";
    defparam current_sample_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i11 (.D(fifo_out_data[11]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[11]));
    defparam current_sample_i0_i11.REGSET = "RESET";
    defparam current_sample_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i12 (.D(fifo_out_data[12]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[12]));
    defparam current_sample_i0_i12.REGSET = "RESET";
    defparam current_sample_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i13 (.D(fifo_out_data[13]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[13]));
    defparam current_sample_i0_i13.REGSET = "RESET";
    defparam current_sample_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i14 (.D(fifo_out_data[14]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[14]));
    defparam current_sample_i0_i14.REGSET = "RESET";
    defparam current_sample_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(26[15],38[8])" *) FD1P3XZ current_sample_i0_i15 (.D(fifo_out_data[15]), 
            .SP(n225), .CK(clk_48mhz), .SR(GND_net), .Q(synced_sample[15]));
    defparam current_sample_i0_i15.REGSET = "RESET";
    defparam current_sample_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(17[15],17[85])" *) FD1P3XZ mcu_clk_sync_i1 (.D(mcu_clk_sync[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mcu_clk_sync[1]));
    defparam mcu_clk_sync_i1.REGSET = "RESET";
    defparam mcu_clk_sync_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@4(30[31],30[50])" *) LUT4 i4257_4_lut (.A(debounce_timer[0]), 
            .B(n14), .C(n10), .D(debounce_timer[6]), .Z(n4581));
    defparam i4257_4_lut.INIT = "0x0001";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@4(30[9],37[12])" *) LUT4 i3_4_lut (.A(n33), 
            .B(n4581), .C(mcu_clk_sync[2]), .D(mcu_clk_sync[1]), .Z(n225));
    defparam i3_4_lut.INIT = "0x0800";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(17[15],17[85])" *) FD1P3XZ mcu_clk_sync_i2 (.D(mcu_clk_sync[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mcu_clk_sync[2]));
    defparam mcu_clk_sync_i2.REGSET = "RESET";
    defparam mcu_clk_sync_i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(28[51],28[69])" *) FD1P3XZ debounce_timer_286__i1 (.D(n37[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n225), .Q(debounce_timer[1]));
    defparam debounce_timer_286__i1.REGSET = "RESET";
    defparam debounce_timer_286__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@4(28[51],28[69])" *) FA2 debounce_timer_286_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(debounce_timer[6]), .D0(n3991), .CI0(n3991), 
            .A1(GND_net), .B1(VCC_net), .C1(debounce_timer[7]), .D1(n6734), 
            .CI1(n6734), .CO0(n6734), .S0(n37[6]), .S1(n37[7]));
    defparam debounce_timer_286_add_4_8.INIT0 = "0xc33c";
    defparam debounce_timer_286_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@4(28[51],28[69])" *) FA2 debounce_timer_286_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(debounce_timer[4]), .D0(n3989), .CI0(n3989), 
            .A1(GND_net), .B1(VCC_net), .C1(debounce_timer[5]), .D1(n6731), 
            .CI1(n6731), .CO0(n6731), .CO1(n3991), .S0(n37[4]), .S1(n37[5]));
    defparam debounce_timer_286_add_4_6.INIT0 = "0xc33c";
    defparam debounce_timer_286_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@4(28[51],28[69])" *) FA2 debounce_timer_286_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(debounce_timer[2]), .D0(n3987), .CI0(n3987), 
            .A1(GND_net), .B1(VCC_net), .C1(debounce_timer[3]), .D1(n6728), 
            .CI1(n6728), .CO0(n6728), .CO1(n3989), .S0(n37[2]), .S1(n37[3]));
    defparam debounce_timer_286_add_4_4.INIT0 = "0xc33c";
    defparam debounce_timer_286_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@4(28[51],28[69])" *) FA2 debounce_timer_286_add_4_2 (.A0(GND_net), 
            .B0(n4581), .C0(debounce_timer[0]), .D0(VCC_net), .A1(GND_net), 
            .B1(VCC_net), .C1(debounce_timer[1]), .D1(n6557), .CI1(n6557), 
            .CO0(n6557), .CO1(n3987), .S0(n37[0]), .S1(n37[1]));
    defparam debounce_timer_286_add_4_2.INIT0 = "0xc33c";
    defparam debounce_timer_286_add_4_2.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@4(28[51],28[69])" *) FD1P3XZ debounce_timer_286__i2 (.D(n37[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n225), .Q(debounce_timer[2]));
    defparam debounce_timer_286__i2.REGSET = "SET";
    defparam debounce_timer_286__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(28[51],28[69])" *) FD1P3XZ debounce_timer_286__i3 (.D(n37[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n225), .Q(debounce_timer[3]));
    defparam debounce_timer_286__i3.REGSET = "RESET";
    defparam debounce_timer_286__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(28[51],28[69])" *) FD1P3XZ debounce_timer_286__i4 (.D(n37[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n225), .Q(debounce_timer[4]));
    defparam debounce_timer_286__i4.REGSET = "RESET";
    defparam debounce_timer_286__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(28[51],28[69])" *) FD1P3XZ debounce_timer_286__i5 (.D(n37[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n225), .Q(debounce_timer[5]));
    defparam debounce_timer_286__i5.REGSET = "SET";
    defparam debounce_timer_286__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(28[51],28[69])" *) FD1P3XZ debounce_timer_286__i6 (.D(n37[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n225), .Q(debounce_timer[6]));
    defparam debounce_timer_286__i6.REGSET = "SET";
    defparam debounce_timer_286__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(28[51],28[69])" *) FD1P3XZ debounce_timer_286__i7 (.D(n37[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n225), .Q(debounce_timer[7]));
    defparam debounce_timer_286__i7.REGSET = "RESET";
    defparam debounce_timer_286__i7.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=6, LSE_LLINE=72, LSE_RLINE=76, lineinfo="@4(17[15],17[85])" *) IOL_B mcu_clk_sync_i0 (.PADDI(clk_48k_pin_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(clk_48mhz), .OUTCLK(GND_net), .DI0(mcu_clk_sync[0]));
    defparam mcu_clk_sync_i0.LATCHIN = "NONE_REG";
    defparam mcu_clk_sync_i0.DDROUT = "NO";
    
endmodule

//
// Verilog Description of module spi_receiver
//

module spi_receiver (input spi_cs_pin_c, input clk_48mhz, output [15:0]audio_raw_spi, 
            input spi_mosi_pin_c, output \mosi_sync[0] , input \mosi_sync[1] , 
            input spi_sck_pin_c, output \sck_sync[0] , input n20, output write_en_spi, 
            input \sck_sync[1] );
    
    wire [1:0]cs_sync;
    (* SET_AS_NETWORK="clk_48mhz", is_clock=1, lineinfo="@7(30[11],30[20])" *) wire clk_48mhz;
    wire [15:0]shift_reg;
    wire [3:0]bit_count;
    
    wire VCC_net, n209, n207;
    wire [3:0]n15;
    
    wire n10;
    wire [3:0]n264;
    
    wire n2072, GND_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i0 (.D(shift_reg[7]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[0]));
    defparam fifo_data_out_i0_i0.REGSET = "RESET";
    defparam fifo_data_out_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(29[15],33[8])" *) IOL_B mosi_sync_i0 (.PADDI(spi_mosi_pin_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(clk_48mhz), .OUTCLK(GND_net), .DI0(\mosi_sync[0] ));
    defparam mosi_sync_i0.LATCHIN = "NONE_REG";
    defparam mosi_sync_i0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i1 (.D(\mosi_sync[1] ), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[0]));
    defparam shift_reg__i1.REGSET = "RESET";
    defparam shift_reg__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ bit_count__i0 (.D(n15[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(cs_sync[1]), .Q(bit_count[0]));
    defparam bit_count__i0.REGSET = "RESET";
    defparam bit_count__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(29[15],33[8])" *) IOL_B sck_sync_i0 (.PADDI(spi_sck_pin_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(clk_48mhz), .OUTCLK(GND_net), .DI0(\sck_sync[0] ));
    defparam sck_sync_i0.LATCHIN = "NONE_REG";
    defparam sck_sync_i0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i15 (.D(shift_reg[6]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[15]));
    defparam fifo_data_out_i0_i15.REGSET = "RESET";
    defparam fifo_data_out_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i14 (.D(shift_reg[5]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[14]));
    defparam fifo_data_out_i0_i14.REGSET = "RESET";
    defparam fifo_data_out_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i13 (.D(shift_reg[4]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[13]));
    defparam fifo_data_out_i0_i13.REGSET = "RESET";
    defparam fifo_data_out_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i12 (.D(shift_reg[3]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[12]));
    defparam fifo_data_out_i0_i12.REGSET = "RESET";
    defparam fifo_data_out_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i11 (.D(shift_reg[2]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[11]));
    defparam fifo_data_out_i0_i11.REGSET = "RESET";
    defparam fifo_data_out_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i10 (.D(shift_reg[1]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[10]));
    defparam fifo_data_out_i0_i10.REGSET = "RESET";
    defparam fifo_data_out_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i9 (.D(shift_reg[0]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[9]));
    defparam fifo_data_out_i0_i9.REGSET = "RESET";
    defparam fifo_data_out_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i8 (.D(\mosi_sync[1] ), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[8]));
    defparam fifo_data_out_i0_i8.REGSET = "RESET";
    defparam fifo_data_out_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i7 (.D(shift_reg[14]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[7]));
    defparam fifo_data_out_i0_i7.REGSET = "RESET";
    defparam fifo_data_out_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i6 (.D(shift_reg[13]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[6]));
    defparam fifo_data_out_i0_i6.REGSET = "RESET";
    defparam fifo_data_out_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i5 (.D(shift_reg[12]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[5]));
    defparam fifo_data_out_i0_i5.REGSET = "RESET";
    defparam fifo_data_out_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i4 (.D(shift_reg[11]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[4]));
    defparam fifo_data_out_i0_i4.REGSET = "RESET";
    defparam fifo_data_out_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i3 (.D(shift_reg[10]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[3]));
    defparam fifo_data_out_i0_i3.REGSET = "RESET";
    defparam fifo_data_out_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i2 (.D(shift_reg[9]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[2]));
    defparam fifo_data_out_i0_i2.REGSET = "RESET";
    defparam fifo_data_out_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_data_out_i0_i1 (.D(shift_reg[8]), 
            .SP(n209), .CK(clk_48mhz), .SR(GND_net), .Q(audio_raw_spi[1]));
    defparam fifo_data_out_i0_i1.REGSET = "RESET";
    defparam fifo_data_out_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(29[15],33[8])" *) FD1P3XZ cs_sync_i1 (.D(cs_sync[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(cs_sync[1]));
    defparam cs_sync_i1.REGSET = "RESET";
    defparam cs_sync_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i2 (.D(shift_reg[0]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[1]));
    defparam shift_reg__i2.REGSET = "RESET";
    defparam shift_reg__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(45[9],85[12])" *) LUT4 i4_4_lut (.A(bit_count[0]), 
            .B(n207), .C(n20), .D(bit_count[3]), .Z(n10));
    defparam i4_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))", lineinfo="@6(45[9],85[12])" *) LUT4 i5_3_lut (.A(bit_count[1]), 
            .B(n10), .C(bit_count[2]), .Z(n209));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(83[30],83[43])" *) LUT4 i457_2_lut (.A(bit_count[1]), 
            .B(bit_count[0]), .Z(n264[1]));
    defparam i457_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i3 (.D(shift_reg[1]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[2]));
    defparam shift_reg__i3.REGSET = "RESET";
    defparam shift_reg__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i4 (.D(shift_reg[2]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[3]));
    defparam shift_reg__i4.REGSET = "RESET";
    defparam shift_reg__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i5 (.D(shift_reg[3]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[4]));
    defparam shift_reg__i5.REGSET = "RESET";
    defparam shift_reg__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i6 (.D(shift_reg[4]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[5]));
    defparam shift_reg__i6.REGSET = "RESET";
    defparam shift_reg__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i7 (.D(shift_reg[5]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[6]));
    defparam shift_reg__i7.REGSET = "RESET";
    defparam shift_reg__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i8 (.D(shift_reg[6]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[7]));
    defparam shift_reg__i8.REGSET = "RESET";
    defparam shift_reg__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i9 (.D(shift_reg[7]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[8]));
    defparam shift_reg__i9.REGSET = "RESET";
    defparam shift_reg__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i10 (.D(shift_reg[8]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[9]));
    defparam shift_reg__i10.REGSET = "RESET";
    defparam shift_reg__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i11 (.D(shift_reg[9]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[10]));
    defparam shift_reg__i11.REGSET = "RESET";
    defparam shift_reg__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i12 (.D(shift_reg[10]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[11]));
    defparam shift_reg__i12.REGSET = "RESET";
    defparam shift_reg__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i13 (.D(shift_reg[11]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[12]));
    defparam shift_reg__i13.REGSET = "RESET";
    defparam shift_reg__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i14 (.D(shift_reg[12]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[13]));
    defparam shift_reg__i14.REGSET = "RESET";
    defparam shift_reg__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ shift_reg__i15 (.D(shift_reg[13]), 
            .SP(n207), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[14]));
    defparam shift_reg__i15.REGSET = "RESET";
    defparam shift_reg__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ bit_count__i1 (.D(n264[1]), 
            .SP(n2072), .CK(clk_48mhz), .SR(cs_sync[1]), .Q(bit_count[1]));
    defparam bit_count__i1.REGSET = "RESET";
    defparam bit_count__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ bit_count__i2 (.D(n264[2]), 
            .SP(n2072), .CK(clk_48mhz), .SR(cs_sync[1]), .Q(bit_count[2]));
    defparam bit_count__i2.REGSET = "RESET";
    defparam bit_count__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ bit_count__i3 (.D(n264[3]), 
            .SP(n2072), .CK(clk_48mhz), .SR(cs_sync[1]), .Q(bit_count[3]));
    defparam bit_count__i3.REGSET = "RESET";
    defparam bit_count__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(42[15],86[8])" *) FD1P3XZ fifo_write_en (.D(n209), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(write_en_spi));
    defparam fifo_write_en.REGSET = "RESET";
    defparam fifo_write_en.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))", lineinfo="@6(83[30],83[43])" *) LUT4 i471_3_lut_4_lut (.A(bit_count[1]), 
            .B(bit_count[0]), .C(bit_count[2]), .D(bit_count[3]), .Z(n264[3]));
    defparam i471_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))", lineinfo="@6(83[30],83[43])" *) LUT4 i464_2_lut_3_lut (.A(bit_count[1]), 
            .B(bit_count[0]), .C(bit_count[2]), .Z(n264[2]));
    defparam i464_2_lut_3_lut.INIT = "0x7878";
    VLO i2 (.Z(GND_net));
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@6(35[23],35[67])" *) LUT4 i1_2_lut_3_lut (.A(\sck_sync[1] ), 
            .B(\sck_sync[0] ), .C(cs_sync[1]), .Z(n207));
    defparam i1_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))", lineinfo="@6(35[23],35[67])" *) LUT4 i536_2_lut_3_lut (.A(\sck_sync[1] ), 
            .B(\sck_sync[0] ), .C(bit_count[0]), .Z(n15[0]));
    defparam i536_2_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (C)+!A (B+(C)))", lineinfo="@6(35[23],35[67])" *) LUT4 i1569_2_lut_3_lut (.A(\sck_sync[1] ), 
            .B(\sck_sync[0] ), .C(cs_sync[1]), .Z(n2072));
    defparam i1569_2_lut_3_lut.INIT = "0xf4f4";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=52, LSE_RLINE=56, lineinfo="@6(29[15],33[8])" *) IOL_B cs_sync_i0 (.PADDI(spi_cs_pin_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(clk_48mhz), .OUTCLK(GND_net), .DI0(cs_sync[0]));
    defparam cs_sync_i0.LATCHIN = "NONE_REG";
    defparam cs_sync_i0.DDROUT = "NO";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module i2s_player
//

module i2s_player (input [15:0]final_mixed_sample, output dac_din_pin_c, 
            input clk_48mhz, output dac_lrck_pin_c, output dac_bclk_pin_c);
    
    wire \bit_cnt[0] ;
    (* is_clock=1, lineinfo="@7(24[18],24[30])" *) wire dac_bclk_pin_c_derived_38;
    wire [15:0]latched_sample;
    (* SET_AS_NETWORK="clk_48mhz", is_clock=1, lineinfo="@7(30[11],30[20])" *) wire clk_48mhz;
    wire \shift_reg[0] ;
    wire \bit_cnt[4] ;
    wire \bit_cnt[3] ;
    wire \bit_cnt[2] ;
    wire \bit_cnt[1] ;
    wire \shift_reg[1] ;
    wire \shift_reg[2] ;
    wire \shift_reg[3] ;
    wire \shift_reg[4] ;
    wire \shift_reg[5] ;
    wire \shift_reg[6] ;
    wire \shift_reg[7] ;
    wire \shift_reg[8] ;
    wire \shift_reg[9] ;
    wire \shift_reg[10] ;
    wire \shift_reg[11] ;
    wire \shift_reg[12] ;
    wire \shift_reg[13] ;
    wire \shift_reg[14] ;
    wire [5:0]dac_lrck_pin_c_N_710;
    
    wire n11;
    wire [15:0]dac_din_pin_c_N_712;
    
    wire VCC_net, n2, n3;
    wire [2:0]dac_bclk_pin_c_N_709;
    
    wire n3836, n6524, GND_net, n3838, n3834, n6521, n6, n1989;
    wire [15:0]n79;
    
    wire n6470, n6527;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i0 (.D(final_mixed_sample[0]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[0]));
    defparam latched_sample_i0_i0.REGSET = "RESET";
    defparam latched_sample_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) IOL_B shift_reg_i16 (.PADDI(GND_net), 
            .DO1(GND_net), .DO0(dac_din_pin_c_N_712[15]), .CE(VCC_net), 
            .IOLTO(GND_net), .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(dac_bclk_pin_c_derived_38), 
            .PADDO(dac_din_pin_c));
    defparam shift_reg_i16.LATCHIN = "LATCH_REG";
    defparam shift_reg_i16.DDROUT = "NO";
    (* lineinfo="@2(25[44],25[55])" *) FD1P3XZ clk_div_288__i1 (.D(dac_bclk_pin_c_N_709[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n3));
    defparam clk_div_288__i1.REGSET = "RESET";
    defparam clk_div_288__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@2(25[44],25[55])" *) LUT4 i3215_2_lut (.A(n2), 
            .B(n3), .Z(dac_bclk_pin_c_N_709[1]));
    defparam i3215_2_lut.INIT = "0x6666";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i1 (.D(dac_din_pin_c_N_712[0]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[0] ));
    defparam shift_reg_i1.REGSET = "RESET";
    defparam shift_reg_i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[20],38[31])" *) FD1P3XZ bit_cnt_287__i6 (.D(dac_lrck_pin_c_N_710[5]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(dac_lrck_pin_c));
    defparam bit_cnt_287__i6.REGSET = "RESET";
    defparam bit_cnt_287__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[20],38[31])" *) FD1P3XZ bit_cnt_287__i5 (.D(dac_lrck_pin_c_N_710[4]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\bit_cnt[4] ));
    defparam bit_cnt_287__i5.REGSET = "RESET";
    defparam bit_cnt_287__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[20],38[31])" *) FD1P3XZ bit_cnt_287__i4 (.D(dac_lrck_pin_c_N_710[3]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\bit_cnt[3] ));
    defparam bit_cnt_287__i4.REGSET = "RESET";
    defparam bit_cnt_287__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[20],38[31])" *) FD1P3XZ bit_cnt_287__i3 (.D(dac_lrck_pin_c_N_710[2]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\bit_cnt[2] ));
    defparam bit_cnt_287__i3.REGSET = "RESET";
    defparam bit_cnt_287__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[20],38[31])" *) FD1P3XZ bit_cnt_287__i2 (.D(dac_lrck_pin_c_N_710[1]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\bit_cnt[1] ));
    defparam bit_cnt_287__i2.REGSET = "RESET";
    defparam bit_cnt_287__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i1 (.D(final_mixed_sample[1]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[1]));
    defparam latched_sample_i0_i1.REGSET = "RESET";
    defparam latched_sample_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@2(25[44],25[55])" *) LUT4 i3213_1_lut (.A(n3), 
            .Z(dac_bclk_pin_c_N_709[0]));
    defparam i3213_1_lut.INIT = "0x5555";
    (* lineinfo="@2(38[20],38[31])" *) FA2 bit_cnt_287_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(\bit_cnt[3] ), .D0(n3836), .CI0(n3836), 
            .A1(GND_net), .B1(GND_net), .C1(\bit_cnt[4] ), .D1(n6524), 
            .CI1(n6524), .CO0(n6524), .CO1(n3838), .S0(dac_lrck_pin_c_N_710[3]), 
            .S1(dac_lrck_pin_c_N_710[4]));
    defparam bit_cnt_287_add_4_5.INIT0 = "0xc33c";
    defparam bit_cnt_287_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@2(38[20],38[31])" *) FA2 bit_cnt_287_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(\bit_cnt[1] ), .D0(n3834), .CI0(n3834), 
            .A1(GND_net), .B1(GND_net), .C1(\bit_cnt[2] ), .D1(n6521), 
            .CI1(n6521), .CO0(n6521), .CO1(n3836), .S0(dac_lrck_pin_c_N_710[1]), 
            .S1(dac_lrck_pin_c_N_710[2]));
    defparam bit_cnt_287_add_4_3.INIT0 = "0xc33c";
    defparam bit_cnt_287_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@2(41[13],41[25])" *) LUT4 i1_2_lut (.A(\bit_cnt[4] ), 
            .B(\bit_cnt[2] ), .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(41[13],41[25])" *) LUT4 i4_4_lut (.A(\bit_cnt[3] ), 
            .B(\bit_cnt[1] ), .C(\bit_cnt[0] ), .D(n6), .Z(n1989));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B)))", lineinfo="@2(41[13],41[25])" *) LUT4 i4281_2_lut (.A(n1989), 
            .B(dac_lrck_pin_c), .Z(n11));
    defparam i4281_2_lut.INIT = "0x1111";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i2 (.D(final_mixed_sample[2]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[2]));
    defparam latched_sample_i0_i2.REGSET = "RESET";
    defparam latched_sample_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i3 (.D(final_mixed_sample[3]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[3]));
    defparam latched_sample_i0_i3.REGSET = "RESET";
    defparam latched_sample_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i4 (.D(final_mixed_sample[4]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[4]));
    defparam latched_sample_i0_i4.REGSET = "RESET";
    defparam latched_sample_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i5 (.D(final_mixed_sample[5]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[5]));
    defparam latched_sample_i0_i5.REGSET = "RESET";
    defparam latched_sample_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i6 (.D(final_mixed_sample[6]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[6]));
    defparam latched_sample_i0_i6.REGSET = "RESET";
    defparam latched_sample_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i7 (.D(final_mixed_sample[7]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[7]));
    defparam latched_sample_i0_i7.REGSET = "RESET";
    defparam latched_sample_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i8 (.D(final_mixed_sample[8]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[8]));
    defparam latched_sample_i0_i8.REGSET = "RESET";
    defparam latched_sample_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i9 (.D(final_mixed_sample[9]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[9]));
    defparam latched_sample_i0_i9.REGSET = "RESET";
    defparam latched_sample_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i10 (.D(final_mixed_sample[10]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[10]));
    defparam latched_sample_i0_i10.REGSET = "RESET";
    defparam latched_sample_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i11 (.D(final_mixed_sample[11]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[11]));
    defparam latched_sample_i0_i11.REGSET = "RESET";
    defparam latched_sample_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i12 (.D(final_mixed_sample[12]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[12]));
    defparam latched_sample_i0_i12.REGSET = "RESET";
    defparam latched_sample_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i13 (.D(final_mixed_sample[13]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[13]));
    defparam latched_sample_i0_i13.REGSET = "RESET";
    defparam latched_sample_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i14 (.D(final_mixed_sample[14]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[14]));
    defparam latched_sample_i0_i14.REGSET = "RESET";
    defparam latched_sample_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ latched_sample_i0_i15 (.D(final_mixed_sample[15]), 
            .SP(n11), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), .Q(latched_sample[15]));
    defparam latched_sample_i0_i15.REGSET = "RESET";
    defparam latched_sample_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(25[44],25[55])" *) FD1P3XZ clk_div_288__i2 (.D(dac_bclk_pin_c_N_709[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n2));
    defparam clk_div_288__i2.REGSET = "RESET";
    defparam clk_div_288__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(25[44],25[55])" *) FD1P3XZ clk_div_288__i3 (.D(dac_bclk_pin_c_N_709[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(dac_bclk_pin_c));
    defparam clk_div_288__i3.REGSET = "RESET";
    defparam clk_div_288__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i2 (.D(dac_din_pin_c_N_712[1]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[1] ));
    defparam shift_reg_i2.REGSET = "RESET";
    defparam shift_reg_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i3 (.D(dac_din_pin_c_N_712[2]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[2] ));
    defparam shift_reg_i3.REGSET = "RESET";
    defparam shift_reg_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i4 (.D(dac_din_pin_c_N_712[3]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[3] ));
    defparam shift_reg_i4.REGSET = "RESET";
    defparam shift_reg_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i5 (.D(dac_din_pin_c_N_712[4]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[4] ));
    defparam shift_reg_i5.REGSET = "RESET";
    defparam shift_reg_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i6 (.D(dac_din_pin_c_N_712[5]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[5] ));
    defparam shift_reg_i6.REGSET = "RESET";
    defparam shift_reg_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i7 (.D(dac_din_pin_c_N_712[6]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[6] ));
    defparam shift_reg_i7.REGSET = "RESET";
    defparam shift_reg_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i8 (.D(dac_din_pin_c_N_712[7]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[7] ));
    defparam shift_reg_i8.REGSET = "RESET";
    defparam shift_reg_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i9 (.D(dac_din_pin_c_N_712[8]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[8] ));
    defparam shift_reg_i9.REGSET = "RESET";
    defparam shift_reg_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i10 (.D(dac_din_pin_c_N_712[9]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[9] ));
    defparam shift_reg_i10.REGSET = "RESET";
    defparam shift_reg_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i11 (.D(dac_din_pin_c_N_712[10]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[10] ));
    defparam shift_reg_i11.REGSET = "RESET";
    defparam shift_reg_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i12 (.D(dac_din_pin_c_N_712[11]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[11] ));
    defparam shift_reg_i12.REGSET = "RESET";
    defparam shift_reg_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i13 (.D(dac_din_pin_c_N_712[12]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[12] ));
    defparam shift_reg_i13.REGSET = "RESET";
    defparam shift_reg_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i14 (.D(dac_din_pin_c_N_712[13]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[13] ));
    defparam shift_reg_i14.REGSET = "RESET";
    defparam shift_reg_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=103, LSE_RLINE=107, lineinfo="@2(37[12],53[8])" *) FD1P3XZ shift_reg_i15 (.D(dac_din_pin_c_N_712[14]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\shift_reg[14] ));
    defparam shift_reg_i15.REGSET = "RESET";
    defparam shift_reg_i15.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i2_3_lut_4_lut (.A(final_mixed_sample[1]), 
            .B(n79[1]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[1]));
    defparam mux_13_i2_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i2_3_lut_4_lut (.A(latched_sample[1]), 
            .B(\shift_reg[0] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[1]));
    defparam mux_11_i2_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i3_3_lut_4_lut (.A(final_mixed_sample[2]), 
            .B(n79[2]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[2]));
    defparam mux_13_i3_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i3_3_lut_4_lut (.A(latched_sample[2]), 
            .B(\shift_reg[1] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[2]));
    defparam mux_11_i3_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i4_3_lut_4_lut (.A(final_mixed_sample[3]), 
            .B(n79[3]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[3]));
    defparam mux_13_i4_3_lut_4_lut.INIT = "0xccca";
    (* lineinfo="@2(38[20],38[31])" *) FA2 bit_cnt_287_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(\bit_cnt[0] ), .D1(n6470), .CI1(n6470), .CO0(n6470), 
            .CO1(n3834), .S1(dac_lrck_pin_c_N_710[0]));
    defparam bit_cnt_287_add_4_1.INIT0 = "0xc33c";
    defparam bit_cnt_287_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i4_3_lut_4_lut (.A(latched_sample[3]), 
            .B(\shift_reg[2] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[3]));
    defparam mux_11_i4_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i5_3_lut_4_lut (.A(final_mixed_sample[4]), 
            .B(n79[4]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[4]));
    defparam mux_13_i5_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i5_3_lut_4_lut (.A(latched_sample[4]), 
            .B(\shift_reg[3] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[4]));
    defparam mux_11_i5_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i6_3_lut_4_lut (.A(final_mixed_sample[5]), 
            .B(n79[5]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[5]));
    defparam mux_13_i6_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i6_3_lut_4_lut (.A(latched_sample[5]), 
            .B(\shift_reg[4] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[5]));
    defparam mux_11_i6_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i7_3_lut_4_lut (.A(final_mixed_sample[6]), 
            .B(n79[6]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[6]));
    defparam mux_13_i7_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i7_3_lut_4_lut (.A(latched_sample[6]), 
            .B(\shift_reg[5] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[6]));
    defparam mux_11_i7_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i8_3_lut_4_lut (.A(final_mixed_sample[7]), 
            .B(n79[7]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[7]));
    defparam mux_13_i8_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i8_3_lut_4_lut (.A(latched_sample[7]), 
            .B(\shift_reg[6] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[7]));
    defparam mux_11_i8_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i9_3_lut_4_lut (.A(final_mixed_sample[8]), 
            .B(n79[8]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[8]));
    defparam mux_13_i9_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i9_3_lut_4_lut (.A(latched_sample[8]), 
            .B(\shift_reg[7] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[8]));
    defparam mux_11_i9_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i10_3_lut_4_lut (.A(final_mixed_sample[9]), 
            .B(n79[9]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[9]));
    defparam mux_13_i10_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i10_3_lut_4_lut (.A(latched_sample[9]), 
            .B(\shift_reg[8] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[9]));
    defparam mux_11_i10_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i11_3_lut_4_lut (.A(final_mixed_sample[10]), 
            .B(n79[10]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[10]));
    defparam mux_13_i11_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i11_3_lut_4_lut (.A(latched_sample[10]), 
            .B(\shift_reg[9] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[10]));
    defparam mux_11_i11_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i12_3_lut_4_lut (.A(final_mixed_sample[11]), 
            .B(n79[11]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[11]));
    defparam mux_13_i12_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i12_3_lut_4_lut (.A(latched_sample[11]), 
            .B(\shift_reg[10] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[11]));
    defparam mux_11_i12_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i13_3_lut_4_lut (.A(final_mixed_sample[12]), 
            .B(n79[12]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[12]));
    defparam mux_13_i13_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i13_3_lut_4_lut (.A(latched_sample[12]), 
            .B(\shift_reg[11] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[12]));
    defparam mux_11_i13_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i14_3_lut_4_lut (.A(final_mixed_sample[13]), 
            .B(n79[13]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[13]));
    defparam mux_13_i14_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i14_3_lut_4_lut (.A(latched_sample[13]), 
            .B(\shift_reg[12] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[13]));
    defparam mux_11_i14_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i15_3_lut_4_lut (.A(final_mixed_sample[14]), 
            .B(n79[14]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[14]));
    defparam mux_13_i15_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i15_3_lut_4_lut (.A(latched_sample[14]), 
            .B(\shift_reg[13] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[14]));
    defparam mux_11_i15_3_lut_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A (B (C))+!A !(B (C))))", lineinfo="@2(25[44],25[55])" *) LUT4 i3222_3_lut (.A(dac_bclk_pin_c), 
            .B(n2), .C(n3), .Z(dac_bclk_pin_c_N_709[2]));
    defparam i3222_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i16_3_lut_4_lut (.A(final_mixed_sample[15]), 
            .B(n79[15]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[15]));
    defparam mux_13_i16_3_lut_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@2(46[14],52[12])" *) LUT4 mux_11_i16_3_lut_4_lut (.A(latched_sample[15]), 
            .B(\shift_reg[14] ), .C(n1989), .D(dac_lrck_pin_c), .Z(n79[15]));
    defparam mux_11_i16_3_lut_4_lut.INIT = "0xcacc";
    (* lineinfo="@2(38[20],38[31])" *) FA2 bit_cnt_287_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(dac_lrck_pin_c), .D0(n3838), .CI0(n3838), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n6527), .CI1(n6527), 
            .CO0(n6527), .S0(dac_lrck_pin_c_N_710[5]));
    defparam bit_cnt_287_add_4_7.INIT0 = "0xc33c";
    defparam bit_cnt_287_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@2(37[14],37[30])" *) INV i7_1_lut (.A(dac_bclk_pin_c), .Z(dac_bclk_pin_c_derived_38));
    (* lut_function="(!(A (B (C)+!B (C+(D)))+!A ((C+!(D))+!B)))", lineinfo="@2(41[9],52[12])" *) LUT4 mux_13_i1_4_lut_4_lut (.A(final_mixed_sample[0]), 
            .B(latched_sample[0]), .C(n1989), .D(dac_lrck_pin_c), .Z(dac_din_pin_c_N_712[0]));
    defparam mux_13_i1_4_lut_4_lut.INIT = "0x0c0a";
    VHI i1 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@2(38[20],38[31])" *) FD1P3XZ bit_cnt_287__i1 (.D(dac_lrck_pin_c_N_710[0]), 
            .SP(VCC_net), .CK(dac_bclk_pin_c_derived_38), .SR(GND_net), 
            .Q(\bit_cnt[0] ));
    defparam bit_cnt_287__i1.REGSET = "RESET";
    defparam bit_cnt_287__i1.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module async_fifo
//

module async_fifo (input clk_48mhz, input [15:0]audio_raw_spi, output n33, 
            input fifo_read_en, input write_en_spi, output n20, output [15:0]fifo_out_data);
    
    wire [8:0]w_ptr_gray_next;
    wire [8:0]w_ptr_gray;
    (* SET_AS_NETWORK="clk_48mhz", is_clock=1, lineinfo="@7(30[11],30[20])" *) wire clk_48mhz;
    wire [8:0]r_ptr_gray_sync1;
    wire [8:0]r_ptr_gray_sync2;
    wire [8:0]r_ptr_gray_next;
    wire [8:0]r_ptr_gray;
    wire [8:0]w_ptr_gray_sync1;
    wire [8:0]w_ptr_gray_sync2;
    wire [8:0]w_ptr_bin;
    wire [8:0]r_ptr_bin;
    
    wire n191, n392, n2043;
    wire [8:0]r_ptr_bin_8__N_152;
    wire [15:0]n393;
    
    wire VCC_net, GND_net, n10, n14, n12, n13, n11;
    wire [8:0]r_ptr_gray_next_0__N_204;
    wire [31:0]r_ptr_gray_next_8__N_188;
    
    wire n2042;
    wire [8:0]w_ptr_gray_next_0__N_186;
    wire [31:0]w_ptr_gray_next_8__N_170;
    
    wire n2039, n2038, n2037, n2036, n2035, n2034, n2033, n2032, 
        n2031, n2030, n2029, n2028, n10_adj_800, n14_adj_801, n4925, 
        n13_adj_802, n11_adj_803, n3911, n6536, r_ptr_gray_next_8__N_189, 
        n3909, n6533, w_ptr_gray_next_8__N_171, n3907, n6530, n3905, 
        n6467, n6464, n2027, n2026, n3984, n6506, n3982, n6503, 
        n3980, n6500, n3978, n6461, n6458, n2025, n2024, n2051, 
        n2050, n2049, n2048, n2047, n2046, n2045, n2044;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i0 (.D(r_ptr_gray_sync1[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[0]));
    defparam r_ptr_gray_sync2__i0.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i0 (.D(r_ptr_gray_next[0]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[0]));
    defparam r_ptr_gray__i0_i0.REGSET = "RESET";
    defparam r_ptr_gray__i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i0 (.D(w_ptr_gray[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[0]));
    defparam w_ptr_gray_sync1__i0.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i0 (.D(w_ptr_gray_sync1[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[0]));
    defparam w_ptr_gray_sync2__i0.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i0 (.D(r_ptr_gray[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[0]));
    defparam r_ptr_gray_sync1__i0.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i7 (.D(n2043), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[7]));
    defparam w_ptr_bin__i0_i7.REGSET = "RESET";
    defparam w_ptr_bin__i0_i7.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i0 (.D(r_ptr_bin_8__N_152[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[0]));
    defparam r_ptr_bin__i0.REGSET = "RESET";
    defparam r_ptr_bin__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i8 (.D(r_ptr_gray_next[8]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[8]));
    defparam r_ptr_gray__i0_i8.REGSET = "RESET";
    defparam r_ptr_gray__i0_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i7 (.D(r_ptr_gray_next[7]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[7]));
    defparam r_ptr_gray__i0_i7.REGSET = "RESET";
    defparam r_ptr_gray__i0_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i6 (.D(r_ptr_gray_next[6]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[6]));
    defparam r_ptr_gray__i0_i6.REGSET = "RESET";
    defparam r_ptr_gray__i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i5 (.D(r_ptr_gray_next[5]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[5]));
    defparam r_ptr_gray__i0_i5.REGSET = "RESET";
    defparam r_ptr_gray__i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i4 (.D(r_ptr_gray_next[4]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[4]));
    defparam r_ptr_gray__i0_i4.REGSET = "RESET";
    defparam r_ptr_gray__i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i3 (.D(r_ptr_gray_next[3]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[3]));
    defparam r_ptr_gray__i0_i3.REGSET = "RESET";
    defparam r_ptr_gray__i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i2 (.D(r_ptr_gray_next[2]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[2]));
    defparam r_ptr_gray__i0_i2.REGSET = "RESET";
    defparam r_ptr_gray__i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_gray__i0_i1 (.D(r_ptr_gray_next[1]), 
            .SP(n392), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray[1]));
    defparam r_ptr_gray__i0_i1.REGSET = "RESET";
    defparam r_ptr_gray__i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i8 (.D(r_ptr_gray_sync1[8]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[8]));
    defparam r_ptr_gray_sync2__i8.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i7 (.D(r_ptr_gray_sync1[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[7]));
    defparam r_ptr_gray_sync2__i7.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i6 (.D(r_ptr_gray_sync1[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[6]));
    defparam r_ptr_gray_sync2__i6.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i5 (.D(r_ptr_gray_sync1[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[5]));
    defparam r_ptr_gray_sync2__i5.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i4 (.D(r_ptr_gray_sync1[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[4]));
    defparam r_ptr_gray_sync2__i4.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i3 (.D(r_ptr_gray_sync1[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[3]));
    defparam r_ptr_gray_sync2__i3.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i2 (.D(r_ptr_gray_sync1[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[2]));
    defparam r_ptr_gray_sync2__i2.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync2__i1 (.D(r_ptr_gray_sync1[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync2[1]));
    defparam r_ptr_gray_sync2__i1.REGSET = "RESET";
    defparam r_ptr_gray_sync2__i1.SRMODE = "CE_OVER_LSR";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\i_fifo/mem", ECO_MEM_SIZE="[16, 256]", ECO_MEM_BLOCK_SIZE="[16, 256]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mem0 (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(r_ptr_bin_8__N_152[7]), 
            .RADDR6(r_ptr_bin_8__N_152[6]), .RADDR5(r_ptr_bin_8__N_152[5]), 
            .RADDR4(r_ptr_bin_8__N_152[4]), .RADDR3(r_ptr_bin_8__N_152[3]), 
            .RADDR2(r_ptr_bin_8__N_152[2]), .RADDR1(r_ptr_bin_8__N_152[1]), 
            .RADDR0(r_ptr_bin_8__N_152[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(w_ptr_bin[7]), .WADDR6(w_ptr_bin[6]), 
            .WADDR5(w_ptr_bin[5]), .WADDR4(w_ptr_bin[4]), .WADDR3(w_ptr_bin[3]), 
            .WADDR2(w_ptr_bin[2]), .WADDR1(w_ptr_bin[1]), .WADDR0(w_ptr_bin[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(audio_raw_spi[15]), 
            .WDATA14(audio_raw_spi[14]), .WDATA13(audio_raw_spi[13]), .WDATA12(audio_raw_spi[12]), 
            .WDATA11(audio_raw_spi[11]), .WDATA10(audio_raw_spi[10]), .WDATA9(audio_raw_spi[9]), 
            .WDATA8(audio_raw_spi[8]), .WDATA7(audio_raw_spi[7]), .WDATA6(audio_raw_spi[6]), 
            .WDATA5(audio_raw_spi[5]), .WDATA4(audio_raw_spi[4]), .WDATA3(audio_raw_spi[3]), 
            .WDATA2(audio_raw_spi[2]), .WDATA1(audio_raw_spi[1]), .WDATA0(audio_raw_spi[0]), 
            .RCLKE(VCC_net), .RCLK(clk_48mhz), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(clk_48mhz), .WE(n191), .RDATA15(n393[15]), .RDATA14(n393[14]), 
            .RDATA13(n393[13]), .RDATA12(n393[12]), .RDATA11(n393[11]), 
            .RDATA10(n393[10]), .RDATA9(n393[9]), .RDATA8(n393[8]), .RDATA7(n393[7]), 
            .RDATA6(n393[6]), .RDATA5(n393[5]), .RDATA4(n393[4]), .RDATA3(n393[3]), 
            .RDATA2(n393[2]), .RDATA1(n393[1]), .RDATA0(n393[0]));
    defparam mem0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem0.DATA_WIDTH_W = "16";
    defparam mem0.DATA_WIDTH_R = "16";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i8 (.D(w_ptr_gray_next[8]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[8]));
    defparam w_ptr_gray__i0_i8.REGSET = "RESET";
    defparam w_ptr_gray__i0_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i7 (.D(w_ptr_gray_next[7]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[7]));
    defparam w_ptr_gray__i0_i7.REGSET = "RESET";
    defparam w_ptr_gray__i0_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i6 (.D(w_ptr_gray_next[6]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[6]));
    defparam w_ptr_gray__i0_i6.REGSET = "RESET";
    defparam w_ptr_gray__i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i5 (.D(w_ptr_gray_next[5]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[5]));
    defparam w_ptr_gray__i0_i5.REGSET = "RESET";
    defparam w_ptr_gray__i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i4 (.D(w_ptr_gray_next[4]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[4]));
    defparam w_ptr_gray__i0_i4.REGSET = "RESET";
    defparam w_ptr_gray__i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i3 (.D(w_ptr_gray_next[3]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[3]));
    defparam w_ptr_gray__i0_i3.REGSET = "RESET";
    defparam w_ptr_gray__i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i2 (.D(w_ptr_gray_next[2]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[2]));
    defparam w_ptr_gray__i0_i2.REGSET = "RESET";
    defparam w_ptr_gray__i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i1 (.D(w_ptr_gray_next[1]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[1]));
    defparam w_ptr_gray__i0_i1.REGSET = "RESET";
    defparam w_ptr_gray__i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i1 (.D(w_ptr_gray[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[1]));
    defparam w_ptr_gray_sync1__i1.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i2 (.D(w_ptr_gray[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[2]));
    defparam w_ptr_gray_sync1__i2.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i3 (.D(w_ptr_gray[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[3]));
    defparam w_ptr_gray_sync1__i3.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i4 (.D(w_ptr_gray[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[4]));
    defparam w_ptr_gray_sync1__i4.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i5 (.D(w_ptr_gray[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[5]));
    defparam w_ptr_gray_sync1__i5.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i6 (.D(w_ptr_gray[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[6]));
    defparam w_ptr_gray_sync1__i6.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i7 (.D(w_ptr_gray[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[7]));
    defparam w_ptr_gray_sync1__i7.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync1__i8 (.D(w_ptr_gray[8]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync1[8]));
    defparam w_ptr_gray_sync1__i8.REGSET = "RESET";
    defparam w_ptr_gray_sync1__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i1 (.D(w_ptr_gray_sync1[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[1]));
    defparam w_ptr_gray_sync2__i1.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i2 (.D(w_ptr_gray_sync1[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[2]));
    defparam w_ptr_gray_sync2__i2.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i3 (.D(w_ptr_gray_sync1[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[3]));
    defparam w_ptr_gray_sync2__i3.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i4 (.D(w_ptr_gray_sync1[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[4]));
    defparam w_ptr_gray_sync2__i4.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i5 (.D(w_ptr_gray_sync1[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[5]));
    defparam w_ptr_gray_sync2__i5.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i6 (.D(w_ptr_gray_sync1[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[6]));
    defparam w_ptr_gray_sync2__i6.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i7 (.D(w_ptr_gray_sync1[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[7]));
    defparam w_ptr_gray_sync2__i7.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(33[15],40[8])" *) FD1P3XZ w_ptr_gray_sync2__i8 (.D(w_ptr_gray_sync1[8]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray_sync2[8]));
    defparam w_ptr_gray_sync2__i8.REGSET = "RESET";
    defparam w_ptr_gray_sync2__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i1 (.D(r_ptr_gray[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[1]));
    defparam r_ptr_gray_sync1__i1.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i2 (.D(r_ptr_gray[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[2]));
    defparam r_ptr_gray_sync1__i2.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i3 (.D(r_ptr_gray[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[3]));
    defparam r_ptr_gray_sync1__i3.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i4 (.D(r_ptr_gray[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[4]));
    defparam r_ptr_gray_sync1__i4.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i5 (.D(r_ptr_gray[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[5]));
    defparam r_ptr_gray_sync1__i5.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i6 (.D(r_ptr_gray[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[6]));
    defparam r_ptr_gray_sync1__i6.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i7 (.D(r_ptr_gray[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[7]));
    defparam r_ptr_gray_sync1__i7.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(43[15],50[8])" *) FD1P3XZ r_ptr_gray_sync1__i8 (.D(r_ptr_gray[8]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_gray_sync1[8]));
    defparam r_ptr_gray_sync1__i8.REGSET = "RESET";
    defparam r_ptr_gray_sync1__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i8 (.D(n2042), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[8]));
    defparam w_ptr_bin__i0_i8.REGSET = "RESET";
    defparam w_ptr_bin__i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(68[20],68[52])" *) LUT4 i1_4_lut (.A(r_ptr_gray[2]), 
            .B(r_ptr_gray[3]), .C(w_ptr_gray_sync2[2]), .D(w_ptr_gray_sync2[3]), 
            .Z(n10));
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))", lineinfo="@0(68[20],68[52])" *) LUT4 i5_3_lut (.A(r_ptr_gray[4]), 
            .B(n10), .C(w_ptr_gray_sync2[4]), .Z(n14));
    defparam i5_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(68[20],68[52])" *) LUT4 i3_4_lut (.A(r_ptr_gray[8]), 
            .B(r_ptr_gray[7]), .C(w_ptr_gray_sync2[8]), .D(w_ptr_gray_sync2[7]), 
            .Z(n12));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(68[20],68[52])" *) LUT4 i4_4_lut (.A(r_ptr_gray[5]), 
            .B(r_ptr_gray[0]), .C(w_ptr_gray_sync2[5]), .D(w_ptr_gray_sync2[0]), 
            .Z(n13));
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(68[20],68[52])" *) LUT4 i2_4_lut (.A(r_ptr_gray[6]), 
            .B(r_ptr_gray[1]), .C(w_ptr_gray_sync2[6]), .D(w_ptr_gray_sync2[1]), 
            .Z(n11));
    defparam i2_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(68[20],68[52])" *) LUT4 i8_4_lut (.A(n11), 
            .B(n13), .C(n12), .D(n14), .Z(n33));
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@0(73[22],73[39])" *) LUT4 i37_2_lut (.A(fifo_read_en), 
            .B(n33), .Z(n392));
    defparam i37_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_0__I_0_2_lut (.A(r_ptr_gray_next_0__N_204[0]), 
            .B(r_ptr_gray_next_8__N_188[1]), .Z(r_ptr_gray_next[0]));
    defparam r_ptr_gray_next_0__I_0_2_lut.INIT = "0x6666";
    (* lut_function="(A (B))", lineinfo="@0(59[22],59[39])" *) LUT4 i21_2_lut (.A(write_en_spi), 
            .B(n20), .Z(n191));
    defparam i21_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i1 (.D(n2039), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[1]));
    defparam read_data__i0_i1.REGSET = "RESET";
    defparam read_data__i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_0__I_0_2_lut (.A(w_ptr_gray_next_0__N_186[0]), 
            .B(w_ptr_gray_next_8__N_170[1]), .Z(w_ptr_gray_next[0]));
    defparam w_ptr_gray_next_0__I_0_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i2 (.D(n2038), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[2]));
    defparam read_data__i0_i2.REGSET = "RESET";
    defparam read_data__i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i3 (.D(n2037), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[3]));
    defparam read_data__i0_i3.REGSET = "RESET";
    defparam read_data__i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i0 (.D(n2036), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[0]));
    defparam read_data__i0_i0.REGSET = "RESET";
    defparam read_data__i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i0 (.D(n2035), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[0]));
    defparam w_ptr_bin__i0_i0.REGSET = "RESET";
    defparam w_ptr_bin__i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i4 (.D(n2034), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[4]));
    defparam read_data__i0_i4.REGSET = "RESET";
    defparam read_data__i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i5 (.D(n2033), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[5]));
    defparam read_data__i0_i5.REGSET = "RESET";
    defparam read_data__i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i6 (.D(n2032), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[6]));
    defparam read_data__i0_i6.REGSET = "RESET";
    defparam read_data__i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i7 (.D(n2031), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[7]));
    defparam read_data__i0_i7.REGSET = "RESET";
    defparam read_data__i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i8 (.D(n2030), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[8]));
    defparam read_data__i0_i8.REGSET = "RESET";
    defparam read_data__i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i9 (.D(n2029), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[9]));
    defparam read_data__i0_i9.REGSET = "RESET";
    defparam read_data__i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i10 (.D(n2028), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[10]));
    defparam read_data__i0_i10.REGSET = "RESET";
    defparam read_data__i0_i10.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i1 (.D(r_ptr_bin_8__N_152[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[1]));
    defparam r_ptr_bin__i1.REGSET = "RESET";
    defparam r_ptr_bin__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(54[19],54[101])" *) LUT4 i1_4_lut_adj_32 (.A(w_ptr_gray[2]), 
            .B(w_ptr_gray[3]), .C(r_ptr_gray_sync2[2]), .D(r_ptr_gray_sync2[3]), 
            .Z(n10_adj_800));
    defparam i1_4_lut_adj_32.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))", lineinfo="@0(54[19],54[101])" *) LUT4 i5_3_lut_adj_33 (.A(w_ptr_gray[4]), 
            .B(n10_adj_800), .C(r_ptr_gray_sync2[4]), .Z(n14_adj_801));
    defparam i5_3_lut_adj_33.INIT = "0xdede";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i3862_4_lut (.A(w_ptr_gray[8]), 
            .B(w_ptr_gray[7]), .C(r_ptr_gray_sync2[8]), .D(r_ptr_gray_sync2[7]), 
            .Z(n4925));
    defparam i3862_4_lut.INIT = "0x1248";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(54[19],54[101])" *) LUT4 i4_4_lut_adj_34 (.A(w_ptr_gray[5]), 
            .B(w_ptr_gray[0]), .C(r_ptr_gray_sync2[5]), .D(r_ptr_gray_sync2[0]), 
            .Z(n13_adj_802));
    defparam i4_4_lut_adj_34.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(54[19],54[101])" *) LUT4 i2_4_lut_adj_35 (.A(w_ptr_gray[6]), 
            .B(w_ptr_gray[1]), .C(r_ptr_gray_sync2[6]), .D(r_ptr_gray_sync2[1]), 
            .Z(n11_adj_803));
    defparam i2_4_lut_adj_35.INIT = "0x7bde";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@0(54[19],54[101])" *) LUT4 i8_4_lut_adj_36 (.A(n11_adj_803), 
            .B(n13_adj_802), .C(n4925), .D(n14_adj_801), .Z(n20));
    defparam i8_4_lut_adj_36.INIT = "0xffef";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_8__I_7_2_lut (.A(w_ptr_gray_next_8__N_170[1]), 
            .B(w_ptr_gray_next_8__N_170[2]), .Z(w_ptr_gray_next[1]));
    defparam w_ptr_gray_next_8__I_7_2_lut.INIT = "0x6666";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i2 (.D(r_ptr_bin_8__N_152[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[2]));
    defparam r_ptr_bin__i2.REGSET = "RESET";
    defparam r_ptr_bin__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i3 (.D(r_ptr_bin_8__N_152[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[3]));
    defparam r_ptr_bin__i3.REGSET = "RESET";
    defparam r_ptr_bin__i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i4 (.D(r_ptr_bin_8__N_152[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[4]));
    defparam r_ptr_bin__i4.REGSET = "RESET";
    defparam r_ptr_bin__i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i5 (.D(r_ptr_bin_8__N_152[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[5]));
    defparam r_ptr_bin__i5.REGSET = "RESET";
    defparam r_ptr_bin__i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i6 (.D(r_ptr_bin_8__N_152[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[6]));
    defparam r_ptr_bin__i6.REGSET = "RESET";
    defparam r_ptr_bin__i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i7 (.D(r_ptr_bin_8__N_152[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[7]));
    defparam r_ptr_bin__i7.REGSET = "RESET";
    defparam r_ptr_bin__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i11 (.D(n2027), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[11]));
    defparam read_data__i0_i11.REGSET = "RESET";
    defparam read_data__i0_i11.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(67[39],67[54])" *) FA2 add_53_add_5_9 (.A0(GND_net), .B0(r_ptr_bin[7]), 
            .C0(GND_net), .D0(n3911), .CI0(n3911), .A1(GND_net), .B1(r_ptr_bin[8]), 
            .C1(GND_net), .D1(n6536), .CI1(n6536), .CO0(n6536), .CO1(r_ptr_gray_next_8__N_189), 
            .S0(r_ptr_gray_next_8__N_188[7]), .S1(r_ptr_gray_next_8__N_188[8]));
    defparam add_53_add_5_9.INIT0 = "0xc33c";
    defparam add_53_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_8__I_6_2_lut (.A(w_ptr_gray_next_8__N_170[2]), 
            .B(w_ptr_gray_next_8__N_170[3]), .Z(w_ptr_gray_next[2]));
    defparam w_ptr_gray_next_8__I_6_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_8__I_5_2_lut (.A(w_ptr_gray_next_8__N_170[3]), 
            .B(w_ptr_gray_next_8__N_170[4]), .Z(w_ptr_gray_next[3]));
    defparam w_ptr_gray_next_8__I_5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_8__I_4_2_lut (.A(w_ptr_gray_next_8__N_170[4]), 
            .B(w_ptr_gray_next_8__N_170[5]), .Z(w_ptr_gray_next[4]));
    defparam w_ptr_gray_next_8__I_4_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_8__I_3_2_lut (.A(w_ptr_gray_next_8__N_170[5]), 
            .B(w_ptr_gray_next_8__N_170[6]), .Z(w_ptr_gray_next[5]));
    defparam w_ptr_gray_next_8__I_3_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_8__I_2_2_lut (.A(w_ptr_gray_next_8__N_170[6]), 
            .B(w_ptr_gray_next_8__N_170[7]), .Z(w_ptr_gray_next[6]));
    defparam w_ptr_gray_next_8__I_2_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_8__I_1_2_lut (.A(w_ptr_gray_next_8__N_170[7]), 
            .B(w_ptr_gray_next_8__N_170[8]), .Z(w_ptr_gray_next[7]));
    defparam w_ptr_gray_next_8__I_1_2_lut.INIT = "0x6666";
    (* lineinfo="@0(67[39],67[54])" *) FA2 add_53_add_5_7 (.A0(GND_net), .B0(r_ptr_bin[5]), 
            .C0(GND_net), .D0(n3909), .CI0(n3909), .A1(GND_net), .B1(r_ptr_bin[6]), 
            .C1(GND_net), .D1(n6533), .CI1(n6533), .CO0(n6533), .CO1(n3911), 
            .S0(r_ptr_gray_next_8__N_188[5]), .S1(r_ptr_gray_next_8__N_188[6]));
    defparam add_53_add_5_7.INIT0 = "0xc33c";
    defparam add_53_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(53[39],53[79])" *) LUT4 w_ptr_gray_next_8__I_0_2_lut (.A(w_ptr_gray_next_8__N_170[8]), 
            .B(w_ptr_gray_next_8__N_171), .Z(w_ptr_gray_next[8]));
    defparam w_ptr_gray_next_8__I_0_2_lut.INIT = "0x6666";
    (* lineinfo="@0(67[39],67[54])" *) FA2 add_53_add_5_5 (.A0(GND_net), .B0(r_ptr_bin[3]), 
            .C0(GND_net), .D0(n3907), .CI0(n3907), .A1(GND_net), .B1(r_ptr_bin[4]), 
            .C1(GND_net), .D1(n6530), .CI1(n6530), .CO0(n6530), .CO1(n3909), 
            .S0(r_ptr_gray_next_8__N_188[3]), .S1(r_ptr_gray_next_8__N_188[4]));
    defparam add_53_add_5_5.INIT0 = "0xc33c";
    defparam add_53_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@0(67[39],67[54])" *) FA2 add_53_add_5_3 (.A0(GND_net), .B0(r_ptr_bin[1]), 
            .C0(GND_net), .D0(n3905), .CI0(n3905), .A1(GND_net), .B1(r_ptr_bin[2]), 
            .C1(GND_net), .D1(n6467), .CI1(n6467), .CO0(n6467), .CO1(n3907), 
            .S0(r_ptr_gray_next_8__N_188[1]), .S1(r_ptr_gray_next_8__N_188[2]));
    defparam add_53_add_5_3.INIT0 = "0xc33c";
    defparam add_53_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_8__I_14_2_lut (.A(r_ptr_gray_next_8__N_188[1]), 
            .B(r_ptr_gray_next_8__N_188[2]), .Z(r_ptr_gray_next[1]));
    defparam r_ptr_gray_next_8__I_14_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_8__I_13_2_lut (.A(r_ptr_gray_next_8__N_188[2]), 
            .B(r_ptr_gray_next_8__N_188[3]), .Z(r_ptr_gray_next[2]));
    defparam r_ptr_gray_next_8__I_13_2_lut.INIT = "0x6666";
    (* lineinfo="@0(67[39],67[54])" *) FA2 add_53_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(r_ptr_bin[0]), .C1(VCC_net), 
            .D1(n6464), .CI1(n6464), .CO0(n6464), .CO1(n3905), .S1(r_ptr_gray_next_0__N_204[0]));
    defparam add_53_add_5_1.INIT0 = "0xc33c";
    defparam add_53_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_8__I_12_2_lut (.A(r_ptr_gray_next_8__N_188[3]), 
            .B(r_ptr_gray_next_8__N_188[4]), .Z(r_ptr_gray_next[3]));
    defparam r_ptr_gray_next_8__I_12_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_8__I_11_2_lut (.A(r_ptr_gray_next_8__N_188[4]), 
            .B(r_ptr_gray_next_8__N_188[5]), .Z(r_ptr_gray_next[4]));
    defparam r_ptr_gray_next_8__I_11_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_8__I_10_2_lut (.A(r_ptr_gray_next_8__N_188[5]), 
            .B(r_ptr_gray_next_8__N_188[6]), .Z(r_ptr_gray_next[5]));
    defparam r_ptr_gray_next_8__I_10_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_8__I_9_2_lut (.A(r_ptr_gray_next_8__N_188[6]), 
            .B(r_ptr_gray_next_8__N_188[7]), .Z(r_ptr_gray_next[6]));
    defparam r_ptr_gray_next_8__I_9_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i12 (.D(n2026), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[12]));
    defparam read_data__i0_i12.REGSET = "RESET";
    defparam read_data__i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i13 (.D(n2025), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[13]));
    defparam read_data__i0_i13.REGSET = "RESET";
    defparam read_data__i0_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_8__I_8_2_lut (.A(r_ptr_gray_next_8__N_188[7]), 
            .B(r_ptr_gray_next_8__N_188[8]), .Z(r_ptr_gray_next[7]));
    defparam r_ptr_gray_next_8__I_8_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(67[39],67[79])" *) LUT4 r_ptr_gray_next_8__I_0_2_lut (.A(r_ptr_gray_next_8__N_188[8]), 
            .B(r_ptr_gray_next_8__N_189), .Z(r_ptr_gray_next[8]));
    defparam r_ptr_gray_next_8__I_0_2_lut.INIT = "0x6666";
    (* lineinfo="@0(53[39],53[54])" *) FA2 add_52_add_5_9 (.A0(GND_net), .B0(w_ptr_bin[7]), 
            .C0(GND_net), .D0(n3984), .CI0(n3984), .A1(GND_net), .B1(w_ptr_bin[8]), 
            .C1(GND_net), .D1(n6506), .CI1(n6506), .CO0(n6506), .CO1(w_ptr_gray_next_8__N_171), 
            .S0(w_ptr_gray_next_8__N_170[7]), .S1(w_ptr_gray_next_8__N_170[8]));
    defparam add_52_add_5_9.INIT0 = "0xc33c";
    defparam add_52_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@0(53[39],53[54])" *) FA2 add_52_add_5_7 (.A0(GND_net), .B0(w_ptr_bin[5]), 
            .C0(GND_net), .D0(n3982), .CI0(n3982), .A1(GND_net), .B1(w_ptr_bin[6]), 
            .C1(GND_net), .D1(n6503), .CI1(n6503), .CO0(n6503), .CO1(n3984), 
            .S0(w_ptr_gray_next_8__N_170[5]), .S1(w_ptr_gray_next_8__N_170[6]));
    defparam add_52_add_5_7.INIT0 = "0xc33c";
    defparam add_52_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@0(53[39],53[54])" *) FA2 add_52_add_5_5 (.A0(GND_net), .B0(w_ptr_bin[3]), 
            .C0(GND_net), .D0(n3980), .CI0(n3980), .A1(GND_net), .B1(w_ptr_bin[4]), 
            .C1(GND_net), .D1(n6500), .CI1(n6500), .CO0(n6500), .CO1(n3982), 
            .S0(w_ptr_gray_next_8__N_170[3]), .S1(w_ptr_gray_next_8__N_170[4]));
    defparam add_52_add_5_5.INIT0 = "0xc33c";
    defparam add_52_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@0(53[39],53[54])" *) FA2 add_52_add_5_3 (.A0(GND_net), .B0(w_ptr_bin[1]), 
            .C0(GND_net), .D0(n3978), .CI0(n3978), .A1(GND_net), .B1(w_ptr_bin[2]), 
            .C1(GND_net), .D1(n6461), .CI1(n6461), .CO0(n6461), .CO1(n3980), 
            .S0(w_ptr_gray_next_8__N_170[1]), .S1(w_ptr_gray_next_8__N_170[2]));
    defparam add_52_add_5_3.INIT0 = "0xc33c";
    defparam add_52_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@0(53[39],53[54])" *) FA2 add_52_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(w_ptr_bin[0]), .C1(VCC_net), 
            .D1(n6458), .CI1(n6458), .CO0(n6458), .CO1(n3978), .S1(w_ptr_gray_next_0__N_186[0]));
    defparam add_52_add_5_1.INIT0 = "0xc33c";
    defparam add_52_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i14 (.D(n2024), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[14]));
    defparam read_data__i0_i14.REGSET = "RESET";
    defparam read_data__i0_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 mux_446_i2_3_lut_4_lut (.A(r_ptr_bin[1]), 
            .B(r_ptr_gray_next_8__N_188[1]), .C(fifo_read_en), .D(n33), 
            .Z(r_ptr_bin_8__N_152[1]));
    defparam mux_446_i2_3_lut_4_lut.INIT = "0xcaaa";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(70[15],78[8])" *) FD1P3XZ read_data__i0_i15 (.D(n2051), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(fifo_out_data[15]));
    defparam read_data__i0_i15.REGSET = "RESET";
    defparam read_data__i0_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 mux_446_i3_3_lut_4_lut (.A(r_ptr_bin[2]), 
            .B(r_ptr_gray_next_8__N_188[2]), .C(fifo_read_en), .D(n33), 
            .Z(r_ptr_bin_8__N_152[2]));
    defparam mux_446_i3_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 mux_446_i4_3_lut_4_lut (.A(r_ptr_bin[3]), 
            .B(r_ptr_gray_next_8__N_188[3]), .C(fifo_read_en), .D(n33), 
            .Z(r_ptr_bin_8__N_152[3]));
    defparam mux_446_i4_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 mux_446_i5_3_lut_4_lut (.A(r_ptr_bin[4]), 
            .B(r_ptr_gray_next_8__N_188[4]), .C(fifo_read_en), .D(n33), 
            .Z(r_ptr_bin_8__N_152[4]));
    defparam mux_446_i5_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 mux_446_i6_3_lut_4_lut (.A(r_ptr_bin[5]), 
            .B(r_ptr_gray_next_8__N_188[5]), .C(fifo_read_en), .D(n33), 
            .Z(r_ptr_bin_8__N_152[5]));
    defparam mux_446_i6_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 mux_446_i7_3_lut_4_lut (.A(r_ptr_bin[6]), 
            .B(r_ptr_gray_next_8__N_188[6]), .C(fifo_read_en), .D(n33), 
            .Z(r_ptr_bin_8__N_152[6]));
    defparam mux_446_i7_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 mux_446_i8_3_lut_4_lut (.A(r_ptr_bin[7]), 
            .B(r_ptr_gray_next_8__N_188[7]), .C(fifo_read_en), .D(n33), 
            .Z(r_ptr_bin_8__N_152[7]));
    defparam mux_446_i8_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1524_3_lut_4_lut (.A(fifo_out_data[11]), 
            .B(n393[11]), .C(fifo_read_en), .D(n33), .Z(n2027));
    defparam i1524_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1523_3_lut_4_lut (.A(fifo_out_data[12]), 
            .B(n393[12]), .C(fifo_read_en), .D(n33), .Z(n2026));
    defparam i1523_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1522_3_lut_4_lut (.A(fifo_out_data[13]), 
            .B(n393[13]), .C(fifo_read_en), .D(n33), .Z(n2025));
    defparam i1522_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1521_3_lut_4_lut (.A(fifo_out_data[14]), 
            .B(n393[14]), .C(fifo_read_en), .D(n33), .Z(n2024));
    defparam i1521_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1548_3_lut_4_lut (.A(fifo_out_data[15]), 
            .B(n393[15]), .C(fifo_read_en), .D(n33), .Z(n2051));
    defparam i1548_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1547_3_lut_4_lut (.A(r_ptr_bin[8]), 
            .B(r_ptr_gray_next_8__N_188[8]), .C(fifo_read_en), .D(n33), 
            .Z(n2050));
    defparam i1547_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1546_3_lut_4_lut (.A(w_ptr_bin[1]), 
            .B(w_ptr_gray_next_8__N_170[1]), .C(write_en_spi), .D(n20), 
            .Z(n2049));
    defparam i1546_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1545_3_lut_4_lut (.A(w_ptr_bin[2]), 
            .B(w_ptr_gray_next_8__N_170[2]), .C(write_en_spi), .D(n20), 
            .Z(n2048));
    defparam i1545_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1544_3_lut_4_lut (.A(w_ptr_bin[3]), 
            .B(w_ptr_gray_next_8__N_170[3]), .C(write_en_spi), .D(n20), 
            .Z(n2047));
    defparam i1544_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1543_3_lut_4_lut (.A(w_ptr_bin[4]), 
            .B(w_ptr_gray_next_8__N_170[4]), .C(write_en_spi), .D(n20), 
            .Z(n2046));
    defparam i1543_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1542_3_lut_4_lut (.A(w_ptr_bin[5]), 
            .B(w_ptr_gray_next_8__N_170[5]), .C(write_en_spi), .D(n20), 
            .Z(n2045));
    defparam i1542_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1541_3_lut_4_lut (.A(w_ptr_bin[6]), 
            .B(w_ptr_gray_next_8__N_170[6]), .C(write_en_spi), .D(n20), 
            .Z(n2044));
    defparam i1541_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1539_3_lut_4_lut (.A(w_ptr_bin[8]), 
            .B(w_ptr_gray_next_8__N_170[8]), .C(write_en_spi), .D(n20), 
            .Z(n2042));
    defparam i1539_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1536_3_lut_4_lut (.A(fifo_out_data[1]), 
            .B(n393[1]), .C(fifo_read_en), .D(n33), .Z(n2039));
    defparam i1536_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1535_3_lut_4_lut (.A(fifo_out_data[2]), 
            .B(n393[2]), .C(fifo_read_en), .D(n33), .Z(n2038));
    defparam i1535_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1534_3_lut_4_lut (.A(fifo_out_data[3]), 
            .B(n393[3]), .C(fifo_read_en), .D(n33), .Z(n2037));
    defparam i1534_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1533_3_lut_4_lut (.A(fifo_out_data[0]), 
            .B(n393[0]), .C(fifo_read_en), .D(n33), .Z(n2036));
    defparam i1533_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1532_3_lut_4_lut (.A(w_ptr_bin[0]), 
            .B(w_ptr_gray_next_0__N_186[0]), .C(write_en_spi), .D(n20), 
            .Z(n2035));
    defparam i1532_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1531_3_lut_4_lut (.A(fifo_out_data[4]), 
            .B(n393[4]), .C(fifo_read_en), .D(n33), .Z(n2034));
    defparam i1531_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1530_3_lut_4_lut (.A(fifo_out_data[5]), 
            .B(n393[5]), .C(fifo_read_en), .D(n33), .Z(n2033));
    defparam i1530_3_lut_4_lut.INIT = "0xcaaa";
    (* lineinfo="@0(70[15],78[8])" *) FD1P3XZ r_ptr_bin__i8 (.D(n2050), .SP(VCC_net), 
            .CK(clk_48mhz), .SR(GND_net), .Q(r_ptr_bin[8]));
    defparam r_ptr_bin__i8.REGSET = "RESET";
    defparam r_ptr_bin__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1529_3_lut_4_lut (.A(fifo_out_data[6]), 
            .B(n393[6]), .C(fifo_read_en), .D(n33), .Z(n2032));
    defparam i1529_3_lut_4_lut.INIT = "0xcaaa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i1 (.D(n2049), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[1]));
    defparam w_ptr_bin__i0_i1.REGSET = "RESET";
    defparam w_ptr_bin__i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1528_3_lut_4_lut (.A(fifo_out_data[7]), 
            .B(n393[7]), .C(fifo_read_en), .D(n33), .Z(n2031));
    defparam i1528_3_lut_4_lut.INIT = "0xcaaa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i2 (.D(n2048), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[2]));
    defparam w_ptr_bin__i0_i2.REGSET = "RESET";
    defparam w_ptr_bin__i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i3 (.D(n2047), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[3]));
    defparam w_ptr_bin__i0_i3.REGSET = "RESET";
    defparam w_ptr_bin__i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1527_3_lut_4_lut (.A(fifo_out_data[8]), 
            .B(n393[8]), .C(fifo_read_en), .D(n33), .Z(n2030));
    defparam i1527_3_lut_4_lut.INIT = "0xcaaa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i4 (.D(n2046), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[4]));
    defparam w_ptr_bin__i0_i4.REGSET = "RESET";
    defparam w_ptr_bin__i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1526_3_lut_4_lut (.A(fifo_out_data[9]), 
            .B(n393[9]), .C(fifo_read_en), .D(n33), .Z(n2029));
    defparam i1526_3_lut_4_lut.INIT = "0xcaaa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i5 (.D(n2045), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[5]));
    defparam w_ptr_bin__i0_i5.REGSET = "RESET";
    defparam w_ptr_bin__i0_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(56[15],64[8])" *) LUT4 i1540_3_lut_4_lut (.A(w_ptr_bin[7]), 
            .B(w_ptr_gray_next_8__N_170[7]), .C(write_en_spi), .D(n20), 
            .Z(n2043));
    defparam i1540_3_lut_4_lut.INIT = "0xcaaa";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_bin__i0_i6 (.D(n2044), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_bin[6]));
    defparam w_ptr_bin__i0_i6.REGSET = "RESET";
    defparam w_ptr_bin__i0_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 i1525_3_lut_4_lut (.A(fifo_out_data[10]), 
            .B(n393[10]), .C(fifo_read_en), .D(n33), .Z(n2028));
    defparam i1525_3_lut_4_lut.INIT = "0xcaaa";
    VLO i2 (.Z(GND_net));
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@0(70[15],78[8])" *) LUT4 mux_446_i1_3_lut_4_lut (.A(r_ptr_bin[0]), 
            .B(r_ptr_gray_next_0__N_204[0]), .C(fifo_read_en), .D(n33), 
            .Z(r_ptr_bin_8__N_152[0]));
    defparam mux_446_i1_3_lut_4_lut.INIT = "0xcaaa";
    VHI i1 (.Z(VCC_net));
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=66, LSE_RLINE=69, lineinfo="@0(56[15],64[8])" *) FD1P3XZ w_ptr_gray__i0_i0 (.D(w_ptr_gray_next[0]), 
            .SP(n191), .CK(clk_48mhz), .SR(GND_net), .Q(w_ptr_gray[0]));
    defparam w_ptr_gray__i0_i0.REGSET = "RESET";
    defparam w_ptr_gray__i0_i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module mixer
//

module mixer (input [15:0]clean_sample, input clk_48mhz, output [15:0]final_mixed_sample, 
            input [15:0]bass_sample, input [7:0]mix_value);
    
    wire [16:0]hp_calc;
    (* SET_AS_NETWORK="clk_48mhz", is_clock=1, lineinfo="@7(30[11],30[20])" *) wire clk_48mhz;
    wire [15:0]high_pass_saturated;
    wire [4:0]bass_gain_factor;
    wire [29:0]mixed_sum;
    
    wire n3969, n6488, GND_net;
    wire [16:0]hp_calc_16__N_335;
    
    wire n3971, n3967, n6485, n3886, n6713;
    wire [29:0]n63;
    wire [29:0]n125;
    
    wire n3888;
    wire [29:0]mixed_sum_29__N_656;
    
    wire n3922, n6680;
    wire [20:0]n841;
    wire [14:0]n863;
    
    wire n3924;
    wire [29:0]n157;
    
    wire n3884, n6710, n3920, n6677, n3882, n6707;
    wire [24:0]n100;
    
    wire n3880, n6704, n3866, n6542, n3868, n3965, n6482;
    wire [15:0]n218;
    
    wire n216, n6539, n3918, n6674;
    wire [24:0]n126;
    
    wire n3878, n6701;
    wire [7:0]n91;
    
    wire n6, n2804, n6_adj_774, n3963, n6479, n3961, n6476, n3876, 
        n6698, n6473, VCC_net, n3916, n6671, n3914, n6668, n6665, 
        n3874, n6554, n4929, n3932, n6695, n3930, n6692, n3894, 
        n6725, n3928, n6689, n3892, n6722, n3926, n6686, n3890, 
        n6719, n3872, n6551, n3870, n6548, n3975, n6497, n6545, 
        n6683, n3973, n6494, n6716, n6491;
    
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_12 (.A0(GND_net), 
            .B0(clean_sample[10]), .C0(hp_calc_16__N_335[10]), .D0(n3969), 
            .CI0(n3969), .A1(GND_net), .B1(clean_sample[11]), .C1(hp_calc_16__N_335[11]), 
            .D1(n6488), .CI1(n6488), .CO0(n6488), .CO1(n3971), .S0(hp_calc[10]), 
            .S1(hp_calc[11]));
    defparam clean_sample_15__I_0_12.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_12.INIT1 = "0xc33c";
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_10 (.A0(GND_net), 
            .B0(clean_sample[8]), .C0(hp_calc_16__N_335[8]), .D0(n3967), 
            .CI0(n3967), .A1(GND_net), .B1(clean_sample[9]), .C1(hp_calc_16__N_335[9]), 
            .D1(n6485), .CI1(n6485), .CO0(n6485), .CO1(n3969), .S0(hp_calc[8]), 
            .S1(hp_calc[9]));
    defparam clean_sample_15__I_0_10.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_10.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_23 (.A0(GND_net), 
            .B0(n63[21]), .C0(n125[21]), .D0(n3886), .CI0(n3886), .A1(GND_net), 
            .B1(n63[22]), .C1(n125[22]), .D1(n6713), .CI1(n6713), .CO0(n6713), 
            .CO1(n3888), .S0(mixed_sum_29__N_656[21]), .S1(mixed_sum_29__N_656[22]));
    defparam mixed_sum_res1_add_5_23.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_23.INIT1 = "0xc33c";
    FA2 add_527_add_5_11 (.A0(GND_net), .B0(n841[9]), .C0(n863[14]), .D0(n3922), 
        .CI0(n3922), .A1(GND_net), .B1(n841[10]), .C1(n863[14]), .D1(n6680), 
        .CI1(n6680), .CO0(n6680), .CO1(n3924), .S0(n157[18]), .S1(n157[19]));
    defparam add_527_add_5_11.INIT0 = "0xc33c";
    defparam add_527_add_5_11.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_21 (.A0(GND_net), 
            .B0(n63[19]), .C0(n125[19]), .D0(n3884), .CI0(n3884), .A1(GND_net), 
            .B1(n63[20]), .C1(n125[20]), .D1(n6710), .CI1(n6710), .CO0(n6710), 
            .CO1(n3886), .S0(mixed_sum_29__N_656[19]), .S1(mixed_sum_29__N_656[20]));
    defparam mixed_sum_res1_add_5_21.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_21.INIT1 = "0xc33c";
    FA2 add_527_add_5_9 (.A0(GND_net), .B0(n841[7]), .C0(n863[14]), .D0(n3920), 
        .CI0(n3920), .A1(GND_net), .B1(n841[8]), .C1(n863[14]), .D1(n6677), 
        .CI1(n6677), .CO0(n6677), .CO1(n3922), .S0(n157[16]), .S1(n157[17]));
    defparam add_527_add_5_9.INIT0 = "0xc33c";
    defparam add_527_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_19 (.A0(GND_net), 
            .B0(n63[17]), .C0(n125[17]), .D0(n3882), .CI0(n3882), .A1(GND_net), 
            .B1(n63[18]), .C1(n125[18]), .D1(n6707), .CI1(n6707), .CO0(n6707), 
            .CO1(n3884), .S0(mixed_sum_29__N_656[17]), .S1(mixed_sum_29__N_656[18]));
    defparam mixed_sum_res1_add_5_19.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_19.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i0 (.D(n218[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[0]));
    defparam mixed_out_i0.REGSET = "SET";
    defparam mixed_out_i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_17 (.A0(GND_net), 
            .B0(n63[15]), .C0(n125[15]), .D0(n3880), .CI0(n3880), .A1(GND_net), 
            .B1(n63[16]), .C1(n125[16]), .D1(n6704), .CI1(n6704), .CO0(n6704), 
            .CO1(n3882), .S0(mixed_sum_29__N_656[15]), .S1(mixed_sum_29__N_656[16]));
    defparam mixed_sum_res1_add_5_17.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_3 (.A0(GND_net), 
            .B0(n63[1]), .C0(n125[1]), .D0(n3866), .CI0(n3866), .A1(GND_net), 
            .B1(n63[2]), .C1(n125[2]), .D1(n6542), .CI1(n6542), .CO0(n6542), 
            .CO1(n3868));
    defparam mixed_sum_res1_add_5_3.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_8 (.A0(GND_net), 
            .B0(clean_sample[6]), .C0(hp_calc_16__N_335[6]), .D0(n3965), 
            .CI0(n3965), .A1(GND_net), .B1(clean_sample[7]), .C1(hp_calc_16__N_335[7]), 
            .D1(n6482), .CI1(n6482), .CO0(n6482), .CO1(n3967), .S0(hp_calc[6]), 
            .S1(hp_calc[7]));
    defparam clean_sample_15__I_0_8.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_8.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i0 (.D(n863[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[0]));
    defparam mixed_sum_res1_e1_i0_i0.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n63[0]), .C1(n125[0]), 
            .D1(n6539), .CI1(n6539), .CO0(n6539), .CO1(n3866));
    defparam mixed_sum_res1_add_5_1.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_1.INIT1 = "0xc33c";
    FA2 add_527_add_5_7 (.A0(GND_net), .B0(n841[5]), .C0(n863[14]), .D0(n3918), 
        .CI0(n3918), .A1(GND_net), .B1(n841[6]), .C1(n863[14]), .D1(n6674), 
        .CI1(n6674), .CO0(n6674), .CO1(n3920), .S0(n157[14]), .S1(n157[15]));
    defparam add_527_add_5_7.INIT0 = "0xc33c";
    defparam add_527_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@3(53[24],53[64])" *) MAC16 mult_12 (.CLK(GND_net), .CE(GND_net), 
            .C15(GND_net), .C14(GND_net), .C13(GND_net), .C12(GND_net), 
            .C11(GND_net), .C10(GND_net), .C9(GND_net), .C8(GND_net), 
            .C7(GND_net), .C6(GND_net), .C5(GND_net), .C4(GND_net), 
            .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
            .A15(bass_sample[15]), .A14(bass_sample[14]), .A13(bass_sample[13]), 
            .A12(bass_sample[12]), .A11(bass_sample[11]), .A10(bass_sample[10]), 
            .A9(bass_sample[9]), .A8(bass_sample[8]), .A7(bass_sample[7]), 
            .A6(bass_sample[6]), .A5(bass_sample[5]), .A4(bass_sample[4]), 
            .A3(bass_sample[3]), .A2(bass_sample[2]), .A1(bass_sample[1]), 
            .A0(bass_sample[0]), .B15(GND_net), .B14(GND_net), .B13(GND_net), 
            .B12(GND_net), .B11(GND_net), .B10(GND_net), .B9(GND_net), 
            .B8(GND_net), .B7(mix_value[7]), .B6(mix_value[6]), .B5(mix_value[5]), 
            .B4(mix_value[4]), .B3(mix_value[3]), .B2(mix_value[2]), .B1(mix_value[1]), 
            .B0(mix_value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O24(n126[24]), .O23(n126[23]), .O22(n126[22]), .O21(n126[21]), 
            .O20(n126[20]), .O19(n126[19]), .O18(n126[18]), .O17(n126[17]), 
            .O16(n126[16]), .O15(n126[15]), .O14(n126[14]), .O13(n126[13]), 
            .O12(n126[12]), .O11(n126[11]), .O10(n126[10]), .O9(n126[9]), 
            .O8(n126[8]), .O7(n126[7]), .O6(n126[6]), .O5(n126[5]), 
            .O4(n126[4]), .O3(n126[3]), .O2(n126[2]), .O1(n126[1]), 
            .O0(n126[0]));
    defparam mult_12.NEG_TRIGGER = "0b0";
    defparam mult_12.A_REG = "0b0";
    defparam mult_12.B_REG = "0b0";
    defparam mult_12.C_REG = "0b0";
    defparam mult_12.D_REG = "0b0";
    defparam mult_12.TOP_8x8_MULT_REG = "0b0";
    defparam mult_12.BOT_8x8_MULT_REG = "0b0";
    defparam mult_12.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_12.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_12.TOPOUTPUT_SELECT = "0b11";
    defparam mult_12.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_12.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_12.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_12.BOTOUTPUT_SELECT = "0b11";
    defparam mult_12.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_12.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_12.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_12.MODE_8x8 = "0b0";
    defparam mult_12.A_SIGNED = "0b1";
    defparam mult_12.B_SIGNED = "0b1";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_15 (.A0(GND_net), 
            .B0(n63[13]), .C0(n125[13]), .D0(n3878), .CI0(n3878), .A1(GND_net), 
            .B1(n63[14]), .C1(n125[14]), .D1(n6701), .CI1(n6701), .CO0(n6701), 
            .CO1(n3880), .S0(mixed_sum_29__N_656[13]), .S1(mixed_sum_29__N_656[14]));
    defparam mixed_sum_res1_add_5_15.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@3(49[24],49[73])" *) MAC16 mult_11 (.CLK(GND_net), .CE(GND_net), 
            .C15(GND_net), .C14(GND_net), .C13(GND_net), .C12(GND_net), 
            .C11(GND_net), .C10(GND_net), .C9(GND_net), .C8(GND_net), 
            .C7(GND_net), .C6(GND_net), .C5(GND_net), .C4(GND_net), 
            .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
            .A15(high_pass_saturated[15]), .A14(high_pass_saturated[14]), 
            .A13(high_pass_saturated[13]), .A12(high_pass_saturated[12]), 
            .A11(high_pass_saturated[11]), .A10(high_pass_saturated[10]), 
            .A9(high_pass_saturated[9]), .A8(high_pass_saturated[8]), .A7(high_pass_saturated[7]), 
            .A6(high_pass_saturated[6]), .A5(high_pass_saturated[5]), .A4(high_pass_saturated[4]), 
            .A3(high_pass_saturated[3]), .A2(high_pass_saturated[2]), .A1(high_pass_saturated[1]), 
            .A0(high_pass_saturated[0]), .B15(GND_net), .B14(GND_net), 
            .B13(GND_net), .B12(GND_net), .B11(GND_net), .B10(GND_net), 
            .B9(GND_net), .B8(GND_net), .B7(bass_gain_factor[2]), .B6(n91[6]), 
            .B5(n91[5]), .B4(n91[4]), .B3(n91[3]), .B2(n91[2]), .B1(n91[1]), 
            .B0(n91[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
            .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
            .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), 
            .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
            .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
            .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), 
            .ORSTBOT(GND_net), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
            .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
            .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
            .O24(n100[24]), .O23(n100[23]), .O22(n100[22]), .O21(n100[21]), 
            .O20(n100[20]), .O19(n100[19]), .O18(n100[18]), .O17(n100[17]), 
            .O16(n100[16]), .O15(n100[15]), .O14(n100[14]), .O13(n100[13]), 
            .O12(n100[12]), .O11(n100[11]), .O10(n100[10]), .O9(n100[9]), 
            .O8(n100[8]), .O7(n100[7]), .O6(n100[6]), .O5(n100[5]), 
            .O4(n100[4]), .O3(n100[3]), .O2(n100[2]), .O1(n100[1]), 
            .O0(n100[0]));
    defparam mult_11.NEG_TRIGGER = "0b0";
    defparam mult_11.A_REG = "0b0";
    defparam mult_11.B_REG = "0b0";
    defparam mult_11.C_REG = "0b0";
    defparam mult_11.D_REG = "0b0";
    defparam mult_11.TOP_8x8_MULT_REG = "0b0";
    defparam mult_11.BOT_8x8_MULT_REG = "0b0";
    defparam mult_11.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_11.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_11.TOPOUTPUT_SELECT = "0b11";
    defparam mult_11.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_11.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_11.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_11.BOTOUTPUT_SELECT = "0b11";
    defparam mult_11.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_11.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_11.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_11.MODE_8x8 = "0b0";
    defparam mult_11.A_SIGNED = "0b1";
    defparam mult_11.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(mixed_sum[28]), .B(mixed_sum[27]), 
            .Z(n6));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut (.A(mixed_sum[29]), 
            .B(mixed_sum[25]), .C(n6), .D(mixed_sum[26]), .Z(n2804));
    defparam i1_4_lut.INIT = "0xd555";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut_adj_31 (.A(mixed_sum[27]), 
            .B(mixed_sum[25]), .Z(n6_adj_774));
    defparam i2_2_lut_adj_31.INIT = "0xeeee";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))", lineinfo="@3(64[13],64[33])" *) LUT4 i2310_4_lut (.A(mixed_sum[28]), 
            .B(mixed_sum[29]), .C(n6_adj_774), .D(mixed_sum[26]), .Z(n216));
    defparam i2310_4_lut.INIT = "0x3332";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2302_2_lut (.A(mixed_sum[10]), 
            .B(n2804), .Z(n218[0]));
    defparam i2302_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i1 (.D(mixed_sum_29__N_656[10]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[10]));
    defparam mixed_sum_res1_e3__i1.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_6 (.A0(GND_net), 
            .B0(clean_sample[4]), .C0(hp_calc_16__N_335[4]), .D0(n3963), 
            .CI0(n3963), .A1(GND_net), .B1(clean_sample[5]), .C1(hp_calc_16__N_335[5]), 
            .D1(n6479), .CI1(n6479), .CO0(n6479), .CO1(n3965), .S0(hp_calc[4]), 
            .S1(hp_calc[5]));
    defparam clean_sample_15__I_0_6.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_6.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i2 (.D(n100[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[1]));
    defparam mixed_sum_res1_e2__i2.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_4 (.A0(GND_net), 
            .B0(clean_sample[2]), .C0(hp_calc_16__N_335[2]), .D0(n3961), 
            .CI0(n3961), .A1(GND_net), .B1(clean_sample[3]), .C1(hp_calc_16__N_335[3]), 
            .D1(n6476), .CI1(n6476), .CO0(n6476), .CO1(n3963), .S0(hp_calc[2]), 
            .S1(hp_calc[3]));
    defparam clean_sample_15__I_0_4.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_4.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i8_1_lut (.A(bass_sample[7]), 
            .Z(hp_calc_16__N_335[7]));
    defparam sub_3_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i7_1_lut (.A(bass_sample[6]), 
            .Z(hp_calc_16__N_335[6]));
    defparam sub_3_inv_0_i7_1_lut.INIT = "0x5555";
    MAC16 mult_526 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(n126[8]), 
          .A7(n126[7]), .A6(n126[6]), .A5(n126[5]), .A4(n126[4]), .A3(n126[3]), 
          .A2(n126[2]), .A1(n126[1]), .A0(n126[0]), .B15(GND_net), .B14(GND_net), 
          .B13(GND_net), .B12(GND_net), .B11(GND_net), .B10(GND_net), 
          .B9(GND_net), .B8(GND_net), .B7(GND_net), .B6(GND_net), .B5(GND_net), 
          .B4(GND_net), .B3(mix_value[7]), .B2(bass_gain_factor[2]), .B1(mix_value[6]), 
          .B0(mix_value[5]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O14(n863[14]), .O13(n863[13]), .O12(n863[12]), 
          .O11(n863[11]), .O10(n863[10]), .O9(n863[9]), .O8(n863[8]), 
          .O7(n863[7]), .O6(n863[6]), .O5(n863[5]), .O4(n863[4]), .O3(n863[3]), 
          .O2(n863[2]), .O1(n863[1]), .O0(n863[0]));
    defparam mult_526.NEG_TRIGGER = "0b0";
    defparam mult_526.A_REG = "0b0";
    defparam mult_526.B_REG = "0b0";
    defparam mult_526.C_REG = "0b0";
    defparam mult_526.D_REG = "0b0";
    defparam mult_526.TOP_8x8_MULT_REG = "0b0";
    defparam mult_526.BOT_8x8_MULT_REG = "0b0";
    defparam mult_526.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_526.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_526.TOPOUTPUT_SELECT = "0b11";
    defparam mult_526.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_526.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_526.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_526.BOTOUTPUT_SELECT = "0b11";
    defparam mult_526.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_526.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_526.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_526.MODE_8x8 = "0b0";
    defparam mult_526.A_SIGNED = "0b1";
    defparam mult_526.B_SIGNED = "0b1";
    MAC16 mult_525 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(n126[24]), .A14(n126[23]), .A13(n126[22]), .A12(n126[21]), 
          .A11(n126[20]), .A10(n126[19]), .A9(n126[18]), .A8(n126[17]), 
          .A7(n126[16]), .A6(n126[15]), .A5(n126[14]), .A4(n126[13]), 
          .A3(n126[12]), .A2(n126[11]), .A1(n126[10]), .A0(n126[9]), 
          .B15(GND_net), .B14(GND_net), .B13(GND_net), .B12(GND_net), 
          .B11(GND_net), .B10(GND_net), .B9(GND_net), .B8(GND_net), 
          .B7(GND_net), .B6(GND_net), .B5(GND_net), .B4(GND_net), .B3(mix_value[7]), 
          .B2(bass_gain_factor[2]), .B1(mix_value[6]), .B0(mix_value[5]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O20(n841[20]), .O19(n841[19]), .O18(n841[18]), 
          .O17(n841[17]), .O16(n841[16]), .O15(n841[15]), .O14(n841[14]), 
          .O13(n841[13]), .O12(n841[12]), .O11(n841[11]), .O10(n841[10]), 
          .O9(n841[9]), .O8(n841[8]), .O7(n841[7]), .O6(n841[6]), .O5(n841[5]), 
          .O4(n841[4]), .O3(n841[3]), .O2(n841[2]), .O1(n841[1]), .O0(n841[0]));
    defparam mult_525.NEG_TRIGGER = "0b0";
    defparam mult_525.A_REG = "0b0";
    defparam mult_525.B_REG = "0b0";
    defparam mult_525.C_REG = "0b0";
    defparam mult_525.D_REG = "0b0";
    defparam mult_525.TOP_8x8_MULT_REG = "0b0";
    defparam mult_525.BOT_8x8_MULT_REG = "0b0";
    defparam mult_525.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_525.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_525.TOPOUTPUT_SELECT = "0b11";
    defparam mult_525.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_525.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_525.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_525.BOTOUTPUT_SELECT = "0b11";
    defparam mult_525.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_525.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_525.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_525.MODE_8x8 = "0b0";
    defparam mult_525.A_SIGNED = "0b1";
    defparam mult_525.B_SIGNED = "0b1";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_13 (.A0(GND_net), 
            .B0(n63[11]), .C0(n125[11]), .D0(n3876), .CI0(n3876), .A1(GND_net), 
            .B1(n63[12]), .C1(n125[12]), .D1(n6698), .CI1(n6698), .CO0(n6698), 
            .CO1(n3878), .S0(mixed_sum_29__N_656[11]), .S1(mixed_sum_29__N_656[12]));
    defparam mixed_sum_res1_add_5_13.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_13.INIT1 = "0xc33c";
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_2 (.A0(GND_net), 
            .B0(clean_sample[0]), .C0(hp_calc_16__N_335[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(clean_sample[1]), .C1(hp_calc_16__N_335[1]), 
            .D1(n6473), .CI1(n6473), .CO0(n6473), .CO1(n3961), .S0(hp_calc[0]), 
            .S1(hp_calc[1]));
    defparam clean_sample_15__I_0_2.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i3 (.D(n100[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[2]));
    defparam mixed_sum_res1_e2__i3.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i4 (.D(n100[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[3]));
    defparam mixed_sum_res1_e2__i4.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i5 (.D(n100[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[4]));
    defparam mixed_sum_res1_e2__i5.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i6 (.D(n100[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[5]));
    defparam mixed_sum_res1_e2__i6.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i7 (.D(n100[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[6]));
    defparam mixed_sum_res1_e2__i7.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i8 (.D(n100[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[7]));
    defparam mixed_sum_res1_e2__i8.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i9 (.D(n100[8]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[8]));
    defparam mixed_sum_res1_e2__i9.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i10 (.D(n100[9]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[9]));
    defparam mixed_sum_res1_e2__i10.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i11 (.D(n100[10]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[10]));
    defparam mixed_sum_res1_e2__i11.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i12 (.D(n100[11]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[11]));
    defparam mixed_sum_res1_e2__i12.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i13 (.D(n100[12]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[12]));
    defparam mixed_sum_res1_e2__i13.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i14 (.D(n100[13]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[13]));
    defparam mixed_sum_res1_e2__i14.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i15 (.D(n100[14]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[14]));
    defparam mixed_sum_res1_e2__i15.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i16 (.D(n100[15]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[15]));
    defparam mixed_sum_res1_e2__i16.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i17 (.D(n100[16]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[16]));
    defparam mixed_sum_res1_e2__i17.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i18 (.D(n100[17]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[17]));
    defparam mixed_sum_res1_e2__i18.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i19 (.D(n100[18]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[18]));
    defparam mixed_sum_res1_e2__i19.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i20 (.D(n100[19]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[19]));
    defparam mixed_sum_res1_e2__i20.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i21 (.D(n100[20]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[20]));
    defparam mixed_sum_res1_e2__i21.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i22 (.D(n100[21]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[21]));
    defparam mixed_sum_res1_e2__i22.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i23 (.D(n100[22]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[22]));
    defparam mixed_sum_res1_e2__i23.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i24 (.D(n100[23]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[23]));
    defparam mixed_sum_res1_e2__i24.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i25 (.D(n100[24]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[29]));
    defparam mixed_sum_res1_e2__i25.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i1 (.D(n218[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[1]));
    defparam mixed_out_i1.REGSET = "SET";
    defparam mixed_out_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i2_1_lut (.A(bass_sample[1]), 
            .Z(hp_calc_16__N_335[1]));
    defparam sub_3_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i10_1_lut (.A(bass_sample[9]), 
            .Z(hp_calc_16__N_335[9]));
    defparam sub_3_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i1_1_lut (.A(bass_sample[0]), 
            .Z(hp_calc_16__N_335[0]));
    defparam sub_3_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i9_1_lut (.A(bass_sample[8]), 
            .Z(hp_calc_16__N_335[8]));
    defparam sub_3_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i14_1_lut (.A(bass_sample[13]), 
            .Z(hp_calc_16__N_335[13]));
    defparam sub_3_inv_0_i14_1_lut.INIT = "0x5555";
    FA2 add_527_add_5_5 (.A0(GND_net), .B0(n841[3]), .C0(n863[12]), .D0(n3916), 
        .CI0(n3916), .A1(GND_net), .B1(n841[4]), .C1(n863[13]), .D1(n6671), 
        .CI1(n6671), .CO0(n6671), .CO1(n3918), .S0(n157[12]), .S1(n157[13]));
    defparam add_527_add_5_5.INIT0 = "0xc33c";
    defparam add_527_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i13_1_lut (.A(bass_sample[12]), 
            .Z(hp_calc_16__N_335[12]));
    defparam sub_3_inv_0_i13_1_lut.INIT = "0x5555";
    FA2 add_527_add_5_3 (.A0(GND_net), .B0(n841[1]), .C0(n863[10]), .D0(n3914), 
        .CI0(n3914), .A1(GND_net), .B1(n841[2]), .C1(n863[11]), .D1(n6668), 
        .CI1(n6668), .CO0(n6668), .CO1(n3916), .S0(n157[10]), .S1(n157[11]));
    defparam add_527_add_5_3.INIT0 = "0xc33c";
    defparam add_527_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i15_1_lut (.A(bass_sample[14]), 
            .Z(hp_calc_16__N_335[14]));
    defparam sub_3_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i12_1_lut (.A(bass_sample[11]), 
            .Z(hp_calc_16__N_335[11]));
    defparam sub_3_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i11_1_lut (.A(bass_sample[10]), 
            .Z(hp_calc_16__N_335[10]));
    defparam sub_3_inv_0_i11_1_lut.INIT = "0x5555";
    FA2 add_527_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n841[0]), .C1(n863[9]), .D1(n6665), .CI1(n6665), .CO0(n6665), 
        .CO1(n3914), .S1(n157[9]));
    defparam add_527_add_5_1.INIT0 = "0xc33c";
    defparam add_527_add_5_1.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_11 (.A0(GND_net), 
            .B0(n63[9]), .C0(n125[9]), .D0(n3874), .CI0(n3874), .A1(GND_net), 
            .B1(n63[10]), .C1(n125[10]), .D1(n6554), .CI1(n6554), .CO0(n6554), 
            .CO1(n3876), .S1(mixed_sum_29__N_656[10]));
    defparam mixed_sum_res1_add_5_11.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i2 (.D(n218[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[2]));
    defparam mixed_out_i2.REGSET = "SET";
    defparam mixed_out_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i3 (.D(n218[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[3]));
    defparam mixed_out_i3.REGSET = "SET";
    defparam mixed_out_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i4 (.D(n218[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[4]));
    defparam mixed_out_i4.REGSET = "SET";
    defparam mixed_out_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i5 (.D(n218[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[5]));
    defparam mixed_out_i5.REGSET = "SET";
    defparam mixed_out_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i6 (.D(n218[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[6]));
    defparam mixed_out_i6.REGSET = "SET";
    defparam mixed_out_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i7 (.D(n218[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[7]));
    defparam mixed_out_i7.REGSET = "SET";
    defparam mixed_out_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i8 (.D(n218[8]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[8]));
    defparam mixed_out_i8.REGSET = "SET";
    defparam mixed_out_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i9 (.D(n218[9]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[9]));
    defparam mixed_out_i9.REGSET = "SET";
    defparam mixed_out_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i10 (.D(n218[10]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[10]));
    defparam mixed_out_i10.REGSET = "SET";
    defparam mixed_out_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i11 (.D(n218[11]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[11]));
    defparam mixed_out_i11.REGSET = "SET";
    defparam mixed_out_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i12 (.D(n218[12]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[12]));
    defparam mixed_out_i12.REGSET = "SET";
    defparam mixed_out_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i13 (.D(n218[13]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[13]));
    defparam mixed_out_i13.REGSET = "SET";
    defparam mixed_out_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i14 (.D(n218[14]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[14]));
    defparam mixed_out_i14.REGSET = "SET";
    defparam mixed_out_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(46[15],67[8])" *) FD1P3XZ mixed_out_i15 (.D(n4929), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(n216), .Q(final_mixed_sample[15]));
    defparam mixed_out_i15.REGSET = "RESET";
    defparam mixed_out_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i1 (.D(n863[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[1]));
    defparam mixed_sum_res1_e1_i0_i1.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i2 (.D(n863[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[2]));
    defparam mixed_sum_res1_e1_i0_i2.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i3 (.D(n863[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[3]));
    defparam mixed_sum_res1_e1_i0_i3.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i17_1_lut (.A(bass_sample[15]), 
            .Z(hp_calc_16__N_335[16]));
    defparam sub_3_inv_0_i17_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i4 (.D(n863[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[4]));
    defparam mixed_sum_res1_e1_i0_i4.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i5 (.D(n863[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[5]));
    defparam mixed_sum_res1_e1_i0_i5.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i6 (.D(n863[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[6]));
    defparam mixed_sum_res1_e1_i0_i6.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i7 (.D(n863[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[7]));
    defparam mixed_sum_res1_e1_i0_i7.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i8 (.D(n863[8]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[8]));
    defparam mixed_sum_res1_e1_i0_i8.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i9 (.D(n157[9]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[9]));
    defparam mixed_sum_res1_e1_i0_i9.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i10 (.D(n157[10]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[10]));
    defparam mixed_sum_res1_e1_i0_i10.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i11 (.D(n157[11]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[11]));
    defparam mixed_sum_res1_e1_i0_i11.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i12 (.D(n157[12]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[12]));
    defparam mixed_sum_res1_e1_i0_i12.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i13 (.D(n157[13]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[13]));
    defparam mixed_sum_res1_e1_i0_i13.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i14 (.D(n157[14]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[14]));
    defparam mixed_sum_res1_e1_i0_i14.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i15 (.D(n157[15]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[15]));
    defparam mixed_sum_res1_e1_i0_i15.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i16 (.D(n157[16]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[16]));
    defparam mixed_sum_res1_e1_i0_i16.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i17 (.D(n157[17]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[17]));
    defparam mixed_sum_res1_e1_i0_i17.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i18 (.D(n157[18]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[18]));
    defparam mixed_sum_res1_e1_i0_i18.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i19 (.D(n157[19]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[19]));
    defparam mixed_sum_res1_e1_i0_i19.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i20 (.D(n157[20]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[20]));
    defparam mixed_sum_res1_e1_i0_i20.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i21 (.D(n157[21]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[21]));
    defparam mixed_sum_res1_e1_i0_i21.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i22 (.D(n157[22]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[22]));
    defparam mixed_sum_res1_e1_i0_i22.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i23 (.D(n157[23]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[23]));
    defparam mixed_sum_res1_e1_i0_i23.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i24 (.D(n157[24]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[24]));
    defparam mixed_sum_res1_e1_i0_i24.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i25 (.D(n157[25]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[25]));
    defparam mixed_sum_res1_e1_i0_i25.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i26 (.D(n157[26]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[26]));
    defparam mixed_sum_res1_e1_i0_i26.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i27 (.D(n157[27]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[27]));
    defparam mixed_sum_res1_e1_i0_i27.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i28 (.D(n157[28]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[28]));
    defparam mixed_sum_res1_e1_i0_i28.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e1_i0_i29 (.D(n157[29]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n63[29]));
    defparam mixed_sum_res1_e1_i0_i29.REGSET = "RESET";
    defparam mixed_sum_res1_e1_i0_i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i2 (.D(mixed_sum_29__N_656[11]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[11]));
    defparam mixed_sum_res1_e3__i2.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i3 (.D(mixed_sum_29__N_656[12]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[12]));
    defparam mixed_sum_res1_e3__i3.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i4 (.D(mixed_sum_29__N_656[13]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[13]));
    defparam mixed_sum_res1_e3__i4.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i5 (.D(mixed_sum_29__N_656[14]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[14]));
    defparam mixed_sum_res1_e3__i5.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i6 (.D(mixed_sum_29__N_656[15]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[15]));
    defparam mixed_sum_res1_e3__i6.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i7 (.D(mixed_sum_29__N_656[16]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[16]));
    defparam mixed_sum_res1_e3__i7.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i8 (.D(mixed_sum_29__N_656[17]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[17]));
    defparam mixed_sum_res1_e3__i8.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i9 (.D(mixed_sum_29__N_656[18]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[18]));
    defparam mixed_sum_res1_e3__i9.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i10 (.D(mixed_sum_29__N_656[19]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[19]));
    defparam mixed_sum_res1_e3__i10.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i11 (.D(mixed_sum_29__N_656[20]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[20]));
    defparam mixed_sum_res1_e3__i11.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i12 (.D(mixed_sum_29__N_656[21]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[21]));
    defparam mixed_sum_res1_e3__i12.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i13 (.D(mixed_sum_29__N_656[22]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[22]));
    defparam mixed_sum_res1_e3__i13.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i14 (.D(mixed_sum_29__N_656[23]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[23]));
    defparam mixed_sum_res1_e3__i14.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i15 (.D(mixed_sum_29__N_656[24]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[24]));
    defparam mixed_sum_res1_e3__i15.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i16 (.D(mixed_sum_29__N_656[25]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[25]));
    defparam mixed_sum_res1_e3__i16.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i17 (.D(mixed_sum_29__N_656[26]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[26]));
    defparam mixed_sum_res1_e3__i17.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i18 (.D(mixed_sum_29__N_656[27]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[27]));
    defparam mixed_sum_res1_e3__i18.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i19 (.D(mixed_sum_29__N_656[28]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[28]));
    defparam mixed_sum_res1_e3__i19.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e3__i20 (.D(mixed_sum_29__N_656[29]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(mixed_sum[29]));
    defparam mixed_sum_res1_e3__i20.REGSET = "RESET";
    defparam mixed_sum_res1_e3__i20.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i4_1_lut (.A(bass_sample[3]), 
            .Z(hp_calc_16__N_335[3]));
    defparam sub_3_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i3_1_lut (.A(bass_sample[2]), 
            .Z(hp_calc_16__N_335[2]));
    defparam sub_3_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i6_1_lut (.A(bass_sample[5]), 
            .Z(hp_calc_16__N_335[5]));
    defparam sub_3_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(23[19],23[41])" *) LUT4 sub_3_inv_0_i5_1_lut (.A(bass_sample[4]), 
            .Z(hp_calc_16__N_335[4]));
    defparam sub_3_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(44[31],44[47])" *) LUT4 mix_value_7__I_0_1_lut (.A(mix_value[7]), 
            .Z(bass_gain_factor[2]));
    defparam mix_value_7__I_0_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(49[61],49[71])" *) LUT4 inv_10_i7_1_lut (.A(mix_value[6]), 
            .Z(n91[6]));
    defparam inv_10_i7_1_lut.INIT = "0x5555";
    FA2 add_527_add_5_21 (.A0(GND_net), .B0(n841[19]), .C0(n863[14]), 
        .D0(n3932), .CI0(n3932), .A1(GND_net), .B1(n841[20]), .C1(n863[14]), 
        .D1(n6695), .CI1(n6695), .CO0(n6695), .S0(n157[28]), .S1(n157[29]));
    defparam add_527_add_5_21.INIT0 = "0xc33c";
    defparam add_527_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@3(49[61],49[71])" *) LUT4 inv_10_i6_1_lut (.A(mix_value[5]), 
            .Z(n91[5]));
    defparam inv_10_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(49[61],49[71])" *) LUT4 inv_10_i5_1_lut (.A(mix_value[4]), 
            .Z(n91[4]));
    defparam inv_10_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@3(49[61],49[71])" *) LUT4 inv_10_i4_1_lut (.A(mix_value[3]), 
            .Z(n91[3]));
    defparam inv_10_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A)", lineinfo="@3(26[13],26[28])" *) LUT4 i2358_3_lut_1_lut (.A(hp_calc[16]), 
            .Z(high_pass_saturated[15]));
    defparam i2358_3_lut_1_lut.INIT = "0xaaaa";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2356_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[14]), .Z(high_pass_saturated[14]));
    defparam i2356_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2355_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[13]), .Z(high_pass_saturated[13]));
    defparam i2355_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2354_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[12]), .Z(high_pass_saturated[12]));
    defparam i2354_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2353_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[11]), .Z(high_pass_saturated[11]));
    defparam i2353_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(!(A))", lineinfo="@3(49[61],49[71])" *) LUT4 inv_10_i3_1_lut (.A(mix_value[2]), 
            .Z(n91[2]));
    defparam inv_10_i3_1_lut.INIT = "0x5555";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2352_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[10]), .Z(high_pass_saturated[10]));
    defparam i2352_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2351_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[9]), .Z(high_pass_saturated[9]));
    defparam i2351_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2348_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[6]), .Z(high_pass_saturated[6]));
    defparam i2348_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2347_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[5]), .Z(high_pass_saturated[5]));
    defparam i2347_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2346_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[4]), .Z(high_pass_saturated[4]));
    defparam i2346_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2345_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[3]), .Z(high_pass_saturated[3]));
    defparam i2345_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2344_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[2]), .Z(high_pass_saturated[2]));
    defparam i2344_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2343_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[1]), .Z(high_pass_saturated[1]));
    defparam i2343_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(!(A))", lineinfo="@3(49[61],49[71])" *) LUT4 inv_10_i2_1_lut (.A(mix_value[1]), 
            .Z(n91[1]));
    defparam inv_10_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2350_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[8]), .Z(high_pass_saturated[8]));
    defparam i2350_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2349_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[7]), .Z(high_pass_saturated[7]));
    defparam i2349_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@3(26[13],26[28])" *) LUT4 i2300_3_lut_4_lut_3_lut (.A(hp_calc[15]), 
            .B(hp_calc[16]), .C(hp_calc[0]), .Z(high_pass_saturated[0]));
    defparam i2300_3_lut_4_lut_3_lut.INIT = "0xb2b2";
    FA2 add_527_add_5_19 (.A0(GND_net), .B0(n841[17]), .C0(n863[14]), 
        .D0(n3930), .CI0(n3930), .A1(GND_net), .B1(n841[18]), .C1(n863[14]), 
        .D1(n6692), .CI1(n6692), .CO0(n6692), .CO1(n3932), .S0(n157[26]), 
        .S1(n157[27]));
    defparam add_527_add_5_19.INIT0 = "0xc33c";
    defparam add_527_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_31 (.A0(GND_net), 
            .B0(n63[29]), .C0(n125[29]), .D0(n3894), .CI0(n3894), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n6725), .CI1(n6725), .CO0(n6725), 
            .S0(mixed_sum_29__N_656[29]));
    defparam mixed_sum_res1_add_5_31.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_31.INIT1 = "0xc33c";
    FA2 add_527_add_5_17 (.A0(GND_net), .B0(n841[15]), .C0(n863[14]), 
        .D0(n3928), .CI0(n3928), .A1(GND_net), .B1(n841[16]), .C1(n863[14]), 
        .D1(n6689), .CI1(n6689), .CO0(n6689), .CO1(n3930), .S0(n157[24]), 
        .S1(n157[25]));
    defparam add_527_add_5_17.INIT0 = "0xc33c";
    defparam add_527_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_29 (.A0(GND_net), 
            .B0(n63[27]), .C0(n125[29]), .D0(n3892), .CI0(n3892), .A1(GND_net), 
            .B1(n63[28]), .C1(n125[29]), .D1(n6722), .CI1(n6722), .CO0(n6722), 
            .CO1(n3894), .S0(mixed_sum_29__N_656[27]), .S1(mixed_sum_29__N_656[28]));
    defparam mixed_sum_res1_add_5_29.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_29.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@3(49[61],49[71])" *) LUT4 inv_10_i1_1_lut (.A(mix_value[0]), 
            .Z(n91[0]));
    defparam inv_10_i1_1_lut.INIT = "0x5555";
    FA2 add_527_add_5_15 (.A0(GND_net), .B0(n841[13]), .C0(n863[14]), 
        .D0(n3926), .CI0(n3926), .A1(GND_net), .B1(n841[14]), .C1(n863[14]), 
        .D1(n6686), .CI1(n6686), .CO0(n6686), .CO1(n3928), .S0(n157[22]), 
        .S1(n157[23]));
    defparam add_527_add_5_15.INIT0 = "0xc33c";
    defparam add_527_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_27 (.A0(GND_net), 
            .B0(n63[25]), .C0(n125[29]), .D0(n3890), .CI0(n3890), .A1(GND_net), 
            .B1(n63[26]), .C1(n125[29]), .D1(n6719), .CI1(n6719), .CO0(n6719), 
            .CO1(n3892), .S0(mixed_sum_29__N_656[25]), .S1(mixed_sum_29__N_656[26]));
    defparam mixed_sum_res1_add_5_27.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_9 (.A0(GND_net), 
            .B0(n63[7]), .C0(n125[7]), .D0(n3872), .CI0(n3872), .A1(GND_net), 
            .B1(n63[8]), .C1(n125[8]), .D1(n6551), .CI1(n6551), .CO0(n6551), 
            .CO1(n3874));
    defparam mixed_sum_res1_add_5_9.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_7 (.A0(GND_net), 
            .B0(n63[5]), .C0(n125[5]), .D0(n3870), .CI0(n3870), .A1(GND_net), 
            .B1(n63[6]), .C1(n125[6]), .D1(n6548), .CI1(n6548), .CO0(n6548), 
            .CO1(n3872));
    defparam mixed_sum_res1_add_5_7.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_18 (.A0(GND_net), 
            .B0(clean_sample[15]), .C0(hp_calc_16__N_335[16]), .D0(n3975), 
            .CI0(n3975), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n6497), 
            .CI1(n6497), .CO0(n6497), .S0(hp_calc[16]));
    defparam clean_sample_15__I_0_18.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_18.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_5 (.A0(GND_net), 
            .B0(n63[3]), .C0(n125[3]), .D0(n3868), .CI0(n3868), .A1(GND_net), 
            .B1(n63[4]), .C1(n125[4]), .D1(n6545), .CI1(n6545), .CO0(n6545), 
            .CO1(n3870));
    defparam mixed_sum_res1_add_5_5.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i3866_2_lut (.A(mixed_sum[25]), .B(mixed_sum[29]), 
            .Z(n4929));
    defparam i3866_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2373_2_lut (.A(mixed_sum[24]), 
            .B(n2804), .Z(n218[14]));
    defparam i2373_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2372_2_lut (.A(mixed_sum[23]), 
            .B(n2804), .Z(n218[13]));
    defparam i2372_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2371_2_lut (.A(mixed_sum[22]), 
            .B(n2804), .Z(n218[12]));
    defparam i2371_2_lut.INIT = "0x8888";
    FA2 add_527_add_5_13 (.A0(GND_net), .B0(n841[11]), .C0(n863[14]), 
        .D0(n3924), .CI0(n3924), .A1(GND_net), .B1(n841[12]), .C1(n863[14]), 
        .D1(n6683), .CI1(n6683), .CO0(n6683), .CO1(n3926), .S0(n157[20]), 
        .S1(n157[21]));
    defparam add_527_add_5_13.INIT0 = "0xc33c";
    defparam add_527_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2370_2_lut (.A(mixed_sum[21]), 
            .B(n2804), .Z(n218[11]));
    defparam i2370_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2369_2_lut (.A(mixed_sum[20]), 
            .B(n2804), .Z(n218[10]));
    defparam i2369_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2368_2_lut (.A(mixed_sum[19]), 
            .B(n2804), .Z(n218[9]));
    defparam i2368_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2367_2_lut (.A(mixed_sum[18]), 
            .B(n2804), .Z(n218[8]));
    defparam i2367_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2366_2_lut (.A(mixed_sum[17]), 
            .B(n2804), .Z(n218[7]));
    defparam i2366_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2365_2_lut (.A(mixed_sum[16]), 
            .B(n2804), .Z(n218[6]));
    defparam i2365_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2364_2_lut (.A(mixed_sum[15]), 
            .B(n2804), .Z(n218[5]));
    defparam i2364_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2363_2_lut (.A(mixed_sum[14]), 
            .B(n2804), .Z(n218[4]));
    defparam i2363_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2362_2_lut (.A(mixed_sum[13]), 
            .B(n2804), .Z(n218[3]));
    defparam i2362_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2361_2_lut (.A(mixed_sum[12]), 
            .B(n2804), .Z(n218[2]));
    defparam i2361_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(65[14],66[46])" *) LUT4 i2360_2_lut (.A(mixed_sum[11]), 
            .B(n2804), .Z(n218[1]));
    defparam i2360_2_lut.INIT = "0x8888";
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_16 (.A0(GND_net), 
            .B0(clean_sample[14]), .C0(hp_calc_16__N_335[14]), .D0(n3973), 
            .CI0(n3973), .A1(GND_net), .B1(clean_sample[15]), .C1(hp_calc_16__N_335[16]), 
            .D1(n6494), .CI1(n6494), .CO0(n6494), .CO1(n3975), .S0(hp_calc[14]), 
            .S1(hp_calc[15]));
    defparam clean_sample_15__I_0_16.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_16.INIT1 = "0xc33c";
    (* lineinfo="@3(56[22],56[45])" *) FA2 mixed_sum_res1_add_5_25 (.A0(GND_net), 
            .B0(n63[23]), .C0(n125[23]), .D0(n3888), .CI0(n3888), .A1(GND_net), 
            .B1(n63[24]), .C1(n125[29]), .D1(n6716), .CI1(n6716), .CO0(n6716), 
            .CO1(n3890), .S0(mixed_sum_29__N_656[23]), .S1(mixed_sum_29__N_656[24]));
    defparam mixed_sum_res1_add_5_25.INIT0 = "0xc33c";
    defparam mixed_sum_res1_add_5_25.INIT1 = "0xc33c";
    (* lineinfo="@3(23[19],23[41])" *) FA2 clean_sample_15__I_0_14 (.A0(GND_net), 
            .B0(clean_sample[12]), .C0(hp_calc_16__N_335[12]), .D0(n3971), 
            .CI0(n3971), .A1(GND_net), .B1(clean_sample[13]), .C1(hp_calc_16__N_335[13]), 
            .D1(n6491), .CI1(n6491), .CO0(n6491), .CO1(n3973), .S0(hp_calc[12]), 
            .S1(hp_calc[13]));
    defparam clean_sample_15__I_0_14.INIT0 = "0xc33c";
    defparam clean_sample_15__I_0_14.INIT1 = "0xc33c";
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=94, LSE_RLINE=100, lineinfo="@3(56[22],56[45])" *) FD1P3XZ mixed_sum_res1_e2__i1 (.D(n100[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(n125[0]));
    defparam mixed_sum_res1_e2__i1.REGSET = "RESET";
    defparam mixed_sum_res1_e2__i1.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module fir_filter
//

module fir_filter (input clk_48mhz, output [15:0]bass_sample, output [15:0]clean_sample, 
            input [15:0]synced_sample, input sample_valid);
    
    wire [15:0]new_sample_held;
    wire [23:0]accumulator;
    wire [15:0]oldest_sample_latched;
    wire [6:0]ram_addr;
    wire [15:0]ram_wdata;
    (* SET_AS_NETWORK="clk_48mhz", is_clock=1, lineinfo="@7(30[11],30[20])" *) wire clk_48mhz;
    wire ram_wen;
    wire [2:0]state;
    wire [15:0]delayed_sample_latched;
    wire [15:0]ram_rdata;
    wire [6:0]write_ptr;
    
    wire n3851, n6608, GND_net, n3853, n3745, n3746;
    wire [23:0]n1_2;
    wire [6:0]ram_addr_6__N_214;
    wire [15:0]ram_rdata_15__N_221;
    
    wire VCC_net, n3849, n6599, n3743, n3744;
    wire [2:0]state_2__N_332;
    
    wire n1995;
    wire [15:0]n163;
    
    wire n1882, n2007;
    wire [23:0]n3785;
    
    wire n1825, n1997, n1998;
    wire [6:0]n42;
    
    wire n3863, n6653, n3757, n3847, n6590, n3741, n3742, n3845, 
        n6581, n3739, n3740, n3861, n6647, n3755, n3756, n4009, 
        n6629;
    wire [23:0]n461;
    
    wire n3859, n6641, n3753, n3754, n4007, n6620, n2003, n2, 
        n3841, n6563, n3843, n3735, n3736, n6, n1, n3, n1286, 
        n3_adj_761, n4005, n6611, n2000, n3958, n6650, n4003, 
        n6602, n3956, n6644, n4001, n6593, n3954, n6638, n3952, 
        n6632, n3751, n3752, n3999, n6584, n3997, n6575, n3950, 
        n6623, n3749, n3750, n3995, n6566, n3948, n6614, n3747, 
        n3748, n6515, n3946, n6605, n3944, n6596, n3942, n6587, 
        n3857, n6635, n3940, n6578, n3938, n6569, n3737, n3738, 
        n3901, n6662, n3936, n6560, n6509, n3734, n3899, n6659, 
        n6512, n3897, n6656, n6518, n3855, n6626, n6617, n6572;
    
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_13 (.A0(GND_net), 
            .B0(new_sample_held[11]), .C0(accumulator[11]), .D0(n3851), 
            .CI0(n3851), .A1(GND_net), .B1(new_sample_held[12]), .C1(accumulator[12]), 
            .D1(n6608), .CI1(n6608), .CO0(n6608), .CO1(n3853), .S0(n3745), 
            .S1(n3746));
    defparam add_532_2_add_1_13.INIT0 = "0xc33c";
    defparam add_532_2_add_1_13.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i9_1_lut (.A(oldest_sample_latched[8]), 
            .Z(n1_2[8]));
    defparam unary_minus_289_inv_0_i9_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ state__i0 (.D(state_2__N_332[0]), 
            .SP(n1995), .CK(clk_48mhz), .SR(GND_net), .Q(state[0]));
    defparam state__i0.REGSET = "RESET";
    defparam state__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_11 (.A0(GND_net), 
            .B0(new_sample_held[9]), .C0(accumulator[9]), .D0(n3849), 
            .CI0(n3849), .A1(GND_net), .B1(new_sample_held[10]), .C1(accumulator[10]), 
            .D1(n6599), .CI1(n6599), .CO0(n6599), .CO1(n3851), .S0(n3743), 
            .S1(n3744));
    defparam add_532_2_add_1_11.INIT0 = "0xc33c";
    defparam add_532_2_add_1_11.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i8_1_lut (.A(oldest_sample_latched[7]), 
            .Z(n1_2[7]));
    defparam unary_minus_289_inv_0_i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i5 (.D(n163[5]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[5]));
    defparam data_out__i5.REGSET = "SET";
    defparam data_out__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i0 (.D(n3785[0]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[0]));
    defparam accumulator__i0.REGSET = "RESET";
    defparam accumulator__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i0 (.D(delayed_sample_latched[0]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[0]));
    defparam delayed_ref_out__i0.REGSET = "RESET";
    defparam delayed_ref_out__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i0 (.D(synced_sample[0]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[0]));
    defparam new_sample_held__i0.REGSET = "RESET";
    defparam new_sample_held__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_addr__i0 (.D(ram_addr_6__N_214[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_addr[0]));
    defparam ram_addr__i0.REGSET = "RESET";
    defparam ram_addr__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i0 (.D(new_sample_held[0]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[0]));
    defparam ram_wdata__i0.REGSET = "RESET";
    defparam ram_wdata__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i0 (.D(ram_rdata[0]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[0]));
    defparam oldest_sample_latched__i0.REGSET = "RESET";
    defparam oldest_sample_latched__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i0 (.D(ram_rdata[0]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[0]));
    defparam delayed_sample_latched__i0.REGSET = "RESET";
    defparam delayed_sample_latched__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ write_ptr__i0 (.D(n42[0]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(write_ptr[0]));
    defparam write_ptr__i0.REGSET = "RESET";
    defparam write_ptr__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i0 (.D(ram_rdata_15__N_221[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[0]));
    defparam ram_rdata_i0.REGSET = "RESET";
    defparam ram_rdata_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i0 (.D(n163[0]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[0]));
    defparam data_out__i0.REGSET = "SET";
    defparam data_out__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i11_1_lut (.A(oldest_sample_latched[10]), 
            .Z(n1_2[10]));
    defparam unary_minus_289_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i10_1_lut (.A(oldest_sample_latched[9]), 
            .Z(n1_2[9]));
    defparam unary_minus_289_inv_0_i10_1_lut.INIT = "0x5555";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_25 (.A0(GND_net), 
            .B0(new_sample_held[15]), .C0(accumulator[23]), .D0(n3863), 
            .CI0(n3863), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n6653), 
            .CI1(n6653), .CO0(n6653), .S0(n3757));
    defparam add_532_2_add_1_25.INIT0 = "0xc33c";
    defparam add_532_2_add_1_25.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C))+!A !(B)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_29_Mux_2_i7_3_lut (.A(state[0]), 
            .B(state[2]), .C(state[1]), .Z(state_2__N_332[2]));
    defparam mux_29_Mux_2_i7_3_lut.INIT = "0x6464";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_9 (.A0(GND_net), 
            .B0(new_sample_held[7]), .C0(accumulator[7]), .D0(n3847), 
            .CI0(n3847), .A1(GND_net), .B1(new_sample_held[8]), .C1(accumulator[8]), 
            .D1(n6590), .CI1(n6590), .CO0(n6590), .CO1(n3849), .S0(n3741), 
            .S1(n3742));
    defparam add_532_2_add_1_9.INIT0 = "0xc33c";
    defparam add_532_2_add_1_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@1(60[13],116[20])" *) LUT4 i4262_3_lut (.A(state[2]), 
            .B(state[1]), .C(state[0]), .Z(n1998));
    defparam i4262_3_lut.INIT = "0x0404";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_7 (.A0(GND_net), 
            .B0(new_sample_held[5]), .C0(accumulator[5]), .D0(n3845), 
            .CI0(n3845), .A1(GND_net), .B1(new_sample_held[6]), .C1(accumulator[6]), 
            .D1(n6581), .CI1(n6581), .CO0(n6581), .CO1(n3847), .S0(n3739), 
            .S1(n3740));
    defparam add_532_2_add_1_7.INIT0 = "0xc33c";
    defparam add_532_2_add_1_7.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_23 (.A0(GND_net), 
            .B0(new_sample_held[15]), .C0(accumulator[21]), .D0(n3861), 
            .CI0(n3861), .A1(GND_net), .B1(new_sample_held[15]), .C1(accumulator[22]), 
            .D1(n6647), .CI1(n6647), .CO0(n6647), .CO1(n3863), .S0(n3755), 
            .S1(n3756));
    defparam add_532_2_add_1_23.INIT0 = "0xc33c";
    defparam add_532_2_add_1_23.INIT1 = "0xc33c";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3_4_lut (.A(sample_valid), 
            .B(state[2]), .C(state[1]), .D(state[0]), .Z(n1825));
    defparam i3_4_lut.INIT = "0x0002";
    FA2 unary_minus_289_add_3_17 (.A0(GND_net), .B0(GND_net), .C0(n1_2[15]), 
        .D0(n4009), .CI0(n4009), .A1(GND_net), .B1(GND_net), .C1(n1_2[15]), 
        .D1(n6629), .CI1(n6629), .CO0(n6629), .S0(n461[15]), .S1(n461[16]));
    defparam unary_minus_289_add_3_17.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_17.INIT1 = "0xc33c";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@1(51[15],118[8])" *) LUT4 i1504_3_lut (.A(n1882), 
            .B(accumulator[22]), .C(accumulator[23]), .Z(n2007));
    defparam i1504_3_lut.INIT = "0x0808";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(state[1]), .B(state[2]), 
            .C(state[0]), .Z(n1882));
    defparam i2_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ state__i1 (.D(n3_adj_761), 
            .SP(n2000), .CK(clk_48mhz), .SR(GND_net), .Q(state[1]));
    defparam state__i1.REGSET = "RESET";
    defparam state__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_21 (.A0(GND_net), 
            .B0(new_sample_held[15]), .C0(accumulator[19]), .D0(n3859), 
            .CI0(n3859), .A1(GND_net), .B1(new_sample_held[15]), .C1(accumulator[20]), 
            .D1(n6641), .CI1(n6641), .CO0(n6641), .CO1(n3861), .S0(n3753), 
            .S1(n3754));
    defparam add_532_2_add_1_21.INIT0 = "0xc33c";
    defparam add_532_2_add_1_21.INIT1 = "0xc33c";
    FA2 unary_minus_289_add_3_15 (.A0(GND_net), .B0(GND_net), .C0(n1_2[13]), 
        .D0(n4007), .CI0(n4007), .A1(GND_net), .B1(GND_net), .C1(n1_2[14]), 
        .D1(n6620), .CI1(n6620), .CO0(n6620), .CO1(n4009), .S0(n461[13]), 
        .S1(n461[14]));
    defparam unary_minus_289_add_3_15.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_15.INIT1 = "0xc33c";
    (* lut_function="(A (B (C))+!A !(B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_29_Mux_0_i7_3_lut (.A(state[0]), 
            .B(state[1]), .C(state[2]), .Z(state_2__N_332[0]));
    defparam mux_29_Mux_0_i7_3_lut.INIT = "0x9595";
    (* lut_function="(!(A (B (D))+!A (B (D)+!B !(C+(D)))))", lineinfo="@1(60[13],116[20])" *) LUT4 i1_3_lut_3_lut_4_lut (.A(state[0]), 
            .B(state[1]), .C(sample_valid), .D(state[2]), .Z(n2003));
    defparam i1_3_lut_3_lut_4_lut.INIT = "0x33fe";
    (* lut_function="(A (B (C))+!A (B+!(C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_6_i2_3_lut (.A(write_ptr[6]), 
            .B(ram_addr[6]), .C(state[0]), .Z(n2));
    defparam mux_31_Mux_6_i2_3_lut.INIT = "0xc5c5";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_3 (.A0(GND_net), 
            .B0(new_sample_held[1]), .C0(accumulator[1]), .D0(n3841), 
            .CI0(n3841), .A1(GND_net), .B1(new_sample_held[2]), .C1(accumulator[2]), 
            .D1(n6563), .CI1(n6563), .CO0(n6563), .CO1(n3843), .S0(n3735), 
            .S1(n3736));
    defparam add_532_2_add_1_3.INIT0 = "0xc33c";
    defparam add_532_2_add_1_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@1(60[13],116[20])" *) LUT4 i753_4_lut (.A(write_ptr[6]), 
            .B(ram_addr[6]), .C(state[0]), .D(state[1]), .Z(n6));
    defparam i753_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_6_i3_3_lut (.A(n1), 
            .B(n2), .C(state[1]), .Z(n3));
    defparam mux_31_Mux_6_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_6_i7_3_lut (.A(n3), 
            .B(n6), .C(state[2]), .Z(ram_addr_6__N_214[6]));
    defparam mux_31_Mux_6_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_5_i7_3_lut (.A(ram_addr[5]), 
            .B(write_ptr[5]), .C(n1286), .Z(ram_addr_6__N_214[5]));
    defparam mux_31_Mux_5_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_4_i7_3_lut (.A(ram_addr[4]), 
            .B(write_ptr[4]), .C(n1286), .Z(ram_addr_6__N_214[4]));
    defparam mux_31_Mux_4_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_3_i7_3_lut (.A(ram_addr[3]), 
            .B(write_ptr[3]), .C(n1286), .Z(ram_addr_6__N_214[3]));
    defparam mux_31_Mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_2_i7_3_lut (.A(ram_addr[2]), 
            .B(write_ptr[2]), .C(n1286), .Z(ram_addr_6__N_214[2]));
    defparam mux_31_Mux_2_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_1_i7_3_lut (.A(ram_addr[1]), 
            .B(write_ptr[1]), .C(n1286), .Z(ram_addr_6__N_214[1]));
    defparam mux_31_Mux_1_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(60[13],116[20])" *) LUT4 mux_31_Mux_0_i7_3_lut (.A(ram_addr[0]), 
            .B(write_ptr[0]), .C(n1286), .Z(ram_addr_6__N_214[0]));
    defparam mux_31_Mux_0_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(60[13],116[20])" *) LUT4 i1503_2_lut (.A(state[0]), 
            .B(state[1]), .Z(n3_adj_761));
    defparam i1503_2_lut.INIT = "0x6666";
    FA2 unary_minus_289_add_3_13 (.A0(GND_net), .B0(GND_net), .C0(n1_2[11]), 
        .D0(n4005), .CI0(n4005), .A1(GND_net), .B1(GND_net), .C1(n1_2[12]), 
        .D1(n6611), .CI1(n6611), .CO0(n6611), .CO1(n4007), .S0(n461[11]), 
        .S1(n461[12]));
    defparam unary_minus_289_add_3_13.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_13.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i13_1_lut (.A(oldest_sample_latched[12]), 
            .Z(n1_2[12]));
    defparam unary_minus_289_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i12_1_lut (.A(oldest_sample_latched[11]), 
            .Z(n1_2[11]));
    defparam unary_minus_289_inv_0_i12_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i4 (.D(n163[4]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[4]));
    defparam data_out__i4.REGSET = "SET";
    defparam data_out__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wen_c (.D(n1997), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wen));
    defparam ram_wen_c.REGSET = "RESET";
    defparam ram_wen_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i3 (.D(n163[3]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[3]));
    defparam data_out__i3.REGSET = "SET";
    defparam data_out__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ state__i2 (.D(state_2__N_332[2]), 
            .SP(n2003), .CK(clk_48mhz), .SR(GND_net), .Q(state[2]));
    defparam state__i2.REGSET = "RESET";
    defparam state__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i1 (.D(n3785[1]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[1]));
    defparam accumulator__i1.REGSET = "RESET";
    defparam accumulator__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_25 (.A0(GND_net), .B0(n3757), 
            .C0(n461[16]), .D0(n3958), .CI0(n3958), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n6650), .CI1(n6650), .CO0(n6650), .S0(n3785[23]));
    defparam add_3204_25.INIT0 = "0xc33c";
    defparam add_3204_25.INIT1 = "0xc33c";
    FA2 unary_minus_289_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1_2[9]), 
        .D0(n4003), .CI0(n4003), .A1(GND_net), .B1(GND_net), .C1(n1_2[10]), 
        .D1(n6602), .CI1(n6602), .CO0(n6602), .CO1(n4005), .S0(n461[9]), 
        .S1(n461[10]));
    defparam unary_minus_289_add_3_11.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_11.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i2 (.D(n3785[2]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[2]));
    defparam accumulator__i2.REGSET = "RESET";
    defparam accumulator__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i3 (.D(n3785[3]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[3]));
    defparam accumulator__i3.REGSET = "RESET";
    defparam accumulator__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i4 (.D(n3785[4]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[4]));
    defparam accumulator__i4.REGSET = "RESET";
    defparam accumulator__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i5 (.D(n3785[5]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[5]));
    defparam accumulator__i5.REGSET = "RESET";
    defparam accumulator__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i6 (.D(n3785[6]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[6]));
    defparam accumulator__i6.REGSET = "RESET";
    defparam accumulator__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i7 (.D(n3785[7]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[7]));
    defparam accumulator__i7.REGSET = "RESET";
    defparam accumulator__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i8 (.D(n3785[8]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[8]));
    defparam accumulator__i8.REGSET = "RESET";
    defparam accumulator__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i9 (.D(n3785[9]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[9]));
    defparam accumulator__i9.REGSET = "RESET";
    defparam accumulator__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i10 (.D(n3785[10]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[10]));
    defparam accumulator__i10.REGSET = "RESET";
    defparam accumulator__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i11 (.D(n3785[11]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[11]));
    defparam accumulator__i11.REGSET = "RESET";
    defparam accumulator__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i12 (.D(n3785[12]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[12]));
    defparam accumulator__i12.REGSET = "RESET";
    defparam accumulator__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i13 (.D(n3785[13]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[13]));
    defparam accumulator__i13.REGSET = "RESET";
    defparam accumulator__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i14 (.D(n3785[14]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[14]));
    defparam accumulator__i14.REGSET = "RESET";
    defparam accumulator__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i15 (.D(n3785[15]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[15]));
    defparam accumulator__i15.REGSET = "RESET";
    defparam accumulator__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i16 (.D(n3785[16]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[16]));
    defparam accumulator__i16.REGSET = "RESET";
    defparam accumulator__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i17 (.D(n3785[17]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[17]));
    defparam accumulator__i17.REGSET = "RESET";
    defparam accumulator__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i18 (.D(n3785[18]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[18]));
    defparam accumulator__i18.REGSET = "RESET";
    defparam accumulator__i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i19 (.D(n3785[19]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[19]));
    defparam accumulator__i19.REGSET = "RESET";
    defparam accumulator__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i20 (.D(n3785[20]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[20]));
    defparam accumulator__i20.REGSET = "RESET";
    defparam accumulator__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i21 (.D(n3785[21]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[21]));
    defparam accumulator__i21.REGSET = "RESET";
    defparam accumulator__i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i22 (.D(n3785[22]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[22]));
    defparam accumulator__i22.REGSET = "RESET";
    defparam accumulator__i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ accumulator__i23 (.D(n3785[23]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(accumulator[23]));
    defparam accumulator__i23.REGSET = "RESET";
    defparam accumulator__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i1 (.D(delayed_sample_latched[1]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[1]));
    defparam delayed_ref_out__i1.REGSET = "RESET";
    defparam delayed_ref_out__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i2 (.D(delayed_sample_latched[2]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[2]));
    defparam delayed_ref_out__i2.REGSET = "RESET";
    defparam delayed_ref_out__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i3 (.D(delayed_sample_latched[3]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[3]));
    defparam delayed_ref_out__i3.REGSET = "RESET";
    defparam delayed_ref_out__i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_23 (.A0(GND_net), .B0(n3755), 
            .C0(n461[16]), .D0(n3956), .CI0(n3956), .A1(GND_net), .B1(n3756), 
            .C1(n461[16]), .D1(n6644), .CI1(n6644), .CO0(n6644), .CO1(n3958), 
            .S0(n3785[21]), .S1(n3785[22]));
    defparam add_3204_23.INIT0 = "0xc33c";
    defparam add_3204_23.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i4 (.D(delayed_sample_latched[4]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[4]));
    defparam delayed_ref_out__i4.REGSET = "RESET";
    defparam delayed_ref_out__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i5 (.D(delayed_sample_latched[5]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[5]));
    defparam delayed_ref_out__i5.REGSET = "RESET";
    defparam delayed_ref_out__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i6 (.D(delayed_sample_latched[6]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[6]));
    defparam delayed_ref_out__i6.REGSET = "RESET";
    defparam delayed_ref_out__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i7 (.D(delayed_sample_latched[7]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[7]));
    defparam delayed_ref_out__i7.REGSET = "RESET";
    defparam delayed_ref_out__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i8 (.D(delayed_sample_latched[8]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[8]));
    defparam delayed_ref_out__i8.REGSET = "RESET";
    defparam delayed_ref_out__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i9 (.D(delayed_sample_latched[9]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[9]));
    defparam delayed_ref_out__i9.REGSET = "RESET";
    defparam delayed_ref_out__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i10 (.D(delayed_sample_latched[10]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[10]));
    defparam delayed_ref_out__i10.REGSET = "RESET";
    defparam delayed_ref_out__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i11 (.D(delayed_sample_latched[11]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[11]));
    defparam delayed_ref_out__i11.REGSET = "RESET";
    defparam delayed_ref_out__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i12 (.D(delayed_sample_latched[12]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[12]));
    defparam delayed_ref_out__i12.REGSET = "RESET";
    defparam delayed_ref_out__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i13 (.D(delayed_sample_latched[13]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[13]));
    defparam delayed_ref_out__i13.REGSET = "RESET";
    defparam delayed_ref_out__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i14 (.D(delayed_sample_latched[14]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[14]));
    defparam delayed_ref_out__i14.REGSET = "RESET";
    defparam delayed_ref_out__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_ref_out__i15 (.D(delayed_sample_latched[15]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(clean_sample[15]));
    defparam delayed_ref_out__i15.REGSET = "RESET";
    defparam delayed_ref_out__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i1 (.D(synced_sample[1]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[1]));
    defparam new_sample_held__i1.REGSET = "RESET";
    defparam new_sample_held__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i2 (.D(synced_sample[2]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[2]));
    defparam new_sample_held__i2.REGSET = "RESET";
    defparam new_sample_held__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i3 (.D(synced_sample[3]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[3]));
    defparam new_sample_held__i3.REGSET = "RESET";
    defparam new_sample_held__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i4 (.D(synced_sample[4]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[4]));
    defparam new_sample_held__i4.REGSET = "RESET";
    defparam new_sample_held__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i5 (.D(synced_sample[5]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[5]));
    defparam new_sample_held__i5.REGSET = "RESET";
    defparam new_sample_held__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i6 (.D(synced_sample[6]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[6]));
    defparam new_sample_held__i6.REGSET = "RESET";
    defparam new_sample_held__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i7 (.D(synced_sample[7]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[7]));
    defparam new_sample_held__i7.REGSET = "RESET";
    defparam new_sample_held__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i8 (.D(synced_sample[8]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[8]));
    defparam new_sample_held__i8.REGSET = "RESET";
    defparam new_sample_held__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i9 (.D(synced_sample[9]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[9]));
    defparam new_sample_held__i9.REGSET = "RESET";
    defparam new_sample_held__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i10 (.D(synced_sample[10]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[10]));
    defparam new_sample_held__i10.REGSET = "RESET";
    defparam new_sample_held__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i11 (.D(synced_sample[11]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[11]));
    defparam new_sample_held__i11.REGSET = "RESET";
    defparam new_sample_held__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i12 (.D(synced_sample[12]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[12]));
    defparam new_sample_held__i12.REGSET = "RESET";
    defparam new_sample_held__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i13 (.D(synced_sample[13]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[13]));
    defparam new_sample_held__i13.REGSET = "RESET";
    defparam new_sample_held__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i14 (.D(synced_sample[14]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[14]));
    defparam new_sample_held__i14.REGSET = "RESET";
    defparam new_sample_held__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ new_sample_held__i15 (.D(synced_sample[15]), 
            .SP(n1825), .CK(clk_48mhz), .SR(GND_net), .Q(new_sample_held[15]));
    defparam new_sample_held__i15.REGSET = "RESET";
    defparam new_sample_held__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_addr__i1 (.D(ram_addr_6__N_214[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_addr[1]));
    defparam ram_addr__i1.REGSET = "RESET";
    defparam ram_addr__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_addr__i2 (.D(ram_addr_6__N_214[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_addr[2]));
    defparam ram_addr__i2.REGSET = "RESET";
    defparam ram_addr__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_addr__i3 (.D(ram_addr_6__N_214[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_addr[3]));
    defparam ram_addr__i3.REGSET = "RESET";
    defparam ram_addr__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_addr__i4 (.D(ram_addr_6__N_214[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_addr[4]));
    defparam ram_addr__i4.REGSET = "RESET";
    defparam ram_addr__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_addr__i5 (.D(ram_addr_6__N_214[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_addr[5]));
    defparam ram_addr__i5.REGSET = "RESET";
    defparam ram_addr__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_addr__i6 (.D(ram_addr_6__N_214[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_addr[6]));
    defparam ram_addr__i6.REGSET = "RESET";
    defparam ram_addr__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i1 (.D(new_sample_held[1]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[1]));
    defparam ram_wdata__i1.REGSET = "RESET";
    defparam ram_wdata__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i2 (.D(new_sample_held[2]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[2]));
    defparam ram_wdata__i2.REGSET = "RESET";
    defparam ram_wdata__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i3 (.D(new_sample_held[3]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[3]));
    defparam ram_wdata__i3.REGSET = "RESET";
    defparam ram_wdata__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i4 (.D(new_sample_held[4]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[4]));
    defparam ram_wdata__i4.REGSET = "RESET";
    defparam ram_wdata__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i5 (.D(new_sample_held[5]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[5]));
    defparam ram_wdata__i5.REGSET = "RESET";
    defparam ram_wdata__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i6 (.D(new_sample_held[6]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[6]));
    defparam ram_wdata__i6.REGSET = "RESET";
    defparam ram_wdata__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i7 (.D(new_sample_held[7]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[7]));
    defparam ram_wdata__i7.REGSET = "RESET";
    defparam ram_wdata__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i8 (.D(new_sample_held[8]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[8]));
    defparam ram_wdata__i8.REGSET = "RESET";
    defparam ram_wdata__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i9 (.D(new_sample_held[9]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[9]));
    defparam ram_wdata__i9.REGSET = "RESET";
    defparam ram_wdata__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i10 (.D(new_sample_held[10]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[10]));
    defparam ram_wdata__i10.REGSET = "RESET";
    defparam ram_wdata__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i11 (.D(new_sample_held[11]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[11]));
    defparam ram_wdata__i11.REGSET = "RESET";
    defparam ram_wdata__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i12 (.D(new_sample_held[12]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[12]));
    defparam ram_wdata__i12.REGSET = "RESET";
    defparam ram_wdata__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i13 (.D(new_sample_held[13]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[13]));
    defparam ram_wdata__i13.REGSET = "RESET";
    defparam ram_wdata__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i14 (.D(new_sample_held[14]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[14]));
    defparam ram_wdata__i14.REGSET = "RESET";
    defparam ram_wdata__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ ram_wdata__i15 (.D(new_sample_held[15]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(ram_wdata[15]));
    defparam ram_wdata__i15.REGSET = "RESET";
    defparam ram_wdata__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i1 (.D(ram_rdata[1]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[1]));
    defparam oldest_sample_latched__i1.REGSET = "RESET";
    defparam oldest_sample_latched__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i2 (.D(ram_rdata[2]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[2]));
    defparam oldest_sample_latched__i2.REGSET = "RESET";
    defparam oldest_sample_latched__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i3 (.D(ram_rdata[3]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[3]));
    defparam oldest_sample_latched__i3.REGSET = "RESET";
    defparam oldest_sample_latched__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i4 (.D(ram_rdata[4]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[4]));
    defparam oldest_sample_latched__i4.REGSET = "RESET";
    defparam oldest_sample_latched__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i5 (.D(ram_rdata[5]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[5]));
    defparam oldest_sample_latched__i5.REGSET = "RESET";
    defparam oldest_sample_latched__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i6 (.D(ram_rdata[6]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[6]));
    defparam oldest_sample_latched__i6.REGSET = "RESET";
    defparam oldest_sample_latched__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i7 (.D(ram_rdata[7]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[7]));
    defparam oldest_sample_latched__i7.REGSET = "RESET";
    defparam oldest_sample_latched__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i8 (.D(ram_rdata[8]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[8]));
    defparam oldest_sample_latched__i8.REGSET = "RESET";
    defparam oldest_sample_latched__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i9 (.D(ram_rdata[9]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[9]));
    defparam oldest_sample_latched__i9.REGSET = "RESET";
    defparam oldest_sample_latched__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i10 (.D(ram_rdata[10]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[10]));
    defparam oldest_sample_latched__i10.REGSET = "RESET";
    defparam oldest_sample_latched__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i11 (.D(ram_rdata[11]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[11]));
    defparam oldest_sample_latched__i11.REGSET = "RESET";
    defparam oldest_sample_latched__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i12 (.D(ram_rdata[12]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[12]));
    defparam oldest_sample_latched__i12.REGSET = "RESET";
    defparam oldest_sample_latched__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i13 (.D(ram_rdata[13]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[13]));
    defparam oldest_sample_latched__i13.REGSET = "RESET";
    defparam oldest_sample_latched__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i14 (.D(ram_rdata[14]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[14]));
    defparam oldest_sample_latched__i14.REGSET = "RESET";
    defparam oldest_sample_latched__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ oldest_sample_latched__i15 (.D(ram_rdata[15]), 
            .SP(n1998), .CK(clk_48mhz), .SR(GND_net), .Q(oldest_sample_latched[15]));
    defparam oldest_sample_latched__i15.REGSET = "RESET";
    defparam oldest_sample_latched__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i1 (.D(ram_rdata[1]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[1]));
    defparam delayed_sample_latched__i1.REGSET = "RESET";
    defparam delayed_sample_latched__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i2 (.D(ram_rdata[2]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[2]));
    defparam delayed_sample_latched__i2.REGSET = "RESET";
    defparam delayed_sample_latched__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i3 (.D(ram_rdata[3]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[3]));
    defparam delayed_sample_latched__i3.REGSET = "RESET";
    defparam delayed_sample_latched__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i4 (.D(ram_rdata[4]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[4]));
    defparam delayed_sample_latched__i4.REGSET = "RESET";
    defparam delayed_sample_latched__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i5 (.D(ram_rdata[5]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[5]));
    defparam delayed_sample_latched__i5.REGSET = "RESET";
    defparam delayed_sample_latched__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i6 (.D(ram_rdata[6]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[6]));
    defparam delayed_sample_latched__i6.REGSET = "RESET";
    defparam delayed_sample_latched__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i7 (.D(ram_rdata[7]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[7]));
    defparam delayed_sample_latched__i7.REGSET = "RESET";
    defparam delayed_sample_latched__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i8 (.D(ram_rdata[8]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[8]));
    defparam delayed_sample_latched__i8.REGSET = "RESET";
    defparam delayed_sample_latched__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i9 (.D(ram_rdata[9]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[9]));
    defparam delayed_sample_latched__i9.REGSET = "RESET";
    defparam delayed_sample_latched__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i10 (.D(ram_rdata[10]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[10]));
    defparam delayed_sample_latched__i10.REGSET = "RESET";
    defparam delayed_sample_latched__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i11 (.D(ram_rdata[11]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[11]));
    defparam delayed_sample_latched__i11.REGSET = "RESET";
    defparam delayed_sample_latched__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i12 (.D(ram_rdata[12]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[12]));
    defparam delayed_sample_latched__i12.REGSET = "RESET";
    defparam delayed_sample_latched__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i13 (.D(ram_rdata[13]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[13]));
    defparam delayed_sample_latched__i13.REGSET = "RESET";
    defparam delayed_sample_latched__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i14 (.D(ram_rdata[14]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[14]));
    defparam delayed_sample_latched__i14.REGSET = "RESET";
    defparam delayed_sample_latched__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ delayed_sample_latched__i15 (.D(ram_rdata[15]), 
            .SP(n1997), .CK(clk_48mhz), .SR(GND_net), .Q(delayed_sample_latched[15]));
    defparam delayed_sample_latched__i15.REGSET = "RESET";
    defparam delayed_sample_latched__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ write_ptr__i1 (.D(n42[1]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(write_ptr[1]));
    defparam write_ptr__i1.REGSET = "RESET";
    defparam write_ptr__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ write_ptr__i2 (.D(n42[2]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(write_ptr[2]));
    defparam write_ptr__i2.REGSET = "RESET";
    defparam write_ptr__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ write_ptr__i3 (.D(n42[3]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(write_ptr[3]));
    defparam write_ptr__i3.REGSET = "RESET";
    defparam write_ptr__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ write_ptr__i4 (.D(n42[4]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(write_ptr[4]));
    defparam write_ptr__i4.REGSET = "RESET";
    defparam write_ptr__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ write_ptr__i5 (.D(n42[5]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(write_ptr[5]));
    defparam write_ptr__i5.REGSET = "RESET";
    defparam write_ptr__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ write_ptr__i6 (.D(n42[6]), 
            .SP(n1882), .CK(clk_48mhz), .SR(GND_net), .Q(write_ptr[6]));
    defparam write_ptr__i6.REGSET = "RESET";
    defparam write_ptr__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i1 (.D(ram_rdata_15__N_221[1]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[1]));
    defparam ram_rdata_i1.REGSET = "RESET";
    defparam ram_rdata_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i2 (.D(ram_rdata_15__N_221[2]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[2]));
    defparam ram_rdata_i2.REGSET = "RESET";
    defparam ram_rdata_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i3 (.D(ram_rdata_15__N_221[3]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[3]));
    defparam ram_rdata_i3.REGSET = "RESET";
    defparam ram_rdata_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i4 (.D(ram_rdata_15__N_221[4]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[4]));
    defparam ram_rdata_i4.REGSET = "RESET";
    defparam ram_rdata_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i5 (.D(ram_rdata_15__N_221[5]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[5]));
    defparam ram_rdata_i5.REGSET = "RESET";
    defparam ram_rdata_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i6 (.D(ram_rdata_15__N_221[6]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[6]));
    defparam ram_rdata_i6.REGSET = "RESET";
    defparam ram_rdata_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i7 (.D(ram_rdata_15__N_221[7]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[7]));
    defparam ram_rdata_i7.REGSET = "RESET";
    defparam ram_rdata_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i8 (.D(ram_rdata_15__N_221[8]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[8]));
    defparam ram_rdata_i8.REGSET = "RESET";
    defparam ram_rdata_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i9 (.D(ram_rdata_15__N_221[9]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[9]));
    defparam ram_rdata_i9.REGSET = "RESET";
    defparam ram_rdata_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i10 (.D(ram_rdata_15__N_221[10]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[10]));
    defparam ram_rdata_i10.REGSET = "RESET";
    defparam ram_rdata_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i11 (.D(ram_rdata_15__N_221[11]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[11]));
    defparam ram_rdata_i11.REGSET = "RESET";
    defparam ram_rdata_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i12 (.D(ram_rdata_15__N_221[12]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[12]));
    defparam ram_rdata_i12.REGSET = "RESET";
    defparam ram_rdata_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i13 (.D(ram_rdata_15__N_221[13]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[13]));
    defparam ram_rdata_i13.REGSET = "RESET";
    defparam ram_rdata_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i14 (.D(ram_rdata_15__N_221[14]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[14]));
    defparam ram_rdata_i14.REGSET = "RESET";
    defparam ram_rdata_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(31[15],34[8])" *) FD1P3XZ ram_rdata_i15 (.D(ram_rdata_15__N_221[15]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(ram_rdata[15]));
    defparam ram_rdata_i15.REGSET = "RESET";
    defparam ram_rdata_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i2 (.D(n163[2]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[2]));
    defparam data_out__i2.REGSET = "SET";
    defparam data_out__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i15 (.D(n163[15]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[15]));
    defparam data_out__i15.REGSET = "RESET";
    defparam data_out__i15.SRMODE = "CE_OVER_LSR";
    FA2 unary_minus_289_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1_2[7]), 
        .D0(n4001), .CI0(n4001), .A1(GND_net), .B1(GND_net), .C1(n1_2[8]), 
        .D1(n6593), .CI1(n6593), .CO0(n6593), .CO1(n4003), .S0(n461[7]), 
        .S1(n461[8]));
    defparam unary_minus_289_add_3_9.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_9.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_21 (.A0(GND_net), .B0(n3753), 
            .C0(n461[16]), .D0(n3954), .CI0(n3954), .A1(GND_net), .B1(n3754), 
            .C1(n461[16]), .D1(n6638), .CI1(n6638), .CO0(n6638), .CO1(n3956), 
            .S0(n3785[19]), .S1(n3785[20]));
    defparam add_3204_21.INIT0 = "0xc33c";
    defparam add_3204_21.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_19 (.A0(GND_net), .B0(n3751), 
            .C0(n461[16]), .D0(n3952), .CI0(n3952), .A1(GND_net), .B1(n3752), 
            .C1(n461[16]), .D1(n6632), .CI1(n6632), .CO0(n6632), .CO1(n3954), 
            .S0(n3785[17]), .S1(n3785[18]));
    defparam add_3204_19.INIT0 = "0xc33c";
    defparam add_3204_19.INIT1 = "0xc33c";
    FA2 unary_minus_289_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1_2[5]), 
        .D0(n3999), .CI0(n3999), .A1(GND_net), .B1(GND_net), .C1(n1_2[6]), 
        .D1(n6584), .CI1(n6584), .CO0(n6584), .CO1(n4001), .S0(n461[5]), 
        .S1(n461[6]));
    defparam unary_minus_289_add_3_7.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_7.INIT1 = "0xc33c";
    FA2 unary_minus_289_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1_2[3]), 
        .D0(n3997), .CI0(n3997), .A1(GND_net), .B1(GND_net), .C1(n1_2[4]), 
        .D1(n6575), .CI1(n6575), .CO0(n6575), .CO1(n3999), .S0(n461[3]), 
        .S1(n461[4]));
    defparam unary_minus_289_add_3_5.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_5.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_17 (.A0(GND_net), .B0(n3749), 
            .C0(n461[15]), .D0(n3950), .CI0(n3950), .A1(GND_net), .B1(n3750), 
            .C1(n461[16]), .D1(n6623), .CI1(n6623), .CO0(n6623), .CO1(n3952), 
            .S0(n3785[15]), .S1(n3785[16]));
    defparam add_3204_17.INIT0 = "0xc33c";
    defparam add_3204_17.INIT1 = "0xc33c";
    FA2 unary_minus_289_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1_2[1]), 
        .D0(n3995), .CI0(n3995), .A1(GND_net), .B1(GND_net), .C1(n1_2[2]), 
        .D1(n6566), .CI1(n6566), .CO0(n6566), .CO1(n3997), .S0(n461[1]), 
        .S1(n461[2]));
    defparam unary_minus_289_add_3_3.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_3.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_15 (.A0(GND_net), .B0(n3747), 
            .C0(n461[13]), .D0(n3948), .CI0(n3948), .A1(GND_net), .B1(n3748), 
            .C1(n461[14]), .D1(n6614), .CI1(n6614), .CO0(n6614), .CO1(n3950), 
            .S0(n3785[13]), .S1(n3785[14]));
    defparam add_3204_15.INIT0 = "0xc33c";
    defparam add_3204_15.INIT1 = "0xc33c";
    FA2 unary_minus_289_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1_2[0]), .D1(n6515), .CI1(n6515), 
        .CO0(n6515), .CO1(n3995), .S1(n461[0]));
    defparam unary_minus_289_add_3_1.INIT0 = "0xc33c";
    defparam unary_minus_289_add_3_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i14 (.D(n163[14]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[14]));
    defparam data_out__i14.REGSET = "SET";
    defparam data_out__i14.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_13 (.A0(GND_net), .B0(n3745), 
            .C0(n461[11]), .D0(n3946), .CI0(n3946), .A1(GND_net), .B1(n3746), 
            .C1(n461[12]), .D1(n6605), .CI1(n6605), .CO0(n6605), .CO1(n3948), 
            .S0(n3785[11]), .S1(n3785[12]));
    defparam add_3204_13.INIT0 = "0xc33c";
    defparam add_3204_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@1(103[26],104[55])" *) LUT4 i2325_2_lut (.A(accumulator[22]), 
            .B(accumulator[23]), .Z(n163[15]));
    defparam i2325_2_lut.INIT = "0xeeee";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_11 (.A0(GND_net), .B0(n3743), 
            .C0(n461[9]), .D0(n3944), .CI0(n3944), .A1(GND_net), .B1(n3744), 
            .C1(n461[10]), .D1(n6596), .CI1(n6596), .CO0(n6596), .CO1(n3946), 
            .S0(n3785[9]), .S1(n3785[10]));
    defparam add_3204_11.INIT0 = "0xc33c";
    defparam add_3204_11.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i1_1_lut (.A(oldest_sample_latched[0]), 
            .Z(n1_2[0]));
    defparam unary_minus_289_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i15_1_lut (.A(oldest_sample_latched[14]), 
            .Z(n1_2[14]));
    defparam unary_minus_289_inv_0_i15_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i13 (.D(n163[13]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[13]));
    defparam data_out__i13.REGSET = "SET";
    defparam data_out__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i12 (.D(n163[12]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[12]));
    defparam data_out__i12.REGSET = "SET";
    defparam data_out__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i3_1_lut (.A(oldest_sample_latched[2]), 
            .Z(n1_2[2]));
    defparam unary_minus_289_inv_0_i3_1_lut.INIT = "0x5555";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_9 (.A0(GND_net), .B0(n3741), 
            .C0(n461[7]), .D0(n3942), .CI0(n3942), .A1(GND_net), .B1(n3742), 
            .C1(n461[8]), .D1(n6587), .CI1(n6587), .CO0(n6587), .CO1(n3944), 
            .S0(n3785[7]), .S1(n3785[8]));
    defparam add_3204_9.INIT0 = "0xc33c";
    defparam add_3204_9.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i14_1_lut (.A(oldest_sample_latched[13]), 
            .Z(n1_2[13]));
    defparam unary_minus_289_inv_0_i14_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i11 (.D(n163[11]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[11]));
    defparam data_out__i11.REGSET = "SET";
    defparam data_out__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i10 (.D(n163[10]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[10]));
    defparam data_out__i10.REGSET = "SET";
    defparam data_out__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i2_1_lut (.A(oldest_sample_latched[1]), 
            .Z(n1_2[1]));
    defparam unary_minus_289_inv_0_i2_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i9 (.D(n163[9]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[9]));
    defparam data_out__i9.REGSET = "SET";
    defparam data_out__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i8 (.D(n163[8]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[8]));
    defparam data_out__i8.REGSET = "SET";
    defparam data_out__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i5_1_lut (.A(oldest_sample_latched[4]), 
            .Z(n1_2[4]));
    defparam unary_minus_289_inv_0_i5_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i7 (.D(n163[7]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[7]));
    defparam data_out__i7.REGSET = "SET";
    defparam data_out__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i4_1_lut (.A(oldest_sample_latched[3]), 
            .Z(n1_2[3]));
    defparam unary_minus_289_inv_0_i4_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i6 (.D(n163[6]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[6]));
    defparam data_out__i6.REGSET = "SET";
    defparam data_out__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i7_1_lut (.A(oldest_sample_latched[6]), 
            .Z(n1_2[6]));
    defparam unary_minus_289_inv_0_i7_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=83, LSE_RLINE=91, lineinfo="@1(51[15],118[8])" *) FD1P3XZ data_out__i1 (.D(n163[1]), 
            .SP(n1882), .CK(clk_48mhz), .SR(n2007), .Q(bass_sample[1]));
    defparam data_out__i1.REGSET = "SET";
    defparam data_out__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_19 (.A0(GND_net), 
            .B0(new_sample_held[15]), .C0(accumulator[17]), .D0(n3857), 
            .CI0(n3857), .A1(GND_net), .B1(new_sample_held[15]), .C1(accumulator[18]), 
            .D1(n6635), .CI1(n6635), .CO0(n6635), .CO1(n3859), .S0(n3751), 
            .S1(n3752));
    defparam add_532_2_add_1_19.INIT0 = "0xc33c";
    defparam add_532_2_add_1_19.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i6_1_lut (.A(oldest_sample_latched[5]), 
            .Z(n1_2[5]));
    defparam unary_minus_289_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_289_inv_0_i16_1_lut (.A(oldest_sample_latched[15]), 
            .Z(n1_2[15]));
    defparam unary_minus_289_inv_0_i16_1_lut.INIT = "0x5555";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_7 (.A0(GND_net), .B0(n3739), 
            .C0(n461[5]), .D0(n3940), .CI0(n3940), .A1(GND_net), .B1(n3740), 
            .C1(n461[6]), .D1(n6578), .CI1(n6578), .CO0(n6578), .CO1(n3942), 
            .S0(n3785[5]), .S1(n3785[6]));
    defparam add_3204_7.INIT0 = "0xc33c";
    defparam add_3204_7.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_5 (.A0(GND_net), .B0(n3737), 
            .C0(n461[3]), .D0(n3938), .CI0(n3938), .A1(GND_net), .B1(n3738), 
            .C1(n461[4]), .D1(n6569), .CI1(n6569), .CO0(n6569), .CO1(n3940), 
            .S0(n3785[3]), .S1(n3785[4]));
    defparam add_3204_5.INIT0 = "0xc33c";
    defparam add_3204_5.INIT1 = "0xc33c";
    (* lineinfo="@1(98[34],98[47])" *) FA2 add_66_add_5_7 (.A0(GND_net), .B0(write_ptr[5]), 
            .C0(GND_net), .D0(n3901), .CI0(n3901), .A1(GND_net), .B1(write_ptr[6]), 
            .C1(GND_net), .D1(n6662), .CI1(n6662), .CO0(n6662), .S0(n42[5]), 
            .S1(n42[6]));
    defparam add_66_add_5_7.INIT0 = "0xc33c";
    defparam add_66_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_3 (.A0(GND_net), .B0(n3735), 
            .C0(n461[1]), .D0(n3936), .CI0(n3936), .A1(GND_net), .B1(n3736), 
            .C1(n461[2]), .D1(n6560), .CI1(n6560), .CO0(n6560), .CO1(n3938), 
            .S0(n3785[1]), .S1(n3785[2]));
    defparam add_3204_3.INIT0 = "0xc33c";
    defparam add_3204_3.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_3204_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n3734), .C1(n461[0]), .D1(n6509), 
            .CI1(n6509), .CO0(n6509), .CO1(n3936), .S1(n3785[0]));
    defparam add_3204_1.INIT0 = "0xc33c";
    defparam add_3204_1.INIT1 = "0xc33c";
    (* lineinfo="@1(98[34],98[47])" *) FA2 add_66_add_5_5 (.A0(GND_net), .B0(write_ptr[3]), 
            .C0(GND_net), .D0(n3899), .CI0(n3899), .A1(GND_net), .B1(write_ptr[4]), 
            .C1(GND_net), .D1(n6659), .CI1(n6659), .CO0(n6659), .CO1(n3901), 
            .S0(n42[3]), .S1(n42[4]));
    defparam add_66_add_5_5.INIT0 = "0xc33c";
    defparam add_66_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(new_sample_held[0]), 
            .C1(accumulator[0]), .D1(n6512), .CI1(n6512), .CO0(n6512), 
            .CO1(n3841), .S1(n3734));
    defparam add_532_2_add_1_1.INIT0 = "0xc33c";
    defparam add_532_2_add_1_1.INIT1 = "0xc33c";
    (* lineinfo="@1(98[34],98[47])" *) FA2 add_66_add_5_3 (.A0(GND_net), .B0(write_ptr[1]), 
            .C0(GND_net), .D0(n3897), .CI0(n3897), .A1(GND_net), .B1(write_ptr[2]), 
            .C1(GND_net), .D1(n6656), .CI1(n6656), .CO0(n6656), .CO1(n3899), 
            .S0(n42[1]), .S1(n42[2]));
    defparam add_66_add_5_3.INIT0 = "0xc33c";
    defparam add_66_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@1(98[34],98[47])" *) FA2 add_66_add_5_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(write_ptr[0]), .C1(VCC_net), 
            .D1(n6518), .CI1(n6518), .CO0(n6518), .CO1(n3897), .S1(n42[0]));
    defparam add_66_add_5_1.INIT0 = "0xc33c";
    defparam add_66_add_5_1.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_17 (.A0(GND_net), 
            .B0(new_sample_held[15]), .C0(accumulator[15]), .D0(n3855), 
            .CI0(n3855), .A1(GND_net), .B1(new_sample_held[15]), .C1(accumulator[16]), 
            .D1(n6626), .CI1(n6626), .CO0(n6626), .CO1(n3857), .S0(n3749), 
            .S1(n3750));
    defparam add_532_2_add_1_17.INIT0 = "0xc33c";
    defparam add_532_2_add_1_17.INIT1 = "0xc33c";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_15 (.A0(GND_net), 
            .B0(new_sample_held[13]), .C0(accumulator[13]), .D0(n3853), 
            .CI0(n3853), .A1(GND_net), .B1(new_sample_held[14]), .C1(accumulator[14]), 
            .D1(n6617), .CI1(n6617), .CO0(n6617), .CO1(n3855), .S0(n3747), 
            .S1(n3748));
    defparam add_532_2_add_1_15.INIT0 = "0xc33c";
    defparam add_532_2_add_1_15.INIT1 = "0xc33c";
    (* lut_function="(!(A (D)+!A (B (D)+!B ((D)+!C))))", lineinfo="@1(60[13],116[20])" *) LUT4 i1_2_lut_4_lut (.A(state[0]), 
            .B(state[1]), .C(sample_valid), .D(state[2]), .Z(n2000));
    defparam i1_2_lut_4_lut.INIT = "0x00fe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(60[13],116[20])" *) LUT4 i1_2_lut_4_lut_adj_30 (.A(state[0]), 
            .B(state[1]), .C(sample_valid), .D(state[2]), .Z(n1995));
    defparam i1_2_lut_4_lut_adj_30.INIT = "0xfffe";
    (* lineinfo="@1(97[36],97[89])" *) FA2 add_532_2_add_1_5 (.A0(GND_net), 
            .B0(new_sample_held[3]), .C0(accumulator[3]), .D0(n3843), 
            .CI0(n3843), .A1(GND_net), .B1(new_sample_held[4]), .C1(accumulator[4]), 
            .D1(n6572), .CI1(n6572), .CO0(n6572), .CO1(n3845), .S0(n3737), 
            .S1(n3738));
    defparam add_532_2_add_1_5.INIT0 = "0xc33c";
    defparam add_532_2_add_1_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(60[13],116[20])" *) LUT4 i546_4_lut (.A(ram_addr[6]), 
            .B(write_ptr[6]), .C(sample_valid), .D(state[0]), .Z(n1));
    defparam i546_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@1(60[13],116[20])" *) LUT4 i4259_2_lut_3_lut (.A(state[0]), 
            .B(state[1]), .C(state[2]), .Z(n1997));
    defparam i4259_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2311_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[8]), .Z(n163[1]));
    defparam i2311_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2316_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[13]), .Z(n163[6]));
    defparam i2316_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C (D)+!C !(D)))))", lineinfo="@1(60[13],116[20])" *) LUT4 i835_4_lut (.A(sample_valid), 
            .B(state[0]), .C(state[2]), .D(state[1]), .Z(n1286));
    defparam i835_4_lut.INIT = "0x0332";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2317_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[14]), .Z(n163[7]));
    defparam i2317_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2318_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[15]), .Z(n163[8]));
    defparam i2318_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2319_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[16]), .Z(n163[9]));
    defparam i2319_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2320_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[17]), .Z(n163[10]));
    defparam i2320_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2321_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[18]), .Z(n163[11]));
    defparam i2321_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2315_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[12]), .Z(n163[5]));
    defparam i2315_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2295_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[7]), .Z(n163[0]));
    defparam i2295_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2314_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[11]), .Z(n163[4]));
    defparam i2314_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2313_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[10]), .Z(n163[3]));
    defparam i2313_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2312_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[9]), .Z(n163[2]));
    defparam i2312_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2324_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[21]), .Z(n163[14]));
    defparam i2324_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2323_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[20]), .Z(n163[13]));
    defparam i2323_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i2322_2_lut_3_lut (.A(accumulator[23]), 
            .B(accumulator[22]), .C(accumulator[19]), .Z(n163[12]));
    defparam i2322_2_lut_3_lut.INIT = "0xd0d0";
    VHI i2 (.Z(VCC_net));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\i_filter/ram", ECO_MEM_SIZE="[16, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B ram0 (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(GND_net), .RADDR6(ram_addr_6__N_214[6]), 
            .RADDR5(ram_addr_6__N_214[5]), .RADDR4(ram_addr_6__N_214[4]), 
            .RADDR3(ram_addr_6__N_214[3]), .RADDR2(ram_addr_6__N_214[2]), 
            .RADDR1(ram_addr_6__N_214[1]), .RADDR0(ram_addr_6__N_214[0]), 
            .WADDR10(GND_net), .WADDR9(GND_net), .WADDR8(GND_net), .WADDR7(GND_net), 
            .WADDR6(ram_addr[6]), .WADDR5(ram_addr[5]), .WADDR4(ram_addr[4]), 
            .WADDR3(ram_addr[3]), .WADDR2(ram_addr[2]), .WADDR1(ram_addr[1]), 
            .WADDR0(ram_addr[0]), .MASK_N15(GND_net), .MASK_N14(GND_net), 
            .MASK_N13(GND_net), .MASK_N12(GND_net), .MASK_N11(GND_net), 
            .MASK_N10(GND_net), .MASK_N9(GND_net), .MASK_N8(GND_net), 
            .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), .MASK_N4(GND_net), 
            .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), .MASK_N0(GND_net), 
            .WDATA15(ram_wdata[15]), .WDATA14(ram_wdata[14]), .WDATA13(ram_wdata[13]), 
            .WDATA12(ram_wdata[12]), .WDATA11(ram_wdata[11]), .WDATA10(ram_wdata[10]), 
            .WDATA9(ram_wdata[9]), .WDATA8(ram_wdata[8]), .WDATA7(ram_wdata[7]), 
            .WDATA6(ram_wdata[6]), .WDATA5(ram_wdata[5]), .WDATA4(ram_wdata[4]), 
            .WDATA3(ram_wdata[3]), .WDATA2(ram_wdata[2]), .WDATA1(ram_wdata[1]), 
            .WDATA0(ram_wdata[0]), .RCLKE(VCC_net), .RCLK(clk_48mhz), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(clk_48mhz), .WE(ram_wen), 
            .RDATA15(ram_rdata_15__N_221[15]), .RDATA14(ram_rdata_15__N_221[14]), 
            .RDATA13(ram_rdata_15__N_221[13]), .RDATA12(ram_rdata_15__N_221[12]), 
            .RDATA11(ram_rdata_15__N_221[11]), .RDATA10(ram_rdata_15__N_221[10]), 
            .RDATA9(ram_rdata_15__N_221[9]), .RDATA8(ram_rdata_15__N_221[8]), 
            .RDATA7(ram_rdata_15__N_221[7]), .RDATA6(ram_rdata_15__N_221[6]), 
            .RDATA5(ram_rdata_15__N_221[5]), .RDATA4(ram_rdata_15__N_221[4]), 
            .RDATA3(ram_rdata_15__N_221[3]), .RDATA2(ram_rdata_15__N_221[2]), 
            .RDATA1(ram_rdata_15__N_221[1]), .RDATA0(ram_rdata_15__N_221[0]));
    defparam ram0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam ram0.DATA_WIDTH_W = "16";
    defparam ram0.DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module spi_ctrl
//

module spi_ctrl (output \mosi_sync[1] , output [7:0]mix_value, input clk_48mhz, 
            output \cs_sync[1] , output \cs_sync[0] , input \sck_sync[0] , 
            output \sck_sync[1] , input n2056, input \mosi_sync[0] , input spi_cs_mix_pin_c);
    
    (* SET_AS_NETWORK="clk_48mhz", is_clock=1, lineinfo="@7(30[11],30[20])" *) wire clk_48mhz;
    wire [7:0]shift_reg;
    wire [2:0]bit_cnt;
    wire [1:0]cs_sync;
    wire sck_rising;
    
    wire n218, n216;
    wire [2:0]n12;
    wire [2:0]n181;
    
    wire n768, VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ shift_reg__i1 (.D(\mosi_sync[1] ), 
            .SP(n216), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[0]));
    defparam shift_reg__i1.REGSET = "RESET";
    defparam shift_reg__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ bit_cnt__i0 (.D(n12[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(\cs_sync[1] ), .Q(bit_cnt[0]));
    defparam bit_cnt__i0.REGSET = "RESET";
    defparam bit_cnt__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(10[15],14[8])" *) FD1P3XZ sck_sync_i1 (.D(\sck_sync[0] ), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(\sck_sync[1] ));
    defparam sck_sync_i1.REGSET = "RESET";
    defparam sck_sync_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ bit_cnt__i2 (.D(n181[2]), 
            .SP(n2056), .CK(clk_48mhz), .SR(\cs_sync[1] ), .Q(bit_cnt[2]));
    defparam bit_cnt__i2.REGSET = "RESET";
    defparam bit_cnt__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ bit_cnt__i1 (.D(n181[1]), 
            .SP(n2056), .CK(clk_48mhz), .SR(\cs_sync[1] ), .Q(bit_cnt[1]));
    defparam bit_cnt__i1.REGSET = "RESET";
    defparam bit_cnt__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(10[15],14[8])" *) FD1P3XZ mosi_sync_i1 (.D(\mosi_sync[0] ), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(\mosi_sync[1] ));
    defparam mosi_sync_i1.REGSET = "RESET";
    defparam mosi_sync_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(10[15],14[8])" *) FD1P3XZ cs_sync_i1 (.D(cs_sync[0]), 
            .SP(VCC_net), .CK(clk_48mhz), .SR(GND_net), .Q(\cs_sync[1] ));
    defparam cs_sync_i1.REGSET = "RESET";
    defparam cs_sync_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ shift_reg__i7 (.D(shift_reg[5]), 
            .SP(n216), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[6]));
    defparam shift_reg__i7.REGSET = "RESET";
    defparam shift_reg__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ shift_reg__i6 (.D(shift_reg[4]), 
            .SP(n216), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[5]));
    defparam shift_reg__i6.REGSET = "RESET";
    defparam shift_reg__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ shift_reg__i5 (.D(shift_reg[3]), 
            .SP(n216), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[4]));
    defparam shift_reg__i5.REGSET = "RESET";
    defparam shift_reg__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ shift_reg__i4 (.D(shift_reg[2]), 
            .SP(n216), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[3]));
    defparam shift_reg__i4.REGSET = "RESET";
    defparam shift_reg__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ shift_reg__i3 (.D(shift_reg[1]), 
            .SP(n216), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[2]));
    defparam shift_reg__i3.REGSET = "RESET";
    defparam shift_reg__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ shift_reg__i2 (.D(shift_reg[0]), 
            .SP(n216), .CK(clk_48mhz), .SR(GND_net), .Q(shift_reg[1]));
    defparam shift_reg__i2.REGSET = "RESET";
    defparam shift_reg__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ control_value_i0_i7 (.D(shift_reg[6]), 
            .SP(n218), .CK(clk_48mhz), .SR(GND_net), .Q(mix_value[7]));
    defparam control_value_i0_i7.REGSET = "RESET";
    defparam control_value_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ control_value_i0_i6 (.D(shift_reg[5]), 
            .SP(n218), .CK(clk_48mhz), .SR(GND_net), .Q(mix_value[6]));
    defparam control_value_i0_i6.REGSET = "RESET";
    defparam control_value_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ control_value_i0_i5 (.D(shift_reg[4]), 
            .SP(n218), .CK(clk_48mhz), .SR(GND_net), .Q(mix_value[5]));
    defparam control_value_i0_i5.REGSET = "RESET";
    defparam control_value_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ control_value_i0_i4 (.D(shift_reg[3]), 
            .SP(n218), .CK(clk_48mhz), .SR(GND_net), .Q(mix_value[4]));
    defparam control_value_i0_i4.REGSET = "RESET";
    defparam control_value_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ control_value_i0_i3 (.D(shift_reg[2]), 
            .SP(n218), .CK(clk_48mhz), .SR(GND_net), .Q(mix_value[3]));
    defparam control_value_i0_i3.REGSET = "RESET";
    defparam control_value_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ control_value_i0_i2 (.D(shift_reg[1]), 
            .SP(n218), .CK(clk_48mhz), .SR(GND_net), .Q(mix_value[2]));
    defparam control_value_i0_i2.REGSET = "RESET";
    defparam control_value_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ control_value_i0_i1 (.D(shift_reg[0]), 
            .SP(n218), .CK(clk_48mhz), .SR(GND_net), .Q(mix_value[1]));
    defparam control_value_i0_i1.REGSET = "RESET";
    defparam control_value_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(10[15],14[8])" *) IOL_B cs_sync_i0 (.PADDI(spi_cs_mix_pin_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(clk_48mhz), .OUTCLK(GND_net), .DI0(cs_sync[0]));
    defparam cs_sync_i0.LATCHIN = "NONE_REG";
    defparam cs_sync_i0.DDROUT = "NO";
    (* lut_function="(!(A+!(B)))", lineinfo="@5(16[23],16[61])" *) LUT4 sck_sync_0__I_0_2_lut (.A(\sck_sync[1] ), 
            .B(\sck_sync[0] ), .Z(sck_rising));
    defparam sck_sync_0__I_0_2_lut.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@5(29[24],29[35])" *) LUT4 i488_2_lut (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .Z(n768));
    defparam i488_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3_4_lut (.A(n768), .B(\cs_sync[1] ), 
            .C(sck_rising), .D(bit_cnt[2]), .Z(n218));
    defparam i3_4_lut.INIT = "0x2000";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@5(29[24],29[35])" *) LUT4 i486_2_lut (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .Z(n181[1]));
    defparam i486_2_lut.INIT = "0x6666";
    VLO i2 (.Z(GND_net));
    (* lut_function="(!(A (B (C))+!A !(B (C))))", lineinfo="@5(29[24],29[35])" *) LUT4 i493_2_lut_3_lut (.A(bit_cnt[2]), 
            .B(bit_cnt[1]), .C(bit_cnt[0]), .Z(n181[2]));
    defparam i493_2_lut_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@5(25[18],31[12])" *) LUT4 i91_2_lut_3_lut (.A(\sck_sync[1] ), 
            .B(\sck_sync[0] ), .C(\cs_sync[1] ), .Z(n216));
    defparam i91_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B+!(C))+!A !(B+!(C)))", lineinfo="@5(22[15],32[8])" *) LUT4 i535_2_lut_3_lut (.A(bit_cnt[0]), 
            .B(\sck_sync[1] ), .C(\sck_sync[0] ), .Z(n12[0]));
    defparam i535_2_lut_3_lut.INIT = "0x9a9a";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=59, LSE_RLINE=63, lineinfo="@5(22[15],32[8])" *) FD1P3XZ control_value_i0_i0 (.D(\mosi_sync[1] ), 
            .SP(n218), .CK(clk_48mhz), .SR(GND_net), .Q(mix_value[0]));
    defparam control_value_i0_i0.REGSET = "RESET";
    defparam control_value_i0_i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule
