

================================================================
== Vitis HLS Report for 'Block_entry2_proc1'
================================================================
* Date:           Tue May 21 09:38:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @ALU_operation_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %ALU_operation, i32 %ALU_operation"   --->   Operation 10 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @data_a_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %data_a, i32 %data_a"   --->   Operation 11 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @data_b_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %data_b, i32 %data_b"   --->   Operation 12 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 50, void @empty_25, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 50, void @empty_24, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 50, void @empty_23, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 50, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @data_result_str, i32 1, void @p_str, void @p_str, i32 50, i32 50, i32 %data_result, i32 %data_result"   --->   Operation 21 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c" [HLS/core.cpp:248]   --->   Operation 22 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [HLS/core.cpp:248]   --->   Operation 23 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a" [HLS/core.cpp:248]   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op" [HLS/core.cpp:248]   --->   Operation 25 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%selec_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %selec" [HLS/core.cpp:248]   --->   Operation 26 'read' 'selec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.23ns)   --->   "%switch_ln248 = switch i32 %selec_read, void %while.cond.i.preheader, i32 0, void %sw.bb, i32 1, void %sw.bb10, i32 2, void %sw.bb11" [HLS/core.cpp:248]   --->   Operation 27 'switch' 'switch_ln248' <Predicate = true> <Delay = 2.23>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln265 = call void @op_data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem3, i64 %op_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %ALU_operation, i32 %data_a, i32 %data_b, i32 %data_result" [HLS/core.cpp:265]   --->   Operation 28 'call' 'call_ln265' <Predicate = (selec_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln259 = call void @data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %data_a, i32 %data_b, i32 %data_result" [HLS/core.cpp:259]   --->   Operation 29 'call' 'call_ln259' <Predicate = (selec_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln253 = call void @operation, i32 %gmem3, i64 %op_read, i32 %ALU_operation_MEM, i32 %ALU_operation" [HLS/core.cpp:253]   --->   Operation 30 'call' 'call_ln253' <Predicate = (selec_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_63 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_63' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_a, i32 %data_a"   --->   Operation 32 'call' 'call_ln0' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln265 = call void @op_data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem3, i64 %op_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %ALU_operation, i32 %data_a, i32 %data_b, i32 %data_result" [HLS/core.cpp:265]   --->   Operation 33 'call' 'call_ln265' <Predicate = (selec_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln267 = br void %sw.epilog" [HLS/core.cpp:267]   --->   Operation 34 'br' 'br_ln267' <Predicate = (selec_read == 2)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln259 = call void @data_exe_wb, i32 %gmem0, i64 %a_read, i32 %gmem1, i64 %b_read, i32 %gmem2, i64 %c_read, i32 %ALU_operation_MEM, i32 %data_a, i32 %data_b, i32 %data_result" [HLS/core.cpp:259]   --->   Operation 35 'call' 'call_ln259' <Predicate = (selec_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln261 = br void %sw.epilog" [HLS/core.cpp:261]   --->   Operation 36 'br' 'br_ln261' <Predicate = (selec_read == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln253 = call void @operation, i32 %gmem3, i64 %op_read, i32 %ALU_operation_MEM, i32 %ALU_operation" [HLS/core.cpp:253]   --->   Operation 37 'call' 'call_ln253' <Predicate = (selec_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln255 = br void %sw.epilog" [HLS/core.cpp:255]   --->   Operation 38 'br' 'br_ln255' <Predicate = (selec_read == 0)> <Delay = 0.00>

State 3 <SV = 1> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_a, i32 %data_a"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_64 = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty_64' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_65 = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_b, i32 %data_b"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_b, i32 %data_b"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_66 = wait i32 @_ssdm_op_Wait"   --->   Operation 44 'wait' 'empty_66' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_67 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_op, i32 %ALU_operation"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_RAM_op, i32 %ALU_operation_MEM"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_FIFO_op, i32 %ALU_operation"   --->   Operation 48 'call' 'call_ln0' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry2_proc1_Pipeline_clear_RAM_op, i32 %ALU_operation_MEM"   --->   Operation 49 'call' 'call_ln0' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 50 'br' 'br_ln0' <Predicate = (selec_read != 0 & selec_read != 1 & selec_read != 2)> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.236ns
The critical path consists of the following:
	wire read operation ('selec_read', HLS/core.cpp:248) on port 'selec' (HLS/core.cpp:248) [31]  (0.000 ns)
	'call' operation 0 bit ('call_ln259', HLS/core.cpp:259) to 'data_exe_wb' [37]  (0.000 ns)
	blocking operation 2.2365 ns on control path)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
