TimeQuest Timing Analyzer report for AlgoBlocsMeasurements
Wed Apr 13 11:43:07 2022
Quartus Prime Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Slow 900mV 100C Model Fmax Summary
  8. Timing Closure Recommendations
  9. Slow 900mV 100C Model Setup Summary
 10. Slow 900mV 100C Model Hold Summary
 11. Slow 900mV 100C Model Recovery Summary
 12. Slow 900mV 100C Model Removal Summary
 13. Slow 900mV 100C Model Minimum Pulse Width Summary
 14. Slow 900mV 100C Model Metastability Summary
 15. Slow 900mV 100C Model CDC Viewer
 16. Slow 900mV 0C Model Fmax Summary
 17. Slow 900mV 0C Model Setup Summary
 18. Slow 900mV 0C Model Hold Summary
 19. Slow 900mV 0C Model Recovery Summary
 20. Slow 900mV 0C Model Removal Summary
 21. Slow 900mV 0C Model Minimum Pulse Width Summary
 22. Slow 900mV 0C Model Metastability Summary
 23. Slow 900mV 0C Model CDC Viewer
 24. Fast 900mV 100C Model Setup Summary
 25. Fast 900mV 100C Model Hold Summary
 26. Fast 900mV 100C Model Recovery Summary
 27. Fast 900mV 100C Model Removal Summary
 28. Fast 900mV 100C Model Minimum Pulse Width Summary
 29. Fast 900mV 100C Model Metastability Summary
 30. Fast 900mV 100C Model CDC Viewer
 31. Fast 900mV 0C Model Setup Summary
 32. Fast 900mV 0C Model Hold Summary
 33. Fast 900mV 0C Model Recovery Summary
 34. Fast 900mV 0C Model Removal Summary
 35. Fast 900mV 0C Model Minimum Pulse Width Summary
 36. Fast 900mV 0C Model Metastability Summary
 37. Fast 900mV 0C Model CDC Viewer
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 900mv 100c Model)
 42. Signal Integrity Metrics (Fast 900mv 0c Model)
 43. Setup Transfers
 44. Hold Transfers
 45. Recovery Transfers
 46. Removal Transfers
 47. Unconstrained Paths Summary
 48. Clock Status Summary
 49. Unconstrained Input Ports
 50. Unconstrained Output Ports
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                          ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition ;
; Timing Analyzer       ; TimeQuest Pro                                      ;
; Revision Name         ; AlgoBlocsMeasurements                              ;
; Device Family         ; Cyclone 10 GX                                      ;
; Device Name           ; 10CX220YF780E5G                                    ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Delay Model           ; Combined                                           ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------+
; SDC File List                                                                            ;
+-------------------------+----------+--------+--------------------------+-----------------+
; SDC File Path           ; Instance ; Status ; Read at                  ; Processing Time ;
+-------------------------+----------+--------+--------------------------+-----------------+
; measurements_config.sdc ;          ; OK     ; Wed Apr 13 11:42:46 2022 ; 00:00:01        ;
+-------------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Users/walca/OneDrive/These UCA Institut Pascal/Results/Scripts/CNN_Model_Profiler/).


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 900mV 100C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 74.96 MHz ; 74.96 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 900mV 100C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.341 ; -24.423            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.058 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 900mV 100C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 3.921 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 900mV 100C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.274 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 900mV 100C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 4.525 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Slow 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


------------------------------------
; Slow 900mV 100C Model CDC Viewer ;
------------------------------------
No clock transfers found.


+-------------------------------------------------+
; Slow 900mV 0C Model Fmax Summary                ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 74.68 MHz ; 74.68 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow 900mV 0C Model Setup Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clk   ; -3.390 ; -25.084          ;
+-------+--------+------------------+


+----------------------------------+
; Slow 900mV 0C Model Hold Summary ;
+-------+-------+------------------+
; Clock ; Slack ; End Point TNS    ;
+-------+-------+------------------+
; clk   ; 0.045 ; 0.000            ;
+-------+-------+------------------+


+--------------------------------------+
; Slow 900mV 0C Model Recovery Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 4.486 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------+
; Slow 900mV 0C Model Removal Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.279 ; 0.000               ;
+-------+-------+---------------------+


+-------------------------------------------------+
; Slow 900mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+---------------------------------+
; Clock ; Slack ; End Point TNS                   ;
+-------+-------+---------------------------------+
; clk   ; 4.434 ; 0.000                           ;
+-------+-------+---------------------------------+


---------------------------------------------
; Slow 900mV 0C Model Metastability Summary ;
---------------------------------------------
No synchronizer chains to report.


----------------------------------
; Slow 900mV 0C Model CDC Viewer ;
----------------------------------
No clock transfers found.


+-------------------------------------+
; Fast 900mV 100C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 1.516 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Fast 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.020 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Fast 900mV 100C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 5.200 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Fast 900mV 100C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.128 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Fast 900mV 100C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 4.626 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Fast 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


------------------------------------
; Fast 900mV 100C Model CDC Viewer ;
------------------------------------
No clock transfers found.


+-----------------------------------+
; Fast 900mV 0C Model Setup Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 2.422 ; 0.000             ;
+-------+-------+-------------------+


+----------------------------------+
; Fast 900mV 0C Model Hold Summary ;
+-------+-------+------------------+
; Clock ; Slack ; End Point TNS    ;
+-------+-------+------------------+
; clk   ; 0.019 ; 0.000            ;
+-------+-------+------------------+


+--------------------------------------+
; Fast 900mV 0C Model Recovery Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 6.188 ; 0.000                ;
+-------+-------+----------------------+


+-------------------------------------+
; Fast 900mV 0C Model Removal Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.111 ; 0.000               ;
+-------+-------+---------------------+


+-------------------------------------------------+
; Fast 900mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+---------------------------------+
; Clock ; Slack ; End Point TNS                   ;
+-------+-------+---------------------------------+
; clk   ; 4.637 ; 0.000                           ;
+-------+-------+---------------------------------+


---------------------------------------------
; Fast 900mV 0C Model Metastability Summary ;
---------------------------------------------
No synchronizer chains to report.


----------------------------------
; Fast 900mV 0C Model CDC Viewer ;
----------------------------------
No clock transfers found.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.390  ; 0.019 ; 3.921    ; 0.111   ; 4.434               ;
;  clk             ; -3.390  ; 0.019 ; 3.921    ; 0.111   ; 4.434               ;
; Design-wide TNS  ; -25.084 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -25.084 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out_data(0) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_data(1) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_data(2) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_data(3) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_data(4) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_data(5) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_data(6) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_data(7) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_dv      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_fv      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; select_i(6)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(7)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(8)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(9)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(10)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(11)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(12)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(13)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(14)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(15)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(16)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(17)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(18)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(19)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(20)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(21)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(22)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(23)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(24)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(25)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(26)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(27)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(28)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(29)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(30)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(31)   ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(8)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(16)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(5)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(3)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(4)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(0)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(1)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; select_i(2)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; reset_n        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; enable         ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_fv          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_dv          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(17)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(18)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(19)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(22)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(20)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(21)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(23)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(9)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(10)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(11)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(12)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(13)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(14)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(15)    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; in_data(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out_data(0) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_data(1) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_data(2) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_data(3) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_data(4) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_data(5) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_data(6) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_data(7) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_dv      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
; out_fv      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 4.43e-06 V                   ; 1.7 V               ; -0.0552 V           ; 0.108 V                              ; 0.08 V                               ; 2.35e-10 s                  ; 2.24e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 4.43e-06 V                  ; 1.7 V              ; -0.0552 V          ; 0.108 V                             ; 0.08 V                              ; 2.35e-10 s                 ; 2.24e-10 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out_data(0) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_data(1) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_data(2) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_data(3) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_data(4) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_data(5) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_data(6) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_data(7) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_dv      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
; out_fv      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.89 V                       ; 3.2e-07 V                    ; 2 V                 ; -0.181 V            ; 0.163 V                              ; 0.18 V                               ; 1.29e-10 s                  ; 1.22e-10 s                  ; No                         ; No                         ; 1.89 V                      ; 3.2e-07 V                   ; 2 V                ; -0.181 V           ; 0.163 V                             ; 0.18 V                              ; 1.29e-10 s                 ; 1.22e-10 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 9805563  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 9805563  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 9293     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 9293     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 0      ; 0      ;
; Unconstrained Input Ports       ; 8      ; 8      ;
; Unconstrained Input Port Paths  ; 148603 ; 148603 ;
; Unconstrained Output Ports      ; 8      ; 8      ;
; Unconstrained Output Port Paths ; 48     ; 48     ;
+---------------------------------+--------+--------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; enable      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; enable      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select_i[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition
    Info: Processing started: Wed Apr 13 11:42:01 2022
Info: Command: quartus_sta AlgoBlocsMeasurements -c AlgoBlocsMeasurements --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:06
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'measurements_config.sdc'
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (19449): Reading SDC files elapsed 00:00:01.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.341             -24.423 clk 
Info (332146): Worst-case hold slack is 0.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.058               0.000 clk 
Info (332146): Worst-case recovery slack is 3.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.921               0.000 clk 
Info (332146): Worst-case removal slack is 0.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.274               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.525               0.000 clk 
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -3.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.390             -25.084 clk 
Info (332146): Worst-case hold slack is 0.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.045               0.000 clk 
Info (332146): Worst-case recovery slack is 4.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.486               0.000 clk 
Info (332146): Worst-case removal slack is 0.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.279               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.434               0.000 clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 1.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.516               0.000 clk 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 clk 
Info (332146): Worst-case recovery slack is 5.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.200               0.000 clk 
Info (332146): Worst-case removal slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.626               0.000 clk 
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 2.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.422               0.000 clk 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 clk 
Info (332146): Worst-case recovery slack is 6.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.188               0.000 clk 
Info (332146): Worst-case removal slack is 0.111
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.111               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 4.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.637               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 10275 megabytes
    Info: Processing ended: Wed Apr 13 11:43:18 2022
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:04:42
Info (19538): Reading SDC files took 00:00:01 cumulatively in this process.


