// Seed: 2698899017
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd23
);
  logic _id_1 = 1 - 1 * id_1;
  always @(id_1 or posedge id_1) begin
    id_1 <= 1;
    SystemTFIdentifier(id_1);
    case (1)
      id_1: begin
        id_1 <= 1;
        id_1[1+id_1[1] : id_1[id_1]] <= #1 1;
        if (id_1) if (1) id_1 <= 1;
      end
      1: id_1 = 1;
      1: begin
        id_1 <= id_1;
        id_1 = id_1[id_1];
        id_1 <= 1;
        SystemTFIdentifier(id_1);
        SystemTFIdentifier;
      end
    endcase
  end
  initial
    if (id_1 || 1) begin
      for (id_1 = id_1; 1; id_1 = 'b0 - 1) begin
        id_1 <= 1 - id_1 ? 1 : 1;
      end
    end
endmodule
