<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_dc_8to32_dyn" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2013 03 30 18:53:37.427" version="5.4" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_dc_8to32_dyn.lpc" type="lpc" modified="2013 03 30 18:53:35.000"/>
		<File name="fifo_dc_8to32_dyn.vhd" type="top_level_vhdl" modified="2013 03 30 18:53:35.000"/>
		<File name="fifo_dc_8to32_dyn_tmpl.vhd" type="template_vhdl" modified="2013 03 30 18:53:35.000"/>
		<File name="tb_fifo_dc_8to32_dyn_tmpl.vhd" type="testbench_vhdl" modified="2013 03 30 18:53:35.000"/>
  </Package>
</DiamondModule>
