
Embedded_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000308c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08003198  08003198  00013198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003324  08003324  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08003324  08003324  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003324  08003324  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003324  08003324  00013324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003328  08003328  00013328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800332c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  2000007c  080033a8  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  080033a8  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007087  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000180a  00000000  00000000  0002712c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000640  00000000  00000000  00028938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000578  00000000  00000000  00028f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017136  00000000  00000000  000294f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000076b7  00000000  00000000  00040626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008382b  00000000  00000000  00047cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cb508  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ba8  00000000  00000000  000cb55c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003180 	.word	0x08003180

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08003180 	.word	0x08003180

0800014c <LCD_EnablePulse>:

/* ============================================================= */
/* --- LCD FUNCTIONS ---                                         */
/* ============================================================= */

static void LCD_EnablePulse(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_PORT, EN_PIN, GPIO_PIN_SET);
 8000150:	2201      	movs	r2, #1
 8000152:	2102      	movs	r1, #2
 8000154:	4807      	ldr	r0, [pc, #28]	; (8000174 <LCD_EnablePulse+0x28>)
 8000156:	f001 fddb 	bl	8001d10 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800015a:	2001      	movs	r0, #1
 800015c:	f000 fe50 	bl	8000e00 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_PORT, EN_PIN, GPIO_PIN_RESET);
 8000160:	2200      	movs	r2, #0
 8000162:	2102      	movs	r1, #2
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <LCD_EnablePulse+0x28>)
 8000166:	f001 fdd3 	bl	8001d10 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800016a:	2001      	movs	r0, #1
 800016c:	f000 fe48 	bl	8000e00 <HAL_Delay>
}
 8000170:	bf00      	nop
 8000172:	bd80      	pop	{r7, pc}
 8000174:	40010c00 	.word	0x40010c00

08000178 <LCD_Send4Bit>:

static void LCD_Send4Bit(uint8_t data) {
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	4603      	mov	r3, r0
 8000180:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, D4_PIN, (data >> 0) & 0x01);
 8000182:	79fb      	ldrb	r3, [r7, #7]
 8000184:	f003 0301 	and.w	r3, r3, #1
 8000188:	b2db      	uxtb	r3, r3
 800018a:	461a      	mov	r2, r3
 800018c:	2104      	movs	r1, #4
 800018e:	4815      	ldr	r0, [pc, #84]	; (80001e4 <LCD_Send4Bit+0x6c>)
 8000190:	f001 fdbe 	bl	8001d10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D5_PIN, (data >> 1) & 0x01);
 8000194:	79fb      	ldrb	r3, [r7, #7]
 8000196:	085b      	lsrs	r3, r3, #1
 8000198:	b2db      	uxtb	r3, r3
 800019a:	f003 0301 	and.w	r3, r3, #1
 800019e:	b2db      	uxtb	r3, r3
 80001a0:	461a      	mov	r2, r3
 80001a2:	2108      	movs	r1, #8
 80001a4:	480f      	ldr	r0, [pc, #60]	; (80001e4 <LCD_Send4Bit+0x6c>)
 80001a6:	f001 fdb3 	bl	8001d10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D6_PIN, (data >> 2) & 0x01);
 80001aa:	79fb      	ldrb	r3, [r7, #7]
 80001ac:	089b      	lsrs	r3, r3, #2
 80001ae:	b2db      	uxtb	r3, r3
 80001b0:	f003 0301 	and.w	r3, r3, #1
 80001b4:	b2db      	uxtb	r3, r3
 80001b6:	461a      	mov	r2, r3
 80001b8:	2110      	movs	r1, #16
 80001ba:	480a      	ldr	r0, [pc, #40]	; (80001e4 <LCD_Send4Bit+0x6c>)
 80001bc:	f001 fda8 	bl	8001d10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D7_PIN, (data >> 3) & 0x01);
 80001c0:	79fb      	ldrb	r3, [r7, #7]
 80001c2:	08db      	lsrs	r3, r3, #3
 80001c4:	b2db      	uxtb	r3, r3
 80001c6:	f003 0301 	and.w	r3, r3, #1
 80001ca:	b2db      	uxtb	r3, r3
 80001cc:	461a      	mov	r2, r3
 80001ce:	2120      	movs	r1, #32
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <LCD_Send4Bit+0x6c>)
 80001d2:	f001 fd9d 	bl	8001d10 <HAL_GPIO_WritePin>
    LCD_EnablePulse();
 80001d6:	f7ff ffb9 	bl	800014c <LCD_EnablePulse>
}
 80001da:	bf00      	nop
 80001dc:	3708      	adds	r7, #8
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	40010c00 	.word	0x40010c00

080001e8 <LCD_SendCommand>:

static void LCD_SendCommand(uint8_t cmd) {
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, RS_PIN, GPIO_PIN_RESET);
 80001f2:	2200      	movs	r2, #0
 80001f4:	2101      	movs	r1, #1
 80001f6:	480a      	ldr	r0, [pc, #40]	; (8000220 <LCD_SendCommand+0x38>)
 80001f8:	f001 fd8a 	bl	8001d10 <HAL_GPIO_WritePin>
    LCD_Send4Bit(cmd >> 4);
 80001fc:	79fb      	ldrb	r3, [r7, #7]
 80001fe:	091b      	lsrs	r3, r3, #4
 8000200:	b2db      	uxtb	r3, r3
 8000202:	4618      	mov	r0, r3
 8000204:	f7ff ffb8 	bl	8000178 <LCD_Send4Bit>
    LCD_Send4Bit(cmd & 0x0F);
 8000208:	79fb      	ldrb	r3, [r7, #7]
 800020a:	f003 030f 	and.w	r3, r3, #15
 800020e:	b2db      	uxtb	r3, r3
 8000210:	4618      	mov	r0, r3
 8000212:	f7ff ffb1 	bl	8000178 <LCD_Send4Bit>
}
 8000216:	bf00      	nop
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	40010c00 	.word	0x40010c00

08000224 <LCD_SendData>:

static void LCD_SendData(uint8_t data) {
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, RS_PIN, GPIO_PIN_SET);
 800022e:	2201      	movs	r2, #1
 8000230:	2101      	movs	r1, #1
 8000232:	480a      	ldr	r0, [pc, #40]	; (800025c <LCD_SendData+0x38>)
 8000234:	f001 fd6c 	bl	8001d10 <HAL_GPIO_WritePin>
    LCD_Send4Bit(data >> 4);
 8000238:	79fb      	ldrb	r3, [r7, #7]
 800023a:	091b      	lsrs	r3, r3, #4
 800023c:	b2db      	uxtb	r3, r3
 800023e:	4618      	mov	r0, r3
 8000240:	f7ff ff9a 	bl	8000178 <LCD_Send4Bit>
    LCD_Send4Bit(data & 0x0F);
 8000244:	79fb      	ldrb	r3, [r7, #7]
 8000246:	f003 030f 	and.w	r3, r3, #15
 800024a:	b2db      	uxtb	r3, r3
 800024c:	4618      	mov	r0, r3
 800024e:	f7ff ff93 	bl	8000178 <LCD_Send4Bit>
}
 8000252:	bf00      	nop
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40010c00 	.word	0x40010c00

08000260 <LCD_Init>:

void LCD_Init(void) {
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
    HAL_Delay(50);              // Wait for LCD power-up
 8000264:	2032      	movs	r0, #50	; 0x32
 8000266:	f000 fdcb 	bl	8000e00 <HAL_Delay>
    LCD_SendCommand(0x02);      // 4-bit mode
 800026a:	2002      	movs	r0, #2
 800026c:	f7ff ffbc 	bl	80001e8 <LCD_SendCommand>
    LCD_SendCommand(0x28);      // 2 lines, 5x7 font
 8000270:	2028      	movs	r0, #40	; 0x28
 8000272:	f7ff ffb9 	bl	80001e8 <LCD_SendCommand>
    LCD_SendCommand(0x0C);      // Display ON, cursor OFF
 8000276:	200c      	movs	r0, #12
 8000278:	f7ff ffb6 	bl	80001e8 <LCD_SendCommand>
    LCD_SendCommand(0x06);      // Auto-increment cursor
 800027c:	2006      	movs	r0, #6
 800027e:	f7ff ffb3 	bl	80001e8 <LCD_SendCommand>
    LCD_SendCommand(0x01);      // Clear display
 8000282:	2001      	movs	r0, #1
 8000284:	f7ff ffb0 	bl	80001e8 <LCD_SendCommand>
    HAL_Delay(2);
 8000288:	2002      	movs	r0, #2
 800028a:	f000 fdb9 	bl	8000e00 <HAL_Delay>
}
 800028e:	bf00      	nop
 8000290:	bd80      	pop	{r7, pc}

08000292 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8000292:	b580      	push	{r7, lr}
 8000294:	b082      	sub	sp, #8
 8000296:	af00      	add	r7, sp, #0
 8000298:	4603      	mov	r3, r0
 800029a:	460a      	mov	r2, r1
 800029c:	71fb      	strb	r3, [r7, #7]
 800029e:	4613      	mov	r3, r2
 80002a0:	71bb      	strb	r3, [r7, #6]
    LCD_SendCommand((row == 0 ? 0x80 : 0xC0) + col);
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d101      	bne.n	80002ac <LCD_SetCursor+0x1a>
 80002a8:	2280      	movs	r2, #128	; 0x80
 80002aa:	e000      	b.n	80002ae <LCD_SetCursor+0x1c>
 80002ac:	22c0      	movs	r2, #192	; 0xc0
 80002ae:	79bb      	ldrb	r3, [r7, #6]
 80002b0:	4413      	add	r3, r2
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	4618      	mov	r0, r3
 80002b6:	f7ff ff97 	bl	80001e8 <LCD_SendCommand>
}
 80002ba:	bf00      	nop
 80002bc:	3708      	adds	r7, #8
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}

080002c2 <LCD_WriteString>:

void LCD_WriteString(const char *str) {
 80002c2:	b580      	push	{r7, lr}
 80002c4:	b082      	sub	sp, #8
 80002c6:	af00      	add	r7, sp, #0
 80002c8:	6078      	str	r0, [r7, #4]
    while (*str) {
 80002ca:	e006      	b.n	80002da <LCD_WriteString+0x18>
        LCD_SendData(*str++);
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	1c5a      	adds	r2, r3, #1
 80002d0:	607a      	str	r2, [r7, #4]
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	4618      	mov	r0, r3
 80002d6:	f7ff ffa5 	bl	8000224 <LCD_SendData>
    while (*str) {
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d1f4      	bne.n	80002cc <LCD_WriteString+0xa>
    }
}
 80002e2:	bf00      	nop
 80002e4:	bf00      	nop
 80002e6:	3708      	adds	r7, #8
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <LCD_WriteStringPadded>:

/**
 * @brief Write string padded to exact width (prevents ghost characters)
 */
void LCD_WriteStringPadded(const char *str, uint8_t width) {
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b084      	sub	sp, #16
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	460b      	mov	r3, r1
 80002f6:	70fb      	strb	r3, [r7, #3]
    uint8_t written = 0;
 80002f8:	2300      	movs	r3, #0
 80002fa:	73fb      	strb	r3, [r7, #15]
    while (*str && written < width) {
 80002fc:	e009      	b.n	8000312 <LCD_WriteStringPadded+0x26>
        LCD_SendData(*str++);
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	1c5a      	adds	r2, r3, #1
 8000302:	607a      	str	r2, [r7, #4]
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	4618      	mov	r0, r3
 8000308:	f7ff ff8c 	bl	8000224 <LCD_SendData>
        written++;
 800030c:	7bfb      	ldrb	r3, [r7, #15]
 800030e:	3301      	adds	r3, #1
 8000310:	73fb      	strb	r3, [r7, #15]
    while (*str && written < width) {
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d00a      	beq.n	8000330 <LCD_WriteStringPadded+0x44>
 800031a:	7bfa      	ldrb	r2, [r7, #15]
 800031c:	78fb      	ldrb	r3, [r7, #3]
 800031e:	429a      	cmp	r2, r3
 8000320:	d3ed      	bcc.n	80002fe <LCD_WriteStringPadded+0x12>
    }
    while (written < width) {
 8000322:	e005      	b.n	8000330 <LCD_WriteStringPadded+0x44>
        LCD_SendData(' ');
 8000324:	2020      	movs	r0, #32
 8000326:	f7ff ff7d 	bl	8000224 <LCD_SendData>
        written++;
 800032a:	7bfb      	ldrb	r3, [r7, #15]
 800032c:	3301      	adds	r3, #1
 800032e:	73fb      	strb	r3, [r7, #15]
    while (written < width) {
 8000330:	7bfa      	ldrb	r2, [r7, #15]
 8000332:	78fb      	ldrb	r3, [r7, #3]
 8000334:	429a      	cmp	r2, r3
 8000336:	d3f5      	bcc.n	8000324 <LCD_WriteStringPadded+0x38>
    }
}
 8000338:	bf00      	nop
 800033a:	bf00      	nop
 800033c:	3710      	adds	r7, #16
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}

08000342 <LCD_Clear>:

void LCD_Clear(void) {
 8000342:	b580      	push	{r7, lr}
 8000344:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x01);
 8000346:	2001      	movs	r0, #1
 8000348:	f7ff ff4e 	bl	80001e8 <LCD_SendCommand>
    HAL_Delay(2);
 800034c:	2002      	movs	r0, #2
 800034e:	f000 fd57 	bl	8000e00 <HAL_Delay>
}
 8000352:	bf00      	nop
 8000354:	bd80      	pop	{r7, pc}
	...

08000358 <Read_ADC_Channel>:

/* ============================================================= */
/* --- ADC FUNCTIONS ---                                         */
/* ============================================================= */

uint16_t Read_ADC_Channel(uint32_t Channel) {
 8000358:	b580      	push	{r7, lr}
 800035a:	b086      	sub	sp, #24
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000360:	f107 0308 	add.w	r3, r7, #8
 8000364:	2200      	movs	r2, #0
 8000366:	601a      	str	r2, [r3, #0]
 8000368:	605a      	str	r2, [r3, #4]
 800036a:	609a      	str	r2, [r3, #8]
    sConfig.Channel = Channel;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000370:	2301      	movs	r3, #1
 8000372:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000374:	2307      	movs	r3, #7
 8000376:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000378:	f107 0308 	add.w	r3, r7, #8
 800037c:	4619      	mov	r1, r3
 800037e:	480b      	ldr	r0, [pc, #44]	; (80003ac <Read_ADC_Channel+0x54>)
 8000380:	f001 f826 	bl	80013d0 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc1);
 8000384:	4809      	ldr	r0, [pc, #36]	; (80003ac <Read_ADC_Channel+0x54>)
 8000386:	f000 fe37 	bl	8000ff8 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 800038a:	2164      	movs	r1, #100	; 0x64
 800038c:	4807      	ldr	r0, [pc, #28]	; (80003ac <Read_ADC_Channel+0x54>)
 800038e:	f000 ff0d 	bl	80011ac <HAL_ADC_PollForConversion>
    uint16_t val = HAL_ADC_GetValue(&hadc1);
 8000392:	4806      	ldr	r0, [pc, #24]	; (80003ac <Read_ADC_Channel+0x54>)
 8000394:	f001 f810 	bl	80013b8 <HAL_ADC_GetValue>
 8000398:	4603      	mov	r3, r0
 800039a:	82fb      	strh	r3, [r7, #22]
    HAL_ADC_Stop(&hadc1);
 800039c:	4803      	ldr	r0, [pc, #12]	; (80003ac <Read_ADC_Channel+0x54>)
 800039e:	f000 fed9 	bl	8001154 <HAL_ADC_Stop>
    return val;
 80003a2:	8afb      	ldrh	r3, [r7, #22]
}
 80003a4:	4618      	mov	r0, r3
 80003a6:	3718      	adds	r7, #24
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	200000c4 	.word	0x200000c4

080003b0 <Check_Sensor_Fault>:
/* ============================================================= */

/**
 * @brief Check for sensor hardware faults based on raw ADC value
 */
AlarmCode_t Check_Sensor_Fault(uint16_t raw_adc) {
 80003b0:	b480      	push	{r7}
 80003b2:	b083      	sub	sp, #12
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	80fb      	strh	r3, [r7, #6]
    if (raw_adc < ADC_SENSOR_MIN) {
 80003ba:	88fb      	ldrh	r3, [r7, #6]
 80003bc:	2b09      	cmp	r3, #9
 80003be:	d801      	bhi.n	80003c4 <Check_Sensor_Fault+0x14>
        return ALARM_SENSOR_OPEN;
 80003c0:	2301      	movs	r3, #1
 80003c2:	e006      	b.n	80003d2 <Check_Sensor_Fault+0x22>
    }
    if (raw_adc > ADC_SENSOR_MAX) {
 80003c4:	88fb      	ldrh	r3, [r7, #6]
 80003c6:	f5b3 6f7f 	cmp.w	r3, #4080	; 0xff0
 80003ca:	d901      	bls.n	80003d0 <Check_Sensor_Fault+0x20>
        return ALARM_SENSOR_SHORT;
 80003cc:	2302      	movs	r3, #2
 80003ce:	e000      	b.n	80003d2 <Check_Sensor_Fault+0x22>
    }
    return ALARM_NONE;
 80003d0:	2300      	movs	r3, #0
}
 80003d2:	4618      	mov	r0, r3
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bc80      	pop	{r7}
 80003da:	4770      	bx	lr

080003dc <Check_Absolute_Limits>:

/**
 * @brief Check if temperature is within absolute safe bounds
 */
AlarmCode_t Check_Absolute_Limits(int temp_celsius) {
 80003dc:	b480      	push	{r7}
 80003de:	b083      	sub	sp, #12
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
    if (temp_celsius > TEMP_ABSOLUTE_MAX) {
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80003ea:	dd01      	ble.n	80003f0 <Check_Absolute_Limits+0x14>
        return ALARM_OVERHEAT;
 80003ec:	2303      	movs	r3, #3
 80003ee:	e006      	b.n	80003fe <Check_Absolute_Limits+0x22>
    }
    if (temp_celsius < TEMP_ABSOLUTE_MIN) {
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	f113 0f0a 	cmn.w	r3, #10
 80003f6:	da01      	bge.n	80003fc <Check_Absolute_Limits+0x20>
        return ALARM_UNDERHEAT;
 80003f8:	2304      	movs	r3, #4
 80003fa:	e000      	b.n	80003fe <Check_Absolute_Limits+0x22>
    }
    return ALARM_NONE;
 80003fc:	2300      	movs	r3, #0
}
 80003fe:	4618      	mov	r0, r3
 8000400:	370c      	adds	r7, #12
 8000402:	46bd      	mov	sp, r7
 8000404:	bc80      	pop	{r7}
 8000406:	4770      	bx	lr

08000408 <Check_Rate_Of_Change>:

/**
 * @brief Update history buffer and check rate of change
 */
AlarmCode_t Check_Rate_Of_Change(int new_temp) {
 8000408:	b480      	push	{r7}
 800040a:	b085      	sub	sp, #20
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
    // Get oldest sample BEFORE overwriting
    int old_temp = temp_history[history_index];
 8000410:	4b22      	ldr	r3, [pc, #136]	; (800049c <Check_Rate_Of_Change+0x94>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	461a      	mov	r2, r3
 8000416:	4b22      	ldr	r3, [pc, #136]	; (80004a0 <Check_Rate_Of_Change+0x98>)
 8000418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800041c:	60fb      	str	r3, [r7, #12]

    // Update circular buffer
    temp_history[history_index] = new_temp;
 800041e:	4b1f      	ldr	r3, [pc, #124]	; (800049c <Check_Rate_Of_Change+0x94>)
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	4619      	mov	r1, r3
 8000424:	4a1e      	ldr	r2, [pc, #120]	; (80004a0 <Check_Rate_Of_Change+0x98>)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    history_index = (history_index + 1) % SAMPLES_PER_SECOND;
 800042c:	4b1b      	ldr	r3, [pc, #108]	; (800049c <Check_Rate_Of_Change+0x94>)
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	1c5a      	adds	r2, r3, #1
 8000432:	4b1c      	ldr	r3, [pc, #112]	; (80004a4 <Check_Rate_Of_Change+0x9c>)
 8000434:	fb83 1302 	smull	r1, r3, r3, r2
 8000438:	1059      	asrs	r1, r3, #1
 800043a:	17d3      	asrs	r3, r2, #31
 800043c:	1ac9      	subs	r1, r1, r3
 800043e:	460b      	mov	r3, r1
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	440b      	add	r3, r1
 8000444:	1ad1      	subs	r1, r2, r3
 8000446:	b2ca      	uxtb	r2, r1
 8000448:	4b14      	ldr	r3, [pc, #80]	; (800049c <Check_Rate_Of_Change+0x94>)
 800044a:	701a      	strb	r2, [r3, #0]

    // Wait for buffer to fill (1 second startup delay)
    if (!history_filled) {
 800044c:	4b16      	ldr	r3, [pc, #88]	; (80004a8 <Check_Rate_Of_Change+0xa0>)
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d10e      	bne.n	8000472 <Check_Rate_Of_Change+0x6a>
        static uint8_t sample_count = 0;
        sample_count++;
 8000454:	4b15      	ldr	r3, [pc, #84]	; (80004ac <Check_Rate_Of_Change+0xa4>)
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	3301      	adds	r3, #1
 800045a:	b2da      	uxtb	r2, r3
 800045c:	4b13      	ldr	r3, [pc, #76]	; (80004ac <Check_Rate_Of_Change+0xa4>)
 800045e:	701a      	strb	r2, [r3, #0]
        if (sample_count >= SAMPLES_PER_SECOND) {
 8000460:	4b12      	ldr	r3, [pc, #72]	; (80004ac <Check_Rate_Of_Change+0xa4>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	2b04      	cmp	r3, #4
 8000466:	d902      	bls.n	800046e <Check_Rate_Of_Change+0x66>
            history_filled = 1;
 8000468:	4b0f      	ldr	r3, [pc, #60]	; (80004a8 <Check_Rate_Of_Change+0xa0>)
 800046a:	2201      	movs	r2, #1
 800046c:	701a      	strb	r2, [r3, #0]
        }
        return ALARM_NONE;
 800046e:	2300      	movs	r3, #0
 8000470:	e00f      	b.n	8000492 <Check_Rate_Of_Change+0x8a>
    }

    // Calculate rate (buffer holds 1 second of data)
    int rate_per_second = new_temp - old_temp;
 8000472:	687a      	ldr	r2, [r7, #4]
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	1ad3      	subs	r3, r2, r3
 8000478:	60bb      	str	r3, [r7, #8]

    if (rate_per_second > RATE_OF_RISE_MAX) {
 800047a:	68bb      	ldr	r3, [r7, #8]
 800047c:	2b1e      	cmp	r3, #30
 800047e:	dd01      	ble.n	8000484 <Check_Rate_Of_Change+0x7c>
        return ALARM_RATE_RISE;
 8000480:	2305      	movs	r3, #5
 8000482:	e006      	b.n	8000492 <Check_Rate_Of_Change+0x8a>
    }
    if (rate_per_second < -RATE_OF_FALL_MAX) {
 8000484:	68bb      	ldr	r3, [r7, #8]
 8000486:	f113 0f32 	cmn.w	r3, #50	; 0x32
 800048a:	da01      	bge.n	8000490 <Check_Rate_Of_Change+0x88>
        return ALARM_RATE_FALL;
 800048c:	2306      	movs	r3, #6
 800048e:	e000      	b.n	8000492 <Check_Rate_Of_Change+0x8a>
    }

    return ALARM_NONE;
 8000490:	2300      	movs	r3, #0
}
 8000492:	4618      	mov	r0, r3
 8000494:	3714      	adds	r7, #20
 8000496:	46bd      	mov	sp, r7
 8000498:	bc80      	pop	{r7}
 800049a:	4770      	bx	lr
 800049c:	200000b0 	.word	0x200000b0
 80004a0:	2000009c 	.word	0x2000009c
 80004a4:	66666667 	.word	0x66666667
 80004a8:	200000b1 	.word	0x200000b1
 80004ac:	200000b5 	.word	0x200000b5

080004b0 <Run_Anomaly_Detection>:
//}

/**
 * @brief Master anomaly check - runs all detection algorithms in priority order
 */
AlarmCode_t Run_Anomaly_Detection(uint16_t raw_adc, int temp_celsius, uint8_t heater_active) {
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	4603      	mov	r3, r0
 80004b8:	6039      	str	r1, [r7, #0]
 80004ba:	80fb      	strh	r3, [r7, #6]
 80004bc:	4613      	mov	r3, r2
 80004be:	717b      	strb	r3, [r7, #5]
    AlarmCode_t alarm;

    // Priority 1: Sensor hardware fault (can't trust data)
    alarm = Check_Sensor_Fault(raw_adc);
 80004c0:	88fb      	ldrh	r3, [r7, #6]
 80004c2:	4618      	mov	r0, r3
 80004c4:	f7ff ff74 	bl	80003b0 <Check_Sensor_Fault>
 80004c8:	4603      	mov	r3, r0
 80004ca:	73fb      	strb	r3, [r7, #15]
    if (alarm != ALARM_NONE) return alarm;
 80004cc:	7bfb      	ldrb	r3, [r7, #15]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <Run_Anomaly_Detection+0x26>
 80004d2:	7bfb      	ldrb	r3, [r7, #15]
 80004d4:	e014      	b.n	8000500 <Run_Anomaly_Detection+0x50>

    // Priority 2: Absolute limits (immediate danger)
    alarm = Check_Absolute_Limits(temp_celsius);
 80004d6:	6838      	ldr	r0, [r7, #0]
 80004d8:	f7ff ff80 	bl	80003dc <Check_Absolute_Limits>
 80004dc:	4603      	mov	r3, r0
 80004de:	73fb      	strb	r3, [r7, #15]
    if (alarm != ALARM_NONE) return alarm;
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d001      	beq.n	80004ea <Run_Anomaly_Detection+0x3a>
 80004e6:	7bfb      	ldrb	r3, [r7, #15]
 80004e8:	e00a      	b.n	8000500 <Run_Anomaly_Detection+0x50>

    // Priority 3: Rate of change (developing danger)
    alarm = Check_Rate_Of_Change(temp_celsius);
 80004ea:	6838      	ldr	r0, [r7, #0]
 80004ec:	f7ff ff8c 	bl	8000408 <Check_Rate_Of_Change>
 80004f0:	4603      	mov	r3, r0
 80004f2:	73fb      	strb	r3, [r7, #15]
    if (alarm != ALARM_NONE) return alarm;
 80004f4:	7bfb      	ldrb	r3, [r7, #15]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d001      	beq.n	80004fe <Run_Anomaly_Detection+0x4e>
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	e000      	b.n	8000500 <Run_Anomaly_Detection+0x50>

    // Priority 4: Stuck sensor (heater malfunction)
   // alarm = Check_Sensor_Stuck(temp_celsius, heater_active);
    //if (alarm != ALARM_NONE) return alarm;

    return ALARM_NONE;
 80004fe:	2300      	movs	r3, #0
}
 8000500:	4618      	mov	r0, r3
 8000502:	3710      	adds	r7, #16
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}

08000508 <Get_Alarm_Message>:

/**
 * @brief Get human-readable alarm message (16 chars max for LCD)
 */
const char* Get_Alarm_Message(AlarmCode_t alarm) {
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
    switch (alarm) {
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	3b01      	subs	r3, #1
 8000516:	2b06      	cmp	r3, #6
 8000518:	d81e      	bhi.n	8000558 <Get_Alarm_Message+0x50>
 800051a:	a201      	add	r2, pc, #4	; (adr r2, 8000520 <Get_Alarm_Message+0x18>)
 800051c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000520:	0800054d 	.word	0x0800054d
 8000524:	08000551 	.word	0x08000551
 8000528:	0800053d 	.word	0x0800053d
 800052c:	08000541 	.word	0x08000541
 8000530:	08000545 	.word	0x08000545
 8000534:	08000549 	.word	0x08000549
 8000538:	08000555 	.word	0x08000555
        case ALARM_OVERHEAT:     return "OVERHEAT!       ";
 800053c:	4b09      	ldr	r3, [pc, #36]	; (8000564 <Get_Alarm_Message+0x5c>)
 800053e:	e00c      	b.n	800055a <Get_Alarm_Message+0x52>
        case ALARM_UNDERHEAT:    return "TEMP TOO LOW!   ";
 8000540:	4b09      	ldr	r3, [pc, #36]	; (8000568 <Get_Alarm_Message+0x60>)
 8000542:	e00a      	b.n	800055a <Get_Alarm_Message+0x52>
        case ALARM_RATE_RISE:    return "TEMP SPIKE!     ";
 8000544:	4b09      	ldr	r3, [pc, #36]	; (800056c <Get_Alarm_Message+0x64>)
 8000546:	e008      	b.n	800055a <Get_Alarm_Message+0x52>
        case ALARM_RATE_FALL:    return "TEMP DROP!      ";
 8000548:	4b09      	ldr	r3, [pc, #36]	; (8000570 <Get_Alarm_Message+0x68>)
 800054a:	e006      	b.n	800055a <Get_Alarm_Message+0x52>
        case ALARM_SENSOR_OPEN:  return "SENSOR DISCONN! ";
 800054c:	4b09      	ldr	r3, [pc, #36]	; (8000574 <Get_Alarm_Message+0x6c>)
 800054e:	e004      	b.n	800055a <Get_Alarm_Message+0x52>
        case ALARM_SENSOR_SHORT: return "SENSOR SHORTED! ";
 8000550:	4b09      	ldr	r3, [pc, #36]	; (8000578 <Get_Alarm_Message+0x70>)
 8000552:	e002      	b.n	800055a <Get_Alarm_Message+0x52>
        case ALARM_SENSOR_STUCK: return "SENSOR STUCK!   ";
 8000554:	4b09      	ldr	r3, [pc, #36]	; (800057c <Get_Alarm_Message+0x74>)
 8000556:	e000      	b.n	800055a <Get_Alarm_Message+0x52>
        default:                 return "UNKNOWN ERROR   ";
 8000558:	4b09      	ldr	r3, [pc, #36]	; (8000580 <Get_Alarm_Message+0x78>)
    }
}
 800055a:	4618      	mov	r0, r3
 800055c:	370c      	adds	r7, #12
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	08003198 	.word	0x08003198
 8000568:	080031ac 	.word	0x080031ac
 800056c:	080031c0 	.word	0x080031c0
 8000570:	080031d4 	.word	0x080031d4
 8000574:	080031e8 	.word	0x080031e8
 8000578:	080031fc 	.word	0x080031fc
 800057c:	08003210 	.word	0x08003210
 8000580:	08003224 	.word	0x08003224

08000584 <Emergency_Shutdown>:
/* ============================================================= */

/**
 * @brief Emergency shutdown - kills all outputs and latches
 */
void Emergency_Shutdown(AlarmCode_t alarm_code) {
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	71fb      	strb	r3, [r7, #7]
    // IMMEDIATELY kill dangerous outputs
    HAL_GPIO_WritePin(OUT_PORT, HEATER_PIN, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2101      	movs	r1, #1
 8000592:	480d      	ldr	r0, [pc, #52]	; (80005c8 <Emergency_Shutdown+0x44>)
 8000594:	f001 fbbc 	bl	8001d10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(OUT_PORT, LAMP_PIN, GPIO_PIN_RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2102      	movs	r1, #2
 800059c:	480a      	ldr	r0, [pc, #40]	; (80005c8 <Emergency_Shutdown+0x44>)
 800059e:	f001 fbb7 	bl	8001d10 <HAL_GPIO_WritePin>

    // Set alarm state
    current_alarm = alarm_code;
 80005a2:	4a0a      	ldr	r2, [pc, #40]	; (80005cc <Emergency_Shutdown+0x48>)
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	7013      	strb	r3, [r2, #0]
    emergency_lockout = 1;
 80005a8:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <Emergency_Shutdown+0x4c>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	701a      	strb	r2, [r3, #0]
    heater_on = 0;
 80005ae:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <Emergency_Shutdown+0x50>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]

    // Buzzer ON
    HAL_GPIO_WritePin(OUT_PORT, BUZZER_PIN, GPIO_PIN_SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	2104      	movs	r1, #4
 80005b8:	4803      	ldr	r0, [pc, #12]	; (80005c8 <Emergency_Shutdown+0x44>)
 80005ba:	f001 fba9 	bl	8001d10 <HAL_GPIO_WritePin>
}
 80005be:	bf00      	nop
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40011000 	.word	0x40011000
 80005cc:	200000b2 	.word	0x200000b2
 80005d0:	200000b3 	.word	0x200000b3
 80005d4:	200000b4 	.word	0x200000b4

080005d8 <Update_Heater_State>:
}

/**
 * @brief Update heater state with hysteresis to prevent relay chatter
 */
void Update_Heater_State(int temp_act, int temp_target) {
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	6039      	str	r1, [r7, #0]
    if (temp_act < (temp_target - HYSTERESIS)) {
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	3b02      	subs	r3, #2
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	da03      	bge.n	80005f4 <Update_Heater_State+0x1c>
        heater_on = 1;
 80005ec:	4b08      	ldr	r3, [pc, #32]	; (8000610 <Update_Heater_State+0x38>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	701a      	strb	r2, [r3, #0]
    } else if (temp_act > (temp_target + HYSTERESIS)) {
        heater_on = 0;
    }
    // If within hysteresis band, maintain current state (no change)
}
 80005f2:	e007      	b.n	8000604 <Update_Heater_State+0x2c>
    } else if (temp_act > (temp_target + HYSTERESIS)) {
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	3302      	adds	r3, #2
 80005f8:	687a      	ldr	r2, [r7, #4]
 80005fa:	429a      	cmp	r2, r3
 80005fc:	dd02      	ble.n	8000604 <Update_Heater_State+0x2c>
        heater_on = 0;
 80005fe:	4b04      	ldr	r3, [pc, #16]	; (8000610 <Update_Heater_State+0x38>)
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	bc80      	pop	{r7}
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	200000b4 	.word	0x200000b4

08000614 <Handle_Alarm_Display>:
/* ============================================================= */

/**
 * @brief Handle alarm state display with pulsing buzzer
 */
void Handle_Alarm_Display(int temp_act) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b088      	sub	sp, #32
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
    static uint8_t buzzer_state = 0;
    char buf[17];

    // Pulse buzzer
    buzzer_state = !buzzer_state;
 800061c:	4b1b      	ldr	r3, [pc, #108]	; (800068c <Handle_Alarm_Display+0x78>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	bf0c      	ite	eq
 8000624:	2301      	moveq	r3, #1
 8000626:	2300      	movne	r3, #0
 8000628:	b2db      	uxtb	r3, r3
 800062a:	461a      	mov	r2, r3
 800062c:	4b17      	ldr	r3, [pc, #92]	; (800068c <Handle_Alarm_Display+0x78>)
 800062e:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(OUT_PORT, BUZZER_PIN, buzzer_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000630:	4b16      	ldr	r3, [pc, #88]	; (800068c <Handle_Alarm_Display+0x78>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	bf14      	ite	ne
 8000638:	2301      	movne	r3, #1
 800063a:	2300      	moveq	r3, #0
 800063c:	b2db      	uxtb	r3, r3
 800063e:	461a      	mov	r2, r3
 8000640:	2104      	movs	r1, #4
 8000642:	4813      	ldr	r0, [pc, #76]	; (8000690 <Handle_Alarm_Display+0x7c>)
 8000644:	f001 fb64 	bl	8001d10 <HAL_GPIO_WritePin>

    // Update display (always update during alarm for visibility)
    LCD_SetCursor(0, 0);
 8000648:	2100      	movs	r1, #0
 800064a:	2000      	movs	r0, #0
 800064c:	f7ff fe21 	bl	8000292 <LCD_SetCursor>
    sprintf(buf, "!! ALARM !! %3dC", temp_act);
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	490f      	ldr	r1, [pc, #60]	; (8000694 <Handle_Alarm_Display+0x80>)
 8000658:	4618      	mov	r0, r3
 800065a:	f002 f957 	bl	800290c <siprintf>
    LCD_WriteString(buf);
 800065e:	f107 030c 	add.w	r3, r7, #12
 8000662:	4618      	mov	r0, r3
 8000664:	f7ff fe2d 	bl	80002c2 <LCD_WriteString>

    LCD_SetCursor(1, 0);
 8000668:	2100      	movs	r1, #0
 800066a:	2001      	movs	r0, #1
 800066c:	f7ff fe11 	bl	8000292 <LCD_SetCursor>
    LCD_WriteString(Get_Alarm_Message(current_alarm));
 8000670:	4b09      	ldr	r3, [pc, #36]	; (8000698 <Handle_Alarm_Display+0x84>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff ff47 	bl	8000508 <Get_Alarm_Message>
 800067a:	4603      	mov	r3, r0
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff fe20 	bl	80002c2 <LCD_WriteString>
}
 8000682:	bf00      	nop
 8000684:	3720      	adds	r7, #32
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	200000b6 	.word	0x200000b6
 8000690:	40011000 	.word	0x40011000
 8000694:	08003238 	.word	0x08003238
 8000698:	200000b2 	.word	0x200000b2

0800069c <Handle_Normal_Display>:

/**
 * @brief Handle normal operation display (optimized to reduce flicker)
 */
void Handle_Normal_Display(SystemState_t state, int temp_act, int temp_target) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b08c      	sub	sp, #48	; 0x30
 80006a0:	af02      	add	r7, sp, #8
 80006a2:	4603      	mov	r3, r0
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	607a      	str	r2, [r7, #4]
 80006a8:	73fb      	strb	r3, [r7, #15]
    char buf[17];
    const char *set_label;

    // Map target temperature to label
    if (temp_target < 34) {
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b21      	cmp	r3, #33	; 0x21
 80006ae:	dc02      	bgt.n	80006b6 <Handle_Normal_Display+0x1a>
        set_label = "LO";
 80006b0:	4b2d      	ldr	r3, [pc, #180]	; (8000768 <Handle_Normal_Display+0xcc>)
 80006b2:	627b      	str	r3, [r7, #36]	; 0x24
 80006b4:	e007      	b.n	80006c6 <Handle_Normal_Display+0x2a>
    } else if (temp_target < 67) {
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2b42      	cmp	r3, #66	; 0x42
 80006ba:	dc02      	bgt.n	80006c2 <Handle_Normal_Display+0x26>
        set_label = "MD";
 80006bc:	4b2b      	ldr	r3, [pc, #172]	; (800076c <Handle_Normal_Display+0xd0>)
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
 80006c0:	e001      	b.n	80006c6 <Handle_Normal_Display+0x2a>
    } else {
        set_label = "HI";
 80006c2:	4b2b      	ldr	r3, [pc, #172]	; (8000770 <Handle_Normal_Display+0xd4>)
 80006c4:	627b      	str	r3, [r7, #36]	; 0x24
    }

    // Line 1: compact temp + set
    if (temp_act != last_displayed_temp || temp_target != last_displayed_target) {
 80006c6:	4b2b      	ldr	r3, [pc, #172]	; (8000774 <Handle_Normal_Display+0xd8>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	68ba      	ldr	r2, [r7, #8]
 80006cc:	429a      	cmp	r2, r3
 80006ce:	d104      	bne.n	80006da <Handle_Normal_Display+0x3e>
 80006d0:	4b29      	ldr	r3, [pc, #164]	; (8000778 <Handle_Normal_Display+0xdc>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	d018      	beq.n	800070c <Handle_Normal_Display+0x70>
        LCD_SetCursor(0, 0);
 80006da:	2100      	movs	r1, #0
 80006dc:	2000      	movs	r0, #0
 80006de:	f7ff fdd8 	bl	8000292 <LCD_SetCursor>
        snprintf(buf, sizeof(buf), "T:%3dC  S:%s", temp_act, set_label);
 80006e2:	f107 0010 	add.w	r0, r7, #16
 80006e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e8:	9300      	str	r3, [sp, #0]
 80006ea:	68bb      	ldr	r3, [r7, #8]
 80006ec:	4a23      	ldr	r2, [pc, #140]	; (800077c <Handle_Normal_Display+0xe0>)
 80006ee:	2111      	movs	r1, #17
 80006f0:	f002 f8d8 	bl	80028a4 <sniprintf>
        LCD_WriteStringPadded(buf, 16);
 80006f4:	f107 0310 	add.w	r3, r7, #16
 80006f8:	2110      	movs	r1, #16
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff fdf6 	bl	80002ec <LCD_WriteStringPadded>

        last_displayed_temp = temp_act;
 8000700:	4a1c      	ldr	r2, [pc, #112]	; (8000774 <Handle_Normal_Display+0xd8>)
 8000702:	68bb      	ldr	r3, [r7, #8]
 8000704:	6013      	str	r3, [r2, #0]
        last_displayed_target = temp_target;
 8000706:	4a1c      	ldr	r2, [pc, #112]	; (8000778 <Handle_Normal_Display+0xdc>)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	6013      	str	r3, [r2, #0]
    }

    // Line 2: status only
    if (state != last_displayed_state) {
 800070c:	4b1c      	ldr	r3, [pc, #112]	; (8000780 <Handle_Normal_Display+0xe4>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	7bfa      	ldrb	r2, [r7, #15]
 8000712:	429a      	cmp	r2, r3
 8000714:	d023      	beq.n	800075e <Handle_Normal_Display+0xc2>
        LCD_SetCursor(1, 0);
 8000716:	2100      	movs	r1, #0
 8000718:	2001      	movs	r0, #1
 800071a:	f7ff fdba 	bl	8000292 <LCD_SetCursor>

        switch (state) {
 800071e:	7bfb      	ldrb	r3, [r7, #15]
 8000720:	2b02      	cmp	r3, #2
 8000722:	d00a      	beq.n	800073a <Handle_Normal_Display+0x9e>
 8000724:	2b02      	cmp	r3, #2
 8000726:	dc12      	bgt.n	800074e <Handle_Normal_Display+0xb2>
 8000728:	2b00      	cmp	r3, #0
 800072a:	d00b      	beq.n	8000744 <Handle_Normal_Display+0xa8>
 800072c:	2b01      	cmp	r3, #1
 800072e:	d10e      	bne.n	800074e <Handle_Normal_Display+0xb2>
            case STATE_HEATING:
                LCD_WriteStringPadded("HEATING", 16);
 8000730:	2110      	movs	r1, #16
 8000732:	4814      	ldr	r0, [pc, #80]	; (8000784 <Handle_Normal_Display+0xe8>)
 8000734:	f7ff fdda 	bl	80002ec <LCD_WriteStringPadded>
                break;
 8000738:	e00e      	b.n	8000758 <Handle_Normal_Display+0xbc>
            case STATE_COOLING:
                LCD_WriteStringPadded("COOLING", 16);
 800073a:	2110      	movs	r1, #16
 800073c:	4812      	ldr	r0, [pc, #72]	; (8000788 <Handle_Normal_Display+0xec>)
 800073e:	f7ff fdd5 	bl	80002ec <LCD_WriteStringPadded>
                break;
 8000742:	e009      	b.n	8000758 <Handle_Normal_Display+0xbc>
            case STATE_STANDBY:
                LCD_WriteStringPadded("STANDBY", 16);
 8000744:	2110      	movs	r1, #16
 8000746:	4811      	ldr	r0, [pc, #68]	; (800078c <Handle_Normal_Display+0xf0>)
 8000748:	f7ff fdd0 	bl	80002ec <LCD_WriteStringPadded>
                break;
 800074c:	e004      	b.n	8000758 <Handle_Normal_Display+0xbc>
            default:
                LCD_WriteStringPadded("UNKNOWN", 16);
 800074e:	2110      	movs	r1, #16
 8000750:	480f      	ldr	r0, [pc, #60]	; (8000790 <Handle_Normal_Display+0xf4>)
 8000752:	f7ff fdcb 	bl	80002ec <LCD_WriteStringPadded>
                break;
 8000756:	bf00      	nop
        }

        last_displayed_state = state;
 8000758:	4a09      	ldr	r2, [pc, #36]	; (8000780 <Handle_Normal_Display+0xe4>)
 800075a:	7bfb      	ldrb	r3, [r7, #15]
 800075c:	7013      	strb	r3, [r2, #0]
    }
}
 800075e:	bf00      	nop
 8000760:	3728      	adds	r7, #40	; 0x28
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	0800324c 	.word	0x0800324c
 800076c:	08003250 	.word	0x08003250
 8000770:	08003254 	.word	0x08003254
 8000774:	20000004 	.word	0x20000004
 8000778:	20000008 	.word	0x20000008
 800077c:	08003258 	.word	0x08003258
 8000780:	20000000 	.word	0x20000000
 8000784:	08003268 	.word	0x08003268
 8000788:	08003270 	.word	0x08003270
 800078c:	08003278 	.word	0x08003278
 8000790:	08003280 	.word	0x08003280

08000794 <main>:

/* ============================================================= */
/* --- MAIN FUNCTION ---                                         */
/* ============================================================= */

int main(void) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b08c      	sub	sp, #48	; 0x30
 8000798:	af00      	add	r7, sp, #0
    // --- System Initialization ---
	char buf[17];
	HAL_Init();
 800079a:	f000 facf 	bl	8000d3c <HAL_Init>
    SystemClock_Config();
 800079e:	f000 f90b 	bl	80009b8 <SystemClock_Config>
    MX_GPIO_Init();
 80007a2:	f000 f96b 	bl	8000a7c <MX_GPIO_Init>
    MX_ADC1_Init();
 80007a6:	f000 f94b 	bl	8000a40 <MX_ADC1_Init>


    // CRITICAL: Unlock PB3 & PB4 for LCD (disable JTAG, keep SWD)
    __HAL_RCC_AFIO_CLK_ENABLE();
 80007aa:	4b79      	ldr	r3, [pc, #484]	; (8000990 <main+0x1fc>)
 80007ac:	699b      	ldr	r3, [r3, #24]
 80007ae:	4a78      	ldr	r2, [pc, #480]	; (8000990 <main+0x1fc>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6193      	str	r3, [r2, #24]
 80007b6:	4b76      	ldr	r3, [pc, #472]	; (8000990 <main+0x1fc>)
 80007b8:	699b      	ldr	r3, [r3, #24]
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	603b      	str	r3, [r7, #0]
 80007c0:	683b      	ldr	r3, [r7, #0]
    __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007c2:	4b74      	ldr	r3, [pc, #464]	; (8000994 <main+0x200>)
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80007c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80007d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80007d8:	4a6e      	ldr	r2, [pc, #440]	; (8000994 <main+0x200>)
 80007da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007dc:	6053      	str	r3, [r2, #4]

    // Calibrate ADC for better accuracy
    HAL_ADCEx_Calibration_Start(&hadc1);
 80007de:	486e      	ldr	r0, [pc, #440]	; (8000998 <main+0x204>)
 80007e0:	f000 ff8a 	bl	80016f8 <HAL_ADCEx_Calibration_Start>

    // --- LCD Startup ---
    LCD_Init();
 80007e4:	f7ff fd3c 	bl	8000260 <LCD_Init>
    LCD_SetCursor(0, 0);
 80007e8:	2100      	movs	r1, #0
 80007ea:	2000      	movs	r0, #0
 80007ec:	f7ff fd51 	bl	8000292 <LCD_SetCursor>
    LCD_WriteString("OVEN CONTROL v3 ");
 80007f0:	486a      	ldr	r0, [pc, #424]	; (800099c <main+0x208>)
 80007f2:	f7ff fd66 	bl	80002c2 <LCD_WriteString>
    LCD_SetCursor(1, 0);
 80007f6:	2100      	movs	r1, #0
 80007f8:	2001      	movs	r0, #1
 80007fa:	f7ff fd4a 	bl	8000292 <LCD_SetCursor>
    LCD_WriteString("Anomaly Detect  ");
 80007fe:	4868      	ldr	r0, [pc, #416]	; (80009a0 <main+0x20c>)
 8000800:	f7ff fd5f 	bl	80002c2 <LCD_WriteString>
    HAL_Delay(1500);
 8000804:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000808:	f000 fafa 	bl	8000e00 <HAL_Delay>
    LCD_Clear();
 800080c:	f7ff fd99 	bl	8000342 <LCD_Clear>
    while (1) {
        // Feed the watchdog first


        // === READ INPUTS ===
        raw_lm35 = Read_ADC_Channel(ADC_CHANNEL_0);  // LM35 temperature
 8000810:	2000      	movs	r0, #0
 8000812:	f7ff fda1 	bl	8000358 <Read_ADC_Channel>
 8000816:	4603      	mov	r3, r0
 8000818:	84fb      	strh	r3, [r7, #38]	; 0x26
        raw_temp = Read_ADC_Channel(ADC_CHANNEL_1);  // Target temp pot
 800081a:	2001      	movs	r0, #1
 800081c:	f7ff fd9c 	bl	8000358 <Read_ADC_Channel>
 8000820:	4603      	mov	r3, r0
 8000822:	84bb      	strh	r3, [r7, #36]	; 0x24
        raw_time = Read_ADC_Channel(ADC_CHANNEL_2);  // Timer/active pot
 8000824:	2002      	movs	r0, #2
 8000826:	f7ff fd97 	bl	8000358 <Read_ADC_Channel>
 800082a:	4603      	mov	r3, r0
 800082c:	847b      	strh	r3, [r7, #34]	; 0x22
        debug_raw_temp = raw_temp;
 800082e:	4a5d      	ldr	r2, [pc, #372]	; (80009a4 <main+0x210>)
 8000830:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000832:	8013      	strh	r3, [r2, #0]
        // === CALCULATE VALUES ===
        temp_act = (int)(raw_lm35 * 330) / 4095;
 8000834:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000836:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800083a:	fb02 f303 	mul.w	r3, r2, r3
 800083e:	4a5a      	ldr	r2, [pc, #360]	; (80009a8 <main+0x214>)
 8000840:	fb82 1203 	smull	r1, r2, r2, r3
 8000844:	441a      	add	r2, r3
 8000846:	12d2      	asrs	r2, r2, #11
 8000848:	17db      	asrs	r3, r3, #31
 800084a:	1ad3      	subs	r3, r2, r3
 800084c:	61fb      	str	r3, [r7, #28]
        temp_target = TEMP_TARGET_MIN + (raw_temp * TEMP_TARGET_RANGE) / 4095;
 800084e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000850:	4613      	mov	r3, r2
 8000852:	011b      	lsls	r3, r3, #4
 8000854:	1a9b      	subs	r3, r3, r2
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	4a53      	ldr	r2, [pc, #332]	; (80009a8 <main+0x214>)
 800085a:	fb82 1203 	smull	r1, r2, r2, r3
 800085e:	441a      	add	r2, r3
 8000860:	12d2      	asrs	r2, r2, #11
 8000862:	17db      	asrs	r3, r3, #31
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	3314      	adds	r3, #20
 8000868:	61bb      	str	r3, [r7, #24]
        active = (raw_time > ACTIVE_THRESHOLD) ? 1 : 0;
 800086a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800086c:	2bc8      	cmp	r3, #200	; 0xc8
 800086e:	bf8c      	ite	hi
 8000870:	2301      	movhi	r3, #1
 8000872:	2300      	movls	r3, #0
 8000874:	b2db      	uxtb	r3, r3
 8000876:	75fb      	strb	r3, [r7, #23]


        if (temp_target > 80) {
 8000878:	69bb      	ldr	r3, [r7, #24]
 800087a:	2b50      	cmp	r3, #80	; 0x50
 800087c:	dd03      	ble.n	8000886 <main+0xf2>
            // This should NEVER happen - flash buzzer as debug signal
            HAL_GPIO_TogglePin(OUT_PORT, BUZZER_PIN);
 800087e:	2104      	movs	r1, #4
 8000880:	484a      	ldr	r0, [pc, #296]	; (80009ac <main+0x218>)
 8000882:	f001 fa5d 	bl	8001d40 <HAL_GPIO_TogglePin>
        }
        // === ANOMALY DETECTION ===
        detected_alarm = Run_Anomaly_Detection(raw_lm35, temp_act, heater_on);
 8000886:	4b4a      	ldr	r3, [pc, #296]	; (80009b0 <main+0x21c>)
 8000888:	781a      	ldrb	r2, [r3, #0]
 800088a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800088c:	69f9      	ldr	r1, [r7, #28]
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff fe0e 	bl	80004b0 <Run_Anomaly_Detection>
 8000894:	4603      	mov	r3, r0
 8000896:	75bb      	strb	r3, [r7, #22]

        if (detected_alarm != ALARM_NONE) {
 8000898:	7dbb      	ldrb	r3, [r7, #22]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d003      	beq.n	80008a6 <main+0x112>
            Emergency_Shutdown(detected_alarm);
 800089e:	7dbb      	ldrb	r3, [r7, #22]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff fe6f 	bl	8000584 <Emergency_Shutdown>
        }

        // === STATE MACHINE ===
        if (emergency_lockout) {
 80008a6:	4b43      	ldr	r3, [pc, #268]	; (80009b4 <main+0x220>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d010      	beq.n	80008d0 <main+0x13c>
            // -------- ALARM STATE --------
            current_state = STATE_ALARM;
 80008ae:	2303      	movs	r3, #3
 80008b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            // Ensure outputs are safe
            HAL_GPIO_WritePin(OUT_PORT, HEATER_PIN, GPIO_PIN_RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2101      	movs	r1, #1
 80008b8:	483c      	ldr	r0, [pc, #240]	; (80009ac <main+0x218>)
 80008ba:	f001 fa29 	bl	8001d10 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT_PORT, LAMP_PIN, GPIO_PIN_RESET);
 80008be:	2200      	movs	r2, #0
 80008c0:	2102      	movs	r1, #2
 80008c2:	483a      	ldr	r0, [pc, #232]	; (80009ac <main+0x218>)
 80008c4:	f001 fa24 	bl	8001d10 <HAL_GPIO_WritePin>

            // Handle display (includes buzzer pulsing)
            Handle_Alarm_Display(temp_act);
 80008c8:	69f8      	ldr	r0, [r7, #28]
 80008ca:	f7ff fea3 	bl	8000614 <Handle_Alarm_Display>
 80008ce:	e05b      	b.n	8000988 <main+0x1f4>
            // Optional: Uncomment to enable reset button on PA3
            // if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_SET) {
            //     Try_Clear_Lockout(raw_lm35, temp_act);
            // }

        } else if (active) {
 80008d0:	7dfb      	ldrb	r3, [r7, #23]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d03c      	beq.n	8000950 <main+0x1bc>
            // -------- ACTIVE STATE --------
            HAL_GPIO_WritePin(OUT_PORT, LAMP_PIN, GPIO_PIN_SET);
 80008d6:	2201      	movs	r2, #1
 80008d8:	2102      	movs	r1, #2
 80008da:	4834      	ldr	r0, [pc, #208]	; (80009ac <main+0x218>)
 80008dc:	f001 fa18 	bl	8001d10 <HAL_GPIO_WritePin>

            // Update heater with hysteresis
            Update_Heater_State(temp_act, temp_target);
 80008e0:	69b9      	ldr	r1, [r7, #24]
 80008e2:	69f8      	ldr	r0, [r7, #28]
 80008e4:	f7ff fe78 	bl	80005d8 <Update_Heater_State>

            // Apply heater state
            HAL_GPIO_WritePin(OUT_PORT, HEATER_PIN, heater_on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80008e8:	4b31      	ldr	r3, [pc, #196]	; (80009b0 <main+0x21c>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	bf14      	ite	ne
 80008f0:	2301      	movne	r3, #1
 80008f2:	2300      	moveq	r3, #0
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	461a      	mov	r2, r3
 80008f8:	2101      	movs	r1, #1
 80008fa:	482c      	ldr	r0, [pc, #176]	; (80009ac <main+0x218>)
 80008fc:	f001 fa08 	bl	8001d10 <HAL_GPIO_WritePin>

            // Determine display state
            if (heater_on) {
 8000900:	4b2b      	ldr	r3, [pc, #172]	; (80009b0 <main+0x21c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d008      	beq.n	800091a <main+0x186>
                current_state = STATE_HEATING;
 8000908:	2301      	movs	r3, #1
 800090a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                HAL_GPIO_WritePin(OUT_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2104      	movs	r1, #4
 8000912:	4826      	ldr	r0, [pc, #152]	; (80009ac <main+0x218>)
 8000914:	f001 f9fc 	bl	8001d10 <HAL_GPIO_WritePin>
 8000918:	e012      	b.n	8000940 <main+0x1ac>
            } else {
                current_state = STATE_COOLING;
 800091a:	2302      	movs	r3, #2
 800091c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                // Warning buzzer if significantly over target
                if (temp_act > temp_target + OVERHEAT_WARNING_MARGIN) {
 8000920:	69bb      	ldr	r3, [r7, #24]
 8000922:	3305      	adds	r3, #5
 8000924:	69fa      	ldr	r2, [r7, #28]
 8000926:	429a      	cmp	r2, r3
 8000928:	dd05      	ble.n	8000936 <main+0x1a2>
                    HAL_GPIO_WritePin(OUT_PORT, BUZZER_PIN, GPIO_PIN_SET);
 800092a:	2201      	movs	r2, #1
 800092c:	2104      	movs	r1, #4
 800092e:	481f      	ldr	r0, [pc, #124]	; (80009ac <main+0x218>)
 8000930:	f001 f9ee 	bl	8001d10 <HAL_GPIO_WritePin>
 8000934:	e004      	b.n	8000940 <main+0x1ac>
                } else {
                    HAL_GPIO_WritePin(OUT_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	2104      	movs	r1, #4
 800093a:	481c      	ldr	r0, [pc, #112]	; (80009ac <main+0x218>)
 800093c:	f001 f9e8 	bl	8001d10 <HAL_GPIO_WritePin>
                }
            }

            Handle_Normal_Display(current_state, temp_act, temp_target);
 8000940:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000944:	69ba      	ldr	r2, [r7, #24]
 8000946:	69f9      	ldr	r1, [r7, #28]
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff fea7 	bl	800069c <Handle_Normal_Display>
 800094e:	e01b      	b.n	8000988 <main+0x1f4>

        } else {
            // -------- STANDBY STATE --------
            current_state = STATE_STANDBY;
 8000950:	2300      	movs	r3, #0
 8000952:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            // All outputs off
            HAL_GPIO_WritePin(OUT_PORT, LAMP_PIN, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	2102      	movs	r1, #2
 800095a:	4814      	ldr	r0, [pc, #80]	; (80009ac <main+0x218>)
 800095c:	f001 f9d8 	bl	8001d10 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT_PORT, HEATER_PIN, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2101      	movs	r1, #1
 8000964:	4811      	ldr	r0, [pc, #68]	; (80009ac <main+0x218>)
 8000966:	f001 f9d3 	bl	8001d10 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	2104      	movs	r1, #4
 800096e:	480f      	ldr	r0, [pc, #60]	; (80009ac <main+0x218>)
 8000970:	f001 f9ce 	bl	8001d10 <HAL_GPIO_WritePin>
            heater_on = 0;
 8000974:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <main+0x21c>)
 8000976:	2200      	movs	r2, #0
 8000978:	701a      	strb	r2, [r3, #0]

            Handle_Normal_Display(current_state, temp_act, temp_target);
 800097a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800097e:	69ba      	ldr	r2, [r7, #24]
 8000980:	69f9      	ldr	r1, [r7, #28]
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fe8a 	bl	800069c <Handle_Normal_Display>
        }

        // === LOOP TIMING ===
        HAL_Delay(SAMPLE_INTERVAL_MS);
 8000988:	20c8      	movs	r0, #200	; 0xc8
 800098a:	f000 fa39 	bl	8000e00 <HAL_Delay>
        raw_lm35 = Read_ADC_Channel(ADC_CHANNEL_0);  // LM35 temperature
 800098e:	e73f      	b.n	8000810 <main+0x7c>
 8000990:	40021000 	.word	0x40021000
 8000994:	40010000 	.word	0x40010000
 8000998:	200000c4 	.word	0x200000c4
 800099c:	08003288 	.word	0x08003288
 80009a0:	0800329c 	.word	0x0800329c
 80009a4:	20000098 	.word	0x20000098
 80009a8:	80080081 	.word	0x80080081
 80009ac:	40011000 	.word	0x40011000
 80009b0:	200000b4 	.word	0x200000b4
 80009b4:	200000b3 	.word	0x200000b3

080009b8 <SystemClock_Config>:

/* ============================================================= */
/* --- SYSTEM CONFIGURATION FUNCTIONS ---                        */
/* ============================================================= */

void SystemClock_Config(void) {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b094      	sub	sp, #80	; 0x50
 80009bc:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009c2:	2228      	movs	r2, #40	; 0x28
 80009c4:	2100      	movs	r1, #0
 80009c6:	4618      	mov	r0, r3
 80009c8:	f001 ff64 	bl	8002894 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	60da      	str	r2, [r3, #12]

    // Use internal HSI oscillator (8 MHz)
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 80009e8:	230a      	movs	r3, #10
 80009ea:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ec:	2301      	movs	r3, #1
 80009ee:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f0:	2310      	movs	r3, #16
 80009f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;  // Required for IWDG
 80009f4:	2301      	movs	r3, #1
 80009f6:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80009fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a00:	4618      	mov	r0, r3
 8000a02:	f001 f9b7 	bl	8001d74 <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8000a06:	230f      	movs	r3, #15
 8000a08:	617b      	str	r3, [r7, #20]
                                   RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 fc27 	bl	8002274 <HAL_RCC_ClockConfig>

    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a26:	2302      	movs	r3, #2
 8000a28:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	4618      	mov	r0, r3
 8000a32:	f001 fd99 	bl	8002568 <HAL_RCCEx_PeriphCLKConfig>
}
 8000a36:	bf00      	nop
 8000a38:	3750      	adds	r7, #80	; 0x50
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
	...

08000a40 <MX_ADC1_Init>:

static void MX_ADC1_Init(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
    hadc1.Instance = ADC1;
 8000a44:	4b0b      	ldr	r3, [pc, #44]	; (8000a74 <MX_ADC1_Init+0x34>)
 8000a46:	4a0c      	ldr	r2, [pc, #48]	; (8000a78 <MX_ADC1_Init+0x38>)
 8000a48:	601a      	str	r2, [r3, #0]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a4a:	4b0a      	ldr	r3, [pc, #40]	; (8000a74 <MX_ADC1_Init+0x34>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8000a50:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <MX_ADC1_Init+0x34>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	731a      	strb	r2, [r3, #12]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a56:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <MX_ADC1_Init+0x34>)
 8000a58:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a5c:	61da      	str	r2, [r3, #28]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a5e:	4b05      	ldr	r3, [pc, #20]	; (8000a74 <MX_ADC1_Init+0x34>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	605a      	str	r2, [r3, #4]
    hadc1.Init.NbrOfConversion = 1;
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <MX_ADC1_Init+0x34>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	611a      	str	r2, [r3, #16]
    HAL_ADC_Init(&hadc1);
 8000a6a:	4802      	ldr	r0, [pc, #8]	; (8000a74 <MX_ADC1_Init+0x34>)
 8000a6c:	f000 f9ec 	bl	8000e48 <HAL_ADC_Init>
}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	200000c4 	.word	0x200000c4
 8000a78:	40012400 	.word	0x40012400

08000a7c <MX_GPIO_Init>:



static void MX_GPIO_Init(void) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b088      	sub	sp, #32
 8000a80:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a82:	f107 0310 	add.w	r3, r7, #16
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]

    // Enable GPIO clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a90:	4b2a      	ldr	r3, [pc, #168]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	4a29      	ldr	r2, [pc, #164]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000a96:	f043 0304 	orr.w	r3, r3, #4
 8000a9a:	6193      	str	r3, [r2, #24]
 8000a9c:	4b27      	ldr	r3, [pc, #156]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	f003 0304 	and.w	r3, r3, #4
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa8:	4b24      	ldr	r3, [pc, #144]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	4a23      	ldr	r2, [pc, #140]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000aae:	f043 0308 	orr.w	r3, r3, #8
 8000ab2:	6193      	str	r3, [r2, #24]
 8000ab4:	4b21      	ldr	r3, [pc, #132]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	f003 0308 	and.w	r3, r3, #8
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac0:	4b1e      	ldr	r3, [pc, #120]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	4a1d      	ldr	r2, [pc, #116]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000ac6:	f043 0310 	orr.w	r3, r3, #16
 8000aca:	6193      	str	r3, [r2, #24]
 8000acc:	4b1b      	ldr	r3, [pc, #108]	; (8000b3c <MX_GPIO_Init+0xc0>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f003 0310 	and.w	r3, r3, #16
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 8000ad8:	2307      	movs	r3, #7
 8000ada:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000adc:	2303      	movs	r3, #3
 8000ade:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae4:	f107 0310 	add.w	r3, r7, #16
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4815      	ldr	r0, [pc, #84]	; (8000b40 <MX_GPIO_Init+0xc4>)
 8000aec:	f000 ff96 	bl	8001a1c <HAL_GPIO_Init>
    // Initialize outputs to safe state (OFF)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 |
 8000af0:	2200      	movs	r2, #0
 8000af2:	213f      	movs	r1, #63	; 0x3f
 8000af4:	4813      	ldr	r0, [pc, #76]	; (8000b44 <MX_GPIO_Init+0xc8>)
 8000af6:	f001 f90b 	bl	8001d10 <HAL_GPIO_WritePin>
                             GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2107      	movs	r1, #7
 8000afe:	4812      	ldr	r0, [pc, #72]	; (8000b48 <MX_GPIO_Init+0xcc>)
 8000b00:	f001 f906 	bl	8001d10 <HAL_GPIO_WritePin>

    // LCD pins (PB0-PB5) as outputs
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 |
 8000b04:	233f      	movs	r3, #63	; 0x3f
 8000b06:	613b      	str	r3, [r7, #16]
                          GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b10:	f107 0310 	add.w	r3, r7, #16
 8000b14:	4619      	mov	r1, r3
 8000b16:	480b      	ldr	r0, [pc, #44]	; (8000b44 <MX_GPIO_Init+0xc8>)
 8000b18:	f000 ff80 	bl	8001a1c <HAL_GPIO_Init>

    // Control outputs (PC0-PC2) as outputs
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 8000b1c:	2307      	movs	r3, #7
 8000b1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b20:	2301      	movs	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2302      	movs	r3, #2
 8000b26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b28:	f107 0310 	add.w	r3, r7, #16
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4806      	ldr	r0, [pc, #24]	; (8000b48 <MX_GPIO_Init+0xcc>)
 8000b30:	f000 ff74 	bl	8001a1c <HAL_GPIO_Init>
    // Optional: Reset button input (PA3) - uncomment if using
    // GPIO_InitStruct.Pin = GPIO_PIN_3;
    // GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    // GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    // HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
}
 8000b34:	bf00      	nop
 8000b36:	3720      	adds	r7, #32
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	40010800 	.word	0x40010800
 8000b44:	40010c00 	.word	0x40010c00
 8000b48:	40011000 	.word	0x40011000

08000b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b52:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <HAL_MspInit+0x5c>)
 8000b54:	699b      	ldr	r3, [r3, #24]
 8000b56:	4a14      	ldr	r2, [pc, #80]	; (8000ba8 <HAL_MspInit+0x5c>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6193      	str	r3, [r2, #24]
 8000b5e:	4b12      	ldr	r3, [pc, #72]	; (8000ba8 <HAL_MspInit+0x5c>)
 8000b60:	699b      	ldr	r3, [r3, #24]
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <HAL_MspInit+0x5c>)
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	4a0e      	ldr	r2, [pc, #56]	; (8000ba8 <HAL_MspInit+0x5c>)
 8000b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b74:	61d3      	str	r3, [r2, #28]
 8000b76:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <HAL_MspInit+0x5c>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000b82:	4b0a      	ldr	r3, [pc, #40]	; (8000bac <HAL_MspInit+0x60>)
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	4a04      	ldr	r2, [pc, #16]	; (8000bac <HAL_MspInit+0x60>)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	3714      	adds	r7, #20
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr
 8000ba8:	40021000 	.word	0x40021000
 8000bac:	40010000 	.word	0x40010000

08000bb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b088      	sub	sp, #32
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 0310 	add.w	r3, r7, #16
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a14      	ldr	r2, [pc, #80]	; (8000c1c <HAL_ADC_MspInit+0x6c>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d121      	bne.n	8000c14 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bd0:	4b13      	ldr	r3, [pc, #76]	; (8000c20 <HAL_ADC_MspInit+0x70>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	4a12      	ldr	r2, [pc, #72]	; (8000c20 <HAL_ADC_MspInit+0x70>)
 8000bd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bda:	6193      	str	r3, [r2, #24]
 8000bdc:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <HAL_ADC_MspInit+0x70>)
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be8:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <HAL_ADC_MspInit+0x70>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	4a0c      	ldr	r2, [pc, #48]	; (8000c20 <HAL_ADC_MspInit+0x70>)
 8000bee:	f043 0304 	orr.w	r3, r3, #4
 8000bf2:	6193      	str	r3, [r2, #24]
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <HAL_ADC_MspInit+0x70>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	f003 0304 	and.w	r3, r3, #4
 8000bfc:	60bb      	str	r3, [r7, #8]
 8000bfe:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
 8000c00:	2307      	movs	r3, #7
 8000c02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c04:	2303      	movs	r3, #3
 8000c06:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c08:	f107 0310 	add.w	r3, r7, #16
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4805      	ldr	r0, [pc, #20]	; (8000c24 <HAL_ADC_MspInit+0x74>)
 8000c10:	f000 ff04 	bl	8001a1c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c14:	bf00      	nop
 8000c16:	3720      	adds	r7, #32
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40012400 	.word	0x40012400
 8000c20:	40021000 	.word	0x40021000
 8000c24:	40010800 	.word	0x40010800

08000c28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c2c:	e7fe      	b.n	8000c2c <NMI_Handler+0x4>

08000c2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <HardFault_Handler+0x4>

08000c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c38:	e7fe      	b.n	8000c38 <MemManage_Handler+0x4>

08000c3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c3e:	e7fe      	b.n	8000c3e <BusFault_Handler+0x4>

08000c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <UsageFault_Handler+0x4>

08000c46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c46:	b480      	push	{r7}
 8000c48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bc80      	pop	{r7}
 8000c50:	4770      	bx	lr

08000c52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c52:	b480      	push	{r7}
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr

08000c5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bc80      	pop	{r7}
 8000c68:	4770      	bx	lr

08000c6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c6e:	f000 f8ab 	bl	8000dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c80:	4a14      	ldr	r2, [pc, #80]	; (8000cd4 <_sbrk+0x5c>)
 8000c82:	4b15      	ldr	r3, [pc, #84]	; (8000cd8 <_sbrk+0x60>)
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c8c:	4b13      	ldr	r3, [pc, #76]	; (8000cdc <_sbrk+0x64>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d102      	bne.n	8000c9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c94:	4b11      	ldr	r3, [pc, #68]	; (8000cdc <_sbrk+0x64>)
 8000c96:	4a12      	ldr	r2, [pc, #72]	; (8000ce0 <_sbrk+0x68>)
 8000c98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c9a:	4b10      	ldr	r3, [pc, #64]	; (8000cdc <_sbrk+0x64>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d207      	bcs.n	8000cb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ca8:	f001 fdca 	bl	8002840 <__errno>
 8000cac:	4603      	mov	r3, r0
 8000cae:	220c      	movs	r2, #12
 8000cb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb6:	e009      	b.n	8000ccc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cb8:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <_sbrk+0x64>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cbe:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <_sbrk+0x64>)
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	4a05      	ldr	r2, [pc, #20]	; (8000cdc <_sbrk+0x64>)
 8000cc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cca:	68fb      	ldr	r3, [r7, #12]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20002800 	.word	0x20002800
 8000cd8:	00000400 	.word	0x00000400
 8000cdc:	200000b8 	.word	0x200000b8
 8000ce0:	20000108 	.word	0x20000108

08000ce4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bc80      	pop	{r7}
 8000cee:	4770      	bx	lr

08000cf0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cf0:	f7ff fff8 	bl	8000ce4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cf4:	480b      	ldr	r0, [pc, #44]	; (8000d24 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000cf6:	490c      	ldr	r1, [pc, #48]	; (8000d28 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000cf8:	4a0c      	ldr	r2, [pc, #48]	; (8000d2c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000cfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cfc:	e002      	b.n	8000d04 <LoopCopyDataInit>

08000cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d02:	3304      	adds	r3, #4

08000d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d08:	d3f9      	bcc.n	8000cfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0a:	4a09      	ldr	r2, [pc, #36]	; (8000d30 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000d0c:	4c09      	ldr	r4, [pc, #36]	; (8000d34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d10:	e001      	b.n	8000d16 <LoopFillZerobss>

08000d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d14:	3204      	adds	r2, #4

08000d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d18:	d3fb      	bcc.n	8000d12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d1a:	f001 fd97 	bl	800284c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d1e:	f7ff fd39 	bl	8000794 <main>
  bx lr
 8000d22:	4770      	bx	lr
  ldr r0, =_sdata
 8000d24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d28:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000d2c:	0800332c 	.word	0x0800332c
  ldr r2, =_sbss
 8000d30:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000d34:	20000108 	.word	0x20000108

08000d38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d38:	e7fe      	b.n	8000d38 <ADC1_2_IRQHandler>
	...

08000d3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d40:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <HAL_Init+0x28>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a07      	ldr	r2, [pc, #28]	; (8000d64 <HAL_Init+0x28>)
 8000d46:	f043 0310 	orr.w	r3, r3, #16
 8000d4a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f000 fe31 	bl	80019b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d52:	200f      	movs	r0, #15
 8000d54:	f000 f808 	bl	8000d68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d58:	f7ff fef8 	bl	8000b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40022000 	.word	0x40022000

08000d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d70:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <HAL_InitTick+0x54>)
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <HAL_InitTick+0x58>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 fe3b 	bl	8001a02 <HAL_SYSTICK_Config>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e00e      	b.n	8000db4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b0f      	cmp	r3, #15
 8000d9a:	d80a      	bhi.n	8000db2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	f04f 30ff 	mov.w	r0, #4294967295
 8000da4:	f000 fe11 	bl	80019ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000da8:	4a06      	ldr	r2, [pc, #24]	; (8000dc4 <HAL_InitTick+0x5c>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dae:	2300      	movs	r3, #0
 8000db0:	e000      	b.n	8000db4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	2000000c 	.word	0x2000000c
 8000dc0:	20000014 	.word	0x20000014
 8000dc4:	20000010 	.word	0x20000010

08000dc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dcc:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <HAL_IncTick+0x1c>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <HAL_IncTick+0x20>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	4a03      	ldr	r2, [pc, #12]	; (8000de8 <HAL_IncTick+0x20>)
 8000dda:	6013      	str	r3, [r2, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr
 8000de4:	20000014 	.word	0x20000014
 8000de8:	200000f4 	.word	0x200000f4

08000dec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b02      	ldr	r3, [pc, #8]	; (8000dfc <HAL_GetTick+0x10>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc80      	pop	{r7}
 8000dfa:	4770      	bx	lr
 8000dfc:	200000f4 	.word	0x200000f4

08000e00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e08:	f7ff fff0 	bl	8000dec <HAL_GetTick>
 8000e0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e18:	d005      	beq.n	8000e26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <HAL_Delay+0x44>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	461a      	mov	r2, r3
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	4413      	add	r3, r2
 8000e24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e26:	bf00      	nop
 8000e28:	f7ff ffe0 	bl	8000dec <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d8f7      	bhi.n	8000e28 <HAL_Delay+0x28>
  {
  }
}
 8000e38:	bf00      	nop
 8000e3a:	bf00      	nop
 8000e3c:	3710      	adds	r7, #16
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000014 	.word	0x20000014

08000e48 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e50:	2300      	movs	r3, #0
 8000e52:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000e54:	2300      	movs	r3, #0
 8000e56:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e0be      	b.n	8000fe8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d109      	bne.n	8000e8c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2200      	movs	r2, #0
 8000e82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f7ff fe92 	bl	8000bb0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f000 fbf1 	bl	8001674 <ADC_ConversionStop_Disable>
 8000e92:	4603      	mov	r3, r0
 8000e94:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e9a:	f003 0310 	and.w	r3, r3, #16
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f040 8099 	bne.w	8000fd6 <HAL_ADC_Init+0x18e>
 8000ea4:	7dfb      	ldrb	r3, [r7, #23]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f040 8095 	bne.w	8000fd6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000eb4:	f023 0302 	bic.w	r3, r3, #2
 8000eb8:	f043 0202 	orr.w	r2, r3, #2
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ec8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	7b1b      	ldrb	r3, [r3, #12]
 8000ece:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ed0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ee0:	d003      	beq.n	8000eea <HAL_ADC_Init+0xa2>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d102      	bne.n	8000ef0 <HAL_ADC_Init+0xa8>
 8000eea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eee:	e000      	b.n	8000ef2 <HAL_ADC_Init+0xaa>
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	7d1b      	ldrb	r3, [r3, #20]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d119      	bne.n	8000f34 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	7b1b      	ldrb	r3, [r3, #12]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d109      	bne.n	8000f1c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	035a      	lsls	r2, r3, #13
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f18:	613b      	str	r3, [r7, #16]
 8000f1a:	e00b      	b.n	8000f34 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f20:	f043 0220 	orr.w	r2, r3, #32
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2c:	f043 0201 	orr.w	r2, r3, #1
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	430a      	orrs	r2, r1
 8000f46:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	689a      	ldr	r2, [r3, #8]
 8000f4e:	4b28      	ldr	r3, [pc, #160]	; (8000ff0 <HAL_ADC_Init+0x1a8>)
 8000f50:	4013      	ands	r3, r2
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	6812      	ldr	r2, [r2, #0]
 8000f56:	68b9      	ldr	r1, [r7, #8]
 8000f58:	430b      	orrs	r3, r1
 8000f5a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f64:	d003      	beq.n	8000f6e <HAL_ADC_Init+0x126>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d104      	bne.n	8000f78 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	691b      	ldr	r3, [r3, #16]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	051b      	lsls	r3, r3, #20
 8000f76:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f7e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	689a      	ldr	r2, [r3, #8]
 8000f92:	4b18      	ldr	r3, [pc, #96]	; (8000ff4 <HAL_ADC_Init+0x1ac>)
 8000f94:	4013      	ands	r3, r2
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d10b      	bne.n	8000fb4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fa6:	f023 0303 	bic.w	r3, r3, #3
 8000faa:	f043 0201 	orr.w	r2, r3, #1
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000fb2:	e018      	b.n	8000fe6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb8:	f023 0312 	bic.w	r3, r3, #18
 8000fbc:	f043 0210 	orr.w	r2, r3, #16
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc8:	f043 0201 	orr.w	r2, r3, #1
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000fd4:	e007      	b.n	8000fe6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fda:	f043 0210 	orr.w	r2, r3, #16
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	ffe1f7fd 	.word	0xffe1f7fd
 8000ff4:	ff1f0efe 	.word	0xff1f0efe

08000ff8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001000:	2300      	movs	r3, #0
 8001002:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800100a:	2b01      	cmp	r3, #1
 800100c:	d101      	bne.n	8001012 <HAL_ADC_Start+0x1a>
 800100e:	2302      	movs	r3, #2
 8001010:	e098      	b.n	8001144 <HAL_ADC_Start+0x14c>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2201      	movs	r2, #1
 8001016:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f000 fad0 	bl	80015c0 <ADC_Enable>
 8001020:	4603      	mov	r3, r0
 8001022:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	2b00      	cmp	r3, #0
 8001028:	f040 8087 	bne.w	800113a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001030:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001034:	f023 0301 	bic.w	r3, r3, #1
 8001038:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a41      	ldr	r2, [pc, #260]	; (800114c <HAL_ADC_Start+0x154>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d105      	bne.n	8001056 <HAL_ADC_Start+0x5e>
 800104a:	4b41      	ldr	r3, [pc, #260]	; (8001150 <HAL_ADC_Start+0x158>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d115      	bne.n	8001082 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800105a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800106c:	2b00      	cmp	r3, #0
 800106e:	d026      	beq.n	80010be <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001074:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001078:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001080:	e01d      	b.n	80010be <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001086:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a2f      	ldr	r2, [pc, #188]	; (8001150 <HAL_ADC_Start+0x158>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d004      	beq.n	80010a2 <HAL_ADC_Start+0xaa>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a2b      	ldr	r2, [pc, #172]	; (800114c <HAL_ADC_Start+0x154>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d10d      	bne.n	80010be <HAL_ADC_Start+0xc6>
 80010a2:	4b2b      	ldr	r3, [pc, #172]	; (8001150 <HAL_ADC_Start+0x158>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d007      	beq.n	80010be <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010b6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d006      	beq.n	80010d8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ce:	f023 0206 	bic.w	r2, r3, #6
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80010d6:	e002      	b.n	80010de <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2200      	movs	r2, #0
 80010dc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f06f 0202 	mvn.w	r2, #2
 80010ee:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80010fa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80010fe:	d113      	bne.n	8001128 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001104:	4a11      	ldr	r2, [pc, #68]	; (800114c <HAL_ADC_Start+0x154>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d105      	bne.n	8001116 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800110a:	4b11      	ldr	r3, [pc, #68]	; (8001150 <HAL_ADC_Start+0x158>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001112:	2b00      	cmp	r3, #0
 8001114:	d108      	bne.n	8001128 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	e00c      	b.n	8001142 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	689a      	ldr	r2, [r3, #8]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	e003      	b.n	8001142 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001142:	7bfb      	ldrb	r3, [r7, #15]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40012800 	.word	0x40012800
 8001150:	40012400 	.word	0x40012400

08001154 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800115c:	2300      	movs	r3, #0
 800115e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001166:	2b01      	cmp	r3, #1
 8001168:	d101      	bne.n	800116e <HAL_ADC_Stop+0x1a>
 800116a:	2302      	movs	r3, #2
 800116c:	e01a      	b.n	80011a4 <HAL_ADC_Stop+0x50>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2201      	movs	r2, #1
 8001172:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 fa7c 	bl	8001674 <ADC_ConversionStop_Disable>
 800117c:	4603      	mov	r3, r0
 800117e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d109      	bne.n	800119a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800118a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800118e:	f023 0301 	bic.w	r3, r3, #1
 8001192:	f043 0201 	orr.w	r2, r3, #1
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2200      	movs	r2, #0
 800119e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80011ac:	b590      	push	{r4, r7, lr}
 80011ae:	b087      	sub	sp, #28
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80011be:	2300      	movs	r3, #0
 80011c0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80011c2:	f7ff fe13 	bl	8000dec <HAL_GetTick>
 80011c6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d00b      	beq.n	80011ee <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011da:	f043 0220 	orr.w	r2, r3, #32
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e0d3      	b.n	8001396 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d131      	bne.n	8001260 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001202:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001206:	2b00      	cmp	r3, #0
 8001208:	d12a      	bne.n	8001260 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800120a:	e021      	b.n	8001250 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001212:	d01d      	beq.n	8001250 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d007      	beq.n	800122a <HAL_ADC_PollForConversion+0x7e>
 800121a:	f7ff fde7 	bl	8000dec <HAL_GetTick>
 800121e:	4602      	mov	r2, r0
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	429a      	cmp	r2, r3
 8001228:	d212      	bcs.n	8001250 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d10b      	bne.n	8001250 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800123c:	f043 0204 	orr.w	r2, r3, #4
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800124c:	2303      	movs	r3, #3
 800124e:	e0a2      	b.n	8001396 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d0d6      	beq.n	800120c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800125e:	e070      	b.n	8001342 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001260:	4b4f      	ldr	r3, [pc, #316]	; (80013a0 <HAL_ADC_PollForConversion+0x1f4>)
 8001262:	681c      	ldr	r4, [r3, #0]
 8001264:	2002      	movs	r0, #2
 8001266:	f001 fa35 	bl	80026d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800126a:	4603      	mov	r3, r0
 800126c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	6919      	ldr	r1, [r3, #16]
 8001276:	4b4b      	ldr	r3, [pc, #300]	; (80013a4 <HAL_ADC_PollForConversion+0x1f8>)
 8001278:	400b      	ands	r3, r1
 800127a:	2b00      	cmp	r3, #0
 800127c:	d118      	bne.n	80012b0 <HAL_ADC_PollForConversion+0x104>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	68d9      	ldr	r1, [r3, #12]
 8001284:	4b48      	ldr	r3, [pc, #288]	; (80013a8 <HAL_ADC_PollForConversion+0x1fc>)
 8001286:	400b      	ands	r3, r1
 8001288:	2b00      	cmp	r3, #0
 800128a:	d111      	bne.n	80012b0 <HAL_ADC_PollForConversion+0x104>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	6919      	ldr	r1, [r3, #16]
 8001292:	4b46      	ldr	r3, [pc, #280]	; (80013ac <HAL_ADC_PollForConversion+0x200>)
 8001294:	400b      	ands	r3, r1
 8001296:	2b00      	cmp	r3, #0
 8001298:	d108      	bne.n	80012ac <HAL_ADC_PollForConversion+0x100>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	68d9      	ldr	r1, [r3, #12]
 80012a0:	4b43      	ldr	r3, [pc, #268]	; (80013b0 <HAL_ADC_PollForConversion+0x204>)
 80012a2:	400b      	ands	r3, r1
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d101      	bne.n	80012ac <HAL_ADC_PollForConversion+0x100>
 80012a8:	2314      	movs	r3, #20
 80012aa:	e020      	b.n	80012ee <HAL_ADC_PollForConversion+0x142>
 80012ac:	2329      	movs	r3, #41	; 0x29
 80012ae:	e01e      	b.n	80012ee <HAL_ADC_PollForConversion+0x142>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	6919      	ldr	r1, [r3, #16]
 80012b6:	4b3d      	ldr	r3, [pc, #244]	; (80013ac <HAL_ADC_PollForConversion+0x200>)
 80012b8:	400b      	ands	r3, r1
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d106      	bne.n	80012cc <HAL_ADC_PollForConversion+0x120>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	68d9      	ldr	r1, [r3, #12]
 80012c4:	4b3a      	ldr	r3, [pc, #232]	; (80013b0 <HAL_ADC_PollForConversion+0x204>)
 80012c6:	400b      	ands	r3, r1
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d00d      	beq.n	80012e8 <HAL_ADC_PollForConversion+0x13c>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6919      	ldr	r1, [r3, #16]
 80012d2:	4b38      	ldr	r3, [pc, #224]	; (80013b4 <HAL_ADC_PollForConversion+0x208>)
 80012d4:	400b      	ands	r3, r1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d108      	bne.n	80012ec <HAL_ADC_PollForConversion+0x140>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	68d9      	ldr	r1, [r3, #12]
 80012e0:	4b34      	ldr	r3, [pc, #208]	; (80013b4 <HAL_ADC_PollForConversion+0x208>)
 80012e2:	400b      	ands	r3, r1
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_ADC_PollForConversion+0x140>
 80012e8:	2354      	movs	r3, #84	; 0x54
 80012ea:	e000      	b.n	80012ee <HAL_ADC_PollForConversion+0x142>
 80012ec:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80012ee:	fb02 f303 	mul.w	r3, r2, r3
 80012f2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80012f4:	e021      	b.n	800133a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fc:	d01a      	beq.n	8001334 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d007      	beq.n	8001314 <HAL_ADC_PollForConversion+0x168>
 8001304:	f7ff fd72 	bl	8000dec <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	683a      	ldr	r2, [r7, #0]
 8001310:	429a      	cmp	r2, r3
 8001312:	d20f      	bcs.n	8001334 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	429a      	cmp	r2, r3
 800131a:	d90b      	bls.n	8001334 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001320:	f043 0204 	orr.w	r2, r3, #4
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e030      	b.n	8001396 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	3301      	adds	r3, #1
 8001338:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	429a      	cmp	r2, r3
 8001340:	d8d9      	bhi.n	80012f6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f06f 0212 	mvn.w	r2, #18
 800134a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001350:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001362:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001366:	d115      	bne.n	8001394 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800136c:	2b00      	cmp	r3, #0
 800136e:	d111      	bne.n	8001394 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001374:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001380:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d105      	bne.n	8001394 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800138c:	f043 0201 	orr.w	r2, r3, #1
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	371c      	adds	r7, #28
 800139a:	46bd      	mov	sp, r7
 800139c:	bd90      	pop	{r4, r7, pc}
 800139e:	bf00      	nop
 80013a0:	2000000c 	.word	0x2000000c
 80013a4:	24924924 	.word	0x24924924
 80013a8:	00924924 	.word	0x00924924
 80013ac:	12492492 	.word	0x12492492
 80013b0:	00492492 	.word	0x00492492
 80013b4:	00249249 	.word	0x00249249

080013b8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013da:	2300      	movs	r3, #0
 80013dc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d101      	bne.n	80013f0 <HAL_ADC_ConfigChannel+0x20>
 80013ec:	2302      	movs	r3, #2
 80013ee:	e0dc      	b.n	80015aa <HAL_ADC_ConfigChannel+0x1da>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2201      	movs	r2, #1
 80013f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	2b06      	cmp	r3, #6
 80013fe:	d81c      	bhi.n	800143a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	4613      	mov	r3, r2
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	4413      	add	r3, r2
 8001410:	3b05      	subs	r3, #5
 8001412:	221f      	movs	r2, #31
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	4019      	ands	r1, r3
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	6818      	ldr	r0, [r3, #0]
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	4613      	mov	r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	4413      	add	r3, r2
 800142a:	3b05      	subs	r3, #5
 800142c:	fa00 f203 	lsl.w	r2, r0, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	430a      	orrs	r2, r1
 8001436:	635a      	str	r2, [r3, #52]	; 0x34
 8001438:	e03c      	b.n	80014b4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	2b0c      	cmp	r3, #12
 8001440:	d81c      	bhi.n	800147c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685a      	ldr	r2, [r3, #4]
 800144c:	4613      	mov	r3, r2
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	4413      	add	r3, r2
 8001452:	3b23      	subs	r3, #35	; 0x23
 8001454:	221f      	movs	r2, #31
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43db      	mvns	r3, r3
 800145c:	4019      	ands	r1, r3
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	6818      	ldr	r0, [r3, #0]
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	4413      	add	r3, r2
 800146c:	3b23      	subs	r3, #35	; 0x23
 800146e:	fa00 f203 	lsl.w	r2, r0, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	430a      	orrs	r2, r1
 8001478:	631a      	str	r2, [r3, #48]	; 0x30
 800147a:	e01b      	b.n	80014b4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685a      	ldr	r2, [r3, #4]
 8001486:	4613      	mov	r3, r2
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	4413      	add	r3, r2
 800148c:	3b41      	subs	r3, #65	; 0x41
 800148e:	221f      	movs	r2, #31
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	43db      	mvns	r3, r3
 8001496:	4019      	ands	r1, r3
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	6818      	ldr	r0, [r3, #0]
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	4613      	mov	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4413      	add	r3, r2
 80014a6:	3b41      	subs	r3, #65	; 0x41
 80014a8:	fa00 f203 	lsl.w	r2, r0, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	430a      	orrs	r2, r1
 80014b2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b09      	cmp	r3, #9
 80014ba:	d91c      	bls.n	80014f6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68d9      	ldr	r1, [r3, #12]
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	4613      	mov	r3, r2
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	4413      	add	r3, r2
 80014cc:	3b1e      	subs	r3, #30
 80014ce:	2207      	movs	r2, #7
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43db      	mvns	r3, r3
 80014d6:	4019      	ands	r1, r3
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	6898      	ldr	r0, [r3, #8]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4613      	mov	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4413      	add	r3, r2
 80014e6:	3b1e      	subs	r3, #30
 80014e8:	fa00 f203 	lsl.w	r2, r0, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	430a      	orrs	r2, r1
 80014f2:	60da      	str	r2, [r3, #12]
 80014f4:	e019      	b.n	800152a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	6919      	ldr	r1, [r3, #16]
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	4613      	mov	r3, r2
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	4413      	add	r3, r2
 8001506:	2207      	movs	r2, #7
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	43db      	mvns	r3, r3
 800150e:	4019      	ands	r1, r3
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	6898      	ldr	r0, [r3, #8]
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	4613      	mov	r3, r2
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4413      	add	r3, r2
 800151e:	fa00 f203 	lsl.w	r2, r0, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	430a      	orrs	r2, r1
 8001528:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2b10      	cmp	r3, #16
 8001530:	d003      	beq.n	800153a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001536:	2b11      	cmp	r3, #17
 8001538:	d132      	bne.n	80015a0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a1d      	ldr	r2, [pc, #116]	; (80015b4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d125      	bne.n	8001590 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d126      	bne.n	80015a0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001560:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2b10      	cmp	r3, #16
 8001568:	d11a      	bne.n	80015a0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800156a:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <HAL_ADC_ConfigChannel+0x1e8>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a13      	ldr	r2, [pc, #76]	; (80015bc <HAL_ADC_ConfigChannel+0x1ec>)
 8001570:	fba2 2303 	umull	r2, r3, r2, r3
 8001574:	0c9a      	lsrs	r2, r3, #18
 8001576:	4613      	mov	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001580:	e002      	b.n	8001588 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	3b01      	subs	r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f9      	bne.n	8001582 <HAL_ADC_ConfigChannel+0x1b2>
 800158e:	e007      	b.n	80015a0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001594:	f043 0220 	orr.w	r2, r3, #32
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	40012400 	.word	0x40012400
 80015b8:	2000000c 	.word	0x2000000c
 80015bc:	431bde83 	.word	0x431bde83

080015c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015c8:	2300      	movs	r3, #0
 80015ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d040      	beq.n	8001660 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f042 0201 	orr.w	r2, r2, #1
 80015ec:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <ADC_Enable+0xac>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a1f      	ldr	r2, [pc, #124]	; (8001670 <ADC_Enable+0xb0>)
 80015f4:	fba2 2303 	umull	r2, r3, r2, r3
 80015f8:	0c9b      	lsrs	r3, r3, #18
 80015fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80015fc:	e002      	b.n	8001604 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	3b01      	subs	r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1f9      	bne.n	80015fe <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800160a:	f7ff fbef 	bl	8000dec <HAL_GetTick>
 800160e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001610:	e01f      	b.n	8001652 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001612:	f7ff fbeb 	bl	8000dec <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d918      	bls.n	8001652 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	2b01      	cmp	r3, #1
 800162c:	d011      	beq.n	8001652 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001632:	f043 0210 	orr.w	r2, r3, #16
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163e:	f043 0201 	orr.w	r2, r3, #1
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e007      	b.n	8001662 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	f003 0301 	and.w	r3, r3, #1
 800165c:	2b01      	cmp	r3, #1
 800165e:	d1d8      	bne.n	8001612 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	2000000c 	.word	0x2000000c
 8001670:	431bde83 	.word	0x431bde83

08001674 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800167c:	2300      	movs	r3, #0
 800167e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	2b01      	cmp	r3, #1
 800168c:	d12e      	bne.n	80016ec <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	689a      	ldr	r2, [r3, #8]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f022 0201 	bic.w	r2, r2, #1
 800169c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800169e:	f7ff fba5 	bl	8000dec <HAL_GetTick>
 80016a2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80016a4:	e01b      	b.n	80016de <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80016a6:	f7ff fba1 	bl	8000dec <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d914      	bls.n	80016de <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d10d      	bne.n	80016de <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c6:	f043 0210 	orr.w	r2, r3, #16
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d2:	f043 0201 	orr.w	r2, r3, #1
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e007      	b.n	80016ee <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d0dc      	beq.n	80016a6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
	...

080016f8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b087      	sub	sp, #28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001700:	2300      	movs	r3, #0
 8001702:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800170e:	2b01      	cmp	r3, #1
 8001710:	d101      	bne.n	8001716 <HAL_ADCEx_Calibration_Start+0x1e>
 8001712:	2302      	movs	r3, #2
 8001714:	e097      	b.n	8001846 <HAL_ADCEx_Calibration_Start+0x14e>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff ffa8 	bl	8001674 <ADC_ConversionStop_Disable>
 8001724:	4603      	mov	r3, r0
 8001726:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff49 	bl	80015c0 <ADC_Enable>
 800172e:	4603      	mov	r3, r0
 8001730:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001732:	7dfb      	ldrb	r3, [r7, #23]
 8001734:	2b00      	cmp	r3, #0
 8001736:	f040 8081 	bne.w	800183c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001742:	f023 0302 	bic.w	r3, r3, #2
 8001746:	f043 0202 	orr.w	r2, r3, #2
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800174e:	4b40      	ldr	r3, [pc, #256]	; (8001850 <HAL_ADCEx_Calibration_Start+0x158>)
 8001750:	681c      	ldr	r4, [r3, #0]
 8001752:	2002      	movs	r0, #2
 8001754:	f000 ffbe 	bl	80026d4 <HAL_RCCEx_GetPeriphCLKFreq>
 8001758:	4603      	mov	r3, r0
 800175a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800175e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001760:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001762:	e002      	b.n	800176a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	3b01      	subs	r3, #1
 8001768:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1f9      	bne.n	8001764 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	689a      	ldr	r2, [r3, #8]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f042 0208 	orr.w	r2, r2, #8
 800177e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001780:	f7ff fb34 	bl	8000dec <HAL_GetTick>
 8001784:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001786:	e01b      	b.n	80017c0 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001788:	f7ff fb30 	bl	8000dec <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	2b0a      	cmp	r3, #10
 8001794:	d914      	bls.n	80017c0 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f003 0308 	and.w	r3, r3, #8
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d00d      	beq.n	80017c0 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a8:	f023 0312 	bic.w	r3, r3, #18
 80017ac:	f043 0210 	orr.w	r2, r3, #16
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e042      	b.n	8001846 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f003 0308 	and.w	r3, r3, #8
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1dc      	bne.n	8001788 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f042 0204 	orr.w	r2, r2, #4
 80017dc:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80017de:	f7ff fb05 	bl	8000dec <HAL_GetTick>
 80017e2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80017e4:	e01b      	b.n	800181e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80017e6:	f7ff fb01 	bl	8000dec <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b0a      	cmp	r3, #10
 80017f2:	d914      	bls.n	800181e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d00d      	beq.n	800181e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001806:	f023 0312 	bic.w	r3, r3, #18
 800180a:	f043 0210 	orr.w	r2, r3, #16
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e013      	b.n	8001846 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	2b00      	cmp	r3, #0
 800182a:	d1dc      	bne.n	80017e6 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001830:	f023 0303 	bic.w	r3, r3, #3
 8001834:	f043 0201 	orr.w	r2, r3, #1
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001844:	7dfb      	ldrb	r3, [r7, #23]
}
 8001846:	4618      	mov	r0, r3
 8001848:	371c      	adds	r7, #28
 800184a:	46bd      	mov	sp, r7
 800184c:	bd90      	pop	{r4, r7, pc}
 800184e:	bf00      	nop
 8001850:	2000000c 	.word	0x2000000c

08001854 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001864:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <__NVIC_SetPriorityGrouping+0x44>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001870:	4013      	ands	r3, r2
 8001872:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800187c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001884:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001886:	4a04      	ldr	r2, [pc, #16]	; (8001898 <__NVIC_SetPriorityGrouping+0x44>)
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	60d3      	str	r3, [r2, #12]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a0:	4b04      	ldr	r3, [pc, #16]	; (80018b4 <__NVIC_GetPriorityGrouping+0x18>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	0a1b      	lsrs	r3, r3, #8
 80018a6:	f003 0307 	and.w	r3, r3, #7
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	6039      	str	r1, [r7, #0]
 80018c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	db0a      	blt.n	80018e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	490c      	ldr	r1, [pc, #48]	; (8001904 <__NVIC_SetPriority+0x4c>)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	0112      	lsls	r2, r2, #4
 80018d8:	b2d2      	uxtb	r2, r2
 80018da:	440b      	add	r3, r1
 80018dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018e0:	e00a      	b.n	80018f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	4908      	ldr	r1, [pc, #32]	; (8001908 <__NVIC_SetPriority+0x50>)
 80018e8:	79fb      	ldrb	r3, [r7, #7]
 80018ea:	f003 030f 	and.w	r3, r3, #15
 80018ee:	3b04      	subs	r3, #4
 80018f0:	0112      	lsls	r2, r2, #4
 80018f2:	b2d2      	uxtb	r2, r2
 80018f4:	440b      	add	r3, r1
 80018f6:	761a      	strb	r2, [r3, #24]
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000e100 	.word	0xe000e100
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800190c:	b480      	push	{r7}
 800190e:	b089      	sub	sp, #36	; 0x24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f1c3 0307 	rsb	r3, r3, #7
 8001926:	2b04      	cmp	r3, #4
 8001928:	bf28      	it	cs
 800192a:	2304      	movcs	r3, #4
 800192c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3304      	adds	r3, #4
 8001932:	2b06      	cmp	r3, #6
 8001934:	d902      	bls.n	800193c <NVIC_EncodePriority+0x30>
 8001936:	69fb      	ldr	r3, [r7, #28]
 8001938:	3b03      	subs	r3, #3
 800193a:	e000      	b.n	800193e <NVIC_EncodePriority+0x32>
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001940:	f04f 32ff 	mov.w	r2, #4294967295
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	43da      	mvns	r2, r3
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	401a      	ands	r2, r3
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001954:	f04f 31ff 	mov.w	r1, #4294967295
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	fa01 f303 	lsl.w	r3, r1, r3
 800195e:	43d9      	mvns	r1, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001964:	4313      	orrs	r3, r2
         );
}
 8001966:	4618      	mov	r0, r3
 8001968:	3724      	adds	r7, #36	; 0x24
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3b01      	subs	r3, #1
 800197c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001980:	d301      	bcc.n	8001986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001982:	2301      	movs	r3, #1
 8001984:	e00f      	b.n	80019a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001986:	4a0a      	ldr	r2, [pc, #40]	; (80019b0 <SysTick_Config+0x40>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3b01      	subs	r3, #1
 800198c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800198e:	210f      	movs	r1, #15
 8001990:	f04f 30ff 	mov.w	r0, #4294967295
 8001994:	f7ff ff90 	bl	80018b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <SysTick_Config+0x40>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800199e:	4b04      	ldr	r3, [pc, #16]	; (80019b0 <SysTick_Config+0x40>)
 80019a0:	2207      	movs	r2, #7
 80019a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	e000e010 	.word	0xe000e010

080019b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff ff49 	bl	8001854 <__NVIC_SetPriorityGrouping>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b086      	sub	sp, #24
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	4603      	mov	r3, r0
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019dc:	f7ff ff5e 	bl	800189c <__NVIC_GetPriorityGrouping>
 80019e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	6978      	ldr	r0, [r7, #20]
 80019e8:	f7ff ff90 	bl	800190c <NVIC_EncodePriority>
 80019ec:	4602      	mov	r2, r0
 80019ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f2:	4611      	mov	r1, r2
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff5f 	bl	80018b8 <__NVIC_SetPriority>
}
 80019fa:	bf00      	nop
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff ffb0 	bl	8001970 <SysTick_Config>
 8001a10:	4603      	mov	r3, r0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b08b      	sub	sp, #44	; 0x2c
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a26:	2300      	movs	r3, #0
 8001a28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a2e:	e148      	b.n	8001cc2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a30:	2201      	movs	r2, #1
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	69fa      	ldr	r2, [r7, #28]
 8001a40:	4013      	ands	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	f040 8137 	bne.w	8001cbc <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	4aa3      	ldr	r2, [pc, #652]	; (8001ce0 <HAL_GPIO_Init+0x2c4>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d05e      	beq.n	8001b16 <HAL_GPIO_Init+0xfa>
 8001a58:	4aa1      	ldr	r2, [pc, #644]	; (8001ce0 <HAL_GPIO_Init+0x2c4>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d875      	bhi.n	8001b4a <HAL_GPIO_Init+0x12e>
 8001a5e:	4aa1      	ldr	r2, [pc, #644]	; (8001ce4 <HAL_GPIO_Init+0x2c8>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d058      	beq.n	8001b16 <HAL_GPIO_Init+0xfa>
 8001a64:	4a9f      	ldr	r2, [pc, #636]	; (8001ce4 <HAL_GPIO_Init+0x2c8>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d86f      	bhi.n	8001b4a <HAL_GPIO_Init+0x12e>
 8001a6a:	4a9f      	ldr	r2, [pc, #636]	; (8001ce8 <HAL_GPIO_Init+0x2cc>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d052      	beq.n	8001b16 <HAL_GPIO_Init+0xfa>
 8001a70:	4a9d      	ldr	r2, [pc, #628]	; (8001ce8 <HAL_GPIO_Init+0x2cc>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d869      	bhi.n	8001b4a <HAL_GPIO_Init+0x12e>
 8001a76:	4a9d      	ldr	r2, [pc, #628]	; (8001cec <HAL_GPIO_Init+0x2d0>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d04c      	beq.n	8001b16 <HAL_GPIO_Init+0xfa>
 8001a7c:	4a9b      	ldr	r2, [pc, #620]	; (8001cec <HAL_GPIO_Init+0x2d0>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d863      	bhi.n	8001b4a <HAL_GPIO_Init+0x12e>
 8001a82:	4a9b      	ldr	r2, [pc, #620]	; (8001cf0 <HAL_GPIO_Init+0x2d4>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d046      	beq.n	8001b16 <HAL_GPIO_Init+0xfa>
 8001a88:	4a99      	ldr	r2, [pc, #612]	; (8001cf0 <HAL_GPIO_Init+0x2d4>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d85d      	bhi.n	8001b4a <HAL_GPIO_Init+0x12e>
 8001a8e:	2b12      	cmp	r3, #18
 8001a90:	d82a      	bhi.n	8001ae8 <HAL_GPIO_Init+0xcc>
 8001a92:	2b12      	cmp	r3, #18
 8001a94:	d859      	bhi.n	8001b4a <HAL_GPIO_Init+0x12e>
 8001a96:	a201      	add	r2, pc, #4	; (adr r2, 8001a9c <HAL_GPIO_Init+0x80>)
 8001a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a9c:	08001b17 	.word	0x08001b17
 8001aa0:	08001af1 	.word	0x08001af1
 8001aa4:	08001b03 	.word	0x08001b03
 8001aa8:	08001b45 	.word	0x08001b45
 8001aac:	08001b4b 	.word	0x08001b4b
 8001ab0:	08001b4b 	.word	0x08001b4b
 8001ab4:	08001b4b 	.word	0x08001b4b
 8001ab8:	08001b4b 	.word	0x08001b4b
 8001abc:	08001b4b 	.word	0x08001b4b
 8001ac0:	08001b4b 	.word	0x08001b4b
 8001ac4:	08001b4b 	.word	0x08001b4b
 8001ac8:	08001b4b 	.word	0x08001b4b
 8001acc:	08001b4b 	.word	0x08001b4b
 8001ad0:	08001b4b 	.word	0x08001b4b
 8001ad4:	08001b4b 	.word	0x08001b4b
 8001ad8:	08001b4b 	.word	0x08001b4b
 8001adc:	08001b4b 	.word	0x08001b4b
 8001ae0:	08001af9 	.word	0x08001af9
 8001ae4:	08001b0d 	.word	0x08001b0d
 8001ae8:	4a82      	ldr	r2, [pc, #520]	; (8001cf4 <HAL_GPIO_Init+0x2d8>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d013      	beq.n	8001b16 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001aee:	e02c      	b.n	8001b4a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	623b      	str	r3, [r7, #32]
          break;
 8001af6:	e029      	b.n	8001b4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	3304      	adds	r3, #4
 8001afe:	623b      	str	r3, [r7, #32]
          break;
 8001b00:	e024      	b.n	8001b4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	3308      	adds	r3, #8
 8001b08:	623b      	str	r3, [r7, #32]
          break;
 8001b0a:	e01f      	b.n	8001b4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	330c      	adds	r3, #12
 8001b12:	623b      	str	r3, [r7, #32]
          break;
 8001b14:	e01a      	b.n	8001b4c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d102      	bne.n	8001b24 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b1e:	2304      	movs	r3, #4
 8001b20:	623b      	str	r3, [r7, #32]
          break;
 8001b22:	e013      	b.n	8001b4c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d105      	bne.n	8001b38 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b2c:	2308      	movs	r3, #8
 8001b2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	69fa      	ldr	r2, [r7, #28]
 8001b34:	611a      	str	r2, [r3, #16]
          break;
 8001b36:	e009      	b.n	8001b4c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b38:	2308      	movs	r3, #8
 8001b3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	69fa      	ldr	r2, [r7, #28]
 8001b40:	615a      	str	r2, [r3, #20]
          break;
 8001b42:	e003      	b.n	8001b4c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b44:	2300      	movs	r3, #0
 8001b46:	623b      	str	r3, [r7, #32]
          break;
 8001b48:	e000      	b.n	8001b4c <HAL_GPIO_Init+0x130>
          break;
 8001b4a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	2bff      	cmp	r3, #255	; 0xff
 8001b50:	d801      	bhi.n	8001b56 <HAL_GPIO_Init+0x13a>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	e001      	b.n	8001b5a <HAL_GPIO_Init+0x13e>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	3304      	adds	r3, #4
 8001b5a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	2bff      	cmp	r3, #255	; 0xff
 8001b60:	d802      	bhi.n	8001b68 <HAL_GPIO_Init+0x14c>
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	e002      	b.n	8001b6e <HAL_GPIO_Init+0x152>
 8001b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6a:	3b08      	subs	r3, #8
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	210f      	movs	r1, #15
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	401a      	ands	r2, r3
 8001b80:	6a39      	ldr	r1, [r7, #32]
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	fa01 f303 	lsl.w	r3, r1, r3
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f000 8090 	beq.w	8001cbc <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b9c:	4b56      	ldr	r3, [pc, #344]	; (8001cf8 <HAL_GPIO_Init+0x2dc>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4a55      	ldr	r2, [pc, #340]	; (8001cf8 <HAL_GPIO_Init+0x2dc>)
 8001ba2:	f043 0301 	orr.w	r3, r3, #1
 8001ba6:	6193      	str	r3, [r2, #24]
 8001ba8:	4b53      	ldr	r3, [pc, #332]	; (8001cf8 <HAL_GPIO_Init+0x2dc>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bb4:	4a51      	ldr	r2, [pc, #324]	; (8001cfc <HAL_GPIO_Init+0x2e0>)
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	089b      	lsrs	r3, r3, #2
 8001bba:	3302      	adds	r3, #2
 8001bbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	220f      	movs	r2, #15
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a49      	ldr	r2, [pc, #292]	; (8001d00 <HAL_GPIO_Init+0x2e4>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d00d      	beq.n	8001bfc <HAL_GPIO_Init+0x1e0>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4a48      	ldr	r2, [pc, #288]	; (8001d04 <HAL_GPIO_Init+0x2e8>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d007      	beq.n	8001bf8 <HAL_GPIO_Init+0x1dc>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a47      	ldr	r2, [pc, #284]	; (8001d08 <HAL_GPIO_Init+0x2ec>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d101      	bne.n	8001bf4 <HAL_GPIO_Init+0x1d8>
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	e004      	b.n	8001bfe <HAL_GPIO_Init+0x1e2>
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e002      	b.n	8001bfe <HAL_GPIO_Init+0x1e2>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e000      	b.n	8001bfe <HAL_GPIO_Init+0x1e2>
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c00:	f002 0203 	and.w	r2, r2, #3
 8001c04:	0092      	lsls	r2, r2, #2
 8001c06:	4093      	lsls	r3, r2
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c0e:	493b      	ldr	r1, [pc, #236]	; (8001cfc <HAL_GPIO_Init+0x2e0>)
 8001c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c12:	089b      	lsrs	r3, r3, #2
 8001c14:	3302      	adds	r3, #2
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d006      	beq.n	8001c36 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c28:	4b38      	ldr	r3, [pc, #224]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	4937      	ldr	r1, [pc, #220]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	608b      	str	r3, [r1, #8]
 8001c34:	e006      	b.n	8001c44 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c36:	4b35      	ldr	r3, [pc, #212]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	4933      	ldr	r1, [pc, #204]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d006      	beq.n	8001c5e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c50:	4b2e      	ldr	r3, [pc, #184]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c52:	68da      	ldr	r2, [r3, #12]
 8001c54:	492d      	ldr	r1, [pc, #180]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	60cb      	str	r3, [r1, #12]
 8001c5c:	e006      	b.n	8001c6c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c5e:	4b2b      	ldr	r3, [pc, #172]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	43db      	mvns	r3, r3
 8001c66:	4929      	ldr	r1, [pc, #164]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d006      	beq.n	8001c86 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c78:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	4923      	ldr	r1, [pc, #140]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	604b      	str	r3, [r1, #4]
 8001c84:	e006      	b.n	8001c94 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c86:	4b21      	ldr	r3, [pc, #132]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	491f      	ldr	r1, [pc, #124]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001c90:	4013      	ands	r3, r2
 8001c92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d006      	beq.n	8001cae <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4919      	ldr	r1, [pc, #100]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	600b      	str	r3, [r1, #0]
 8001cac:	e006      	b.n	8001cbc <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cae:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	4915      	ldr	r1, [pc, #84]	; (8001d0c <HAL_GPIO_Init+0x2f0>)
 8001cb8:	4013      	ands	r3, r2
 8001cba:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	f47f aeaf 	bne.w	8001a30 <HAL_GPIO_Init+0x14>
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	bf00      	nop
 8001cd6:	372c      	adds	r7, #44	; 0x2c
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	10320000 	.word	0x10320000
 8001ce4:	10310000 	.word	0x10310000
 8001ce8:	10220000 	.word	0x10220000
 8001cec:	10210000 	.word	0x10210000
 8001cf0:	10120000 	.word	0x10120000
 8001cf4:	10110000 	.word	0x10110000
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40010000 	.word	0x40010000
 8001d00:	40010800 	.word	0x40010800
 8001d04:	40010c00 	.word	0x40010c00
 8001d08:	40011000 	.word	0x40011000
 8001d0c:	40010400 	.word	0x40010400

08001d10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	460b      	mov	r3, r1
 8001d1a:	807b      	strh	r3, [r7, #2]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d20:	787b      	ldrb	r3, [r7, #1]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d26:	887a      	ldrh	r2, [r7, #2]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d2c:	e003      	b.n	8001d36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d2e:	887b      	ldrh	r3, [r7, #2]
 8001d30:	041a      	lsls	r2, r3, #16
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	611a      	str	r2, [r3, #16]
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	460b      	mov	r3, r1
 8001d4a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d52:	887a      	ldrh	r2, [r7, #2]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	4013      	ands	r3, r2
 8001d58:	041a      	lsls	r2, r3, #16
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	43d9      	mvns	r1, r3
 8001d5e:	887b      	ldrh	r3, [r7, #2]
 8001d60:	400b      	ands	r3, r1
 8001d62:	431a      	orrs	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	611a      	str	r2, [r3, #16]
}
 8001d68:	bf00      	nop
 8001d6a:	3714      	adds	r7, #20
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr
	...

08001d74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e26c      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f000 8087 	beq.w	8001ea2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d94:	4b92      	ldr	r3, [pc, #584]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f003 030c 	and.w	r3, r3, #12
 8001d9c:	2b04      	cmp	r3, #4
 8001d9e:	d00c      	beq.n	8001dba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001da0:	4b8f      	ldr	r3, [pc, #572]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 030c 	and.w	r3, r3, #12
 8001da8:	2b08      	cmp	r3, #8
 8001daa:	d112      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x5e>
 8001dac:	4b8c      	ldr	r3, [pc, #560]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001db4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001db8:	d10b      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dba:	4b89      	ldr	r3, [pc, #548]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d06c      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x12c>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d168      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e246      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dda:	d106      	bne.n	8001dea <HAL_RCC_OscConfig+0x76>
 8001ddc:	4b80      	ldr	r3, [pc, #512]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a7f      	ldr	r2, [pc, #508]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001de2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001de6:	6013      	str	r3, [r2, #0]
 8001de8:	e02e      	b.n	8001e48 <HAL_RCC_OscConfig+0xd4>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d10c      	bne.n	8001e0c <HAL_RCC_OscConfig+0x98>
 8001df2:	4b7b      	ldr	r3, [pc, #492]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a7a      	ldr	r2, [pc, #488]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001df8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	4b78      	ldr	r3, [pc, #480]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a77      	ldr	r2, [pc, #476]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e08:	6013      	str	r3, [r2, #0]
 8001e0a:	e01d      	b.n	8001e48 <HAL_RCC_OscConfig+0xd4>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e14:	d10c      	bne.n	8001e30 <HAL_RCC_OscConfig+0xbc>
 8001e16:	4b72      	ldr	r3, [pc, #456]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a71      	ldr	r2, [pc, #452]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	4b6f      	ldr	r3, [pc, #444]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6e      	ldr	r2, [pc, #440]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e2c:	6013      	str	r3, [r2, #0]
 8001e2e:	e00b      	b.n	8001e48 <HAL_RCC_OscConfig+0xd4>
 8001e30:	4b6b      	ldr	r3, [pc, #428]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a6a      	ldr	r2, [pc, #424]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e3a:	6013      	str	r3, [r2, #0]
 8001e3c:	4b68      	ldr	r3, [pc, #416]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a67      	ldr	r2, [pc, #412]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d013      	beq.n	8001e78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e50:	f7fe ffcc 	bl	8000dec <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e58:	f7fe ffc8 	bl	8000dec <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b64      	cmp	r3, #100	; 0x64
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e1fa      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6a:	4b5d      	ldr	r3, [pc, #372]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d0f0      	beq.n	8001e58 <HAL_RCC_OscConfig+0xe4>
 8001e76:	e014      	b.n	8001ea2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e78:	f7fe ffb8 	bl	8000dec <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e7e:	e008      	b.n	8001e92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e80:	f7fe ffb4 	bl	8000dec <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b64      	cmp	r3, #100	; 0x64
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e1e6      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e92:	4b53      	ldr	r3, [pc, #332]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d1f0      	bne.n	8001e80 <HAL_RCC_OscConfig+0x10c>
 8001e9e:	e000      	b.n	8001ea2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d063      	beq.n	8001f76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001eae:	4b4c      	ldr	r3, [pc, #304]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f003 030c 	and.w	r3, r3, #12
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d00b      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001eba:	4b49      	ldr	r3, [pc, #292]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f003 030c 	and.w	r3, r3, #12
 8001ec2:	2b08      	cmp	r3, #8
 8001ec4:	d11c      	bne.n	8001f00 <HAL_RCC_OscConfig+0x18c>
 8001ec6:	4b46      	ldr	r3, [pc, #280]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d116      	bne.n	8001f00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed2:	4b43      	ldr	r3, [pc, #268]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d005      	beq.n	8001eea <HAL_RCC_OscConfig+0x176>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d001      	beq.n	8001eea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e1ba      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eea:	4b3d      	ldr	r3, [pc, #244]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	4939      	ldr	r1, [pc, #228]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001efa:	4313      	orrs	r3, r2
 8001efc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001efe:	e03a      	b.n	8001f76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	691b      	ldr	r3, [r3, #16]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d020      	beq.n	8001f4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f08:	4b36      	ldr	r3, [pc, #216]	; (8001fe4 <HAL_RCC_OscConfig+0x270>)
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0e:	f7fe ff6d 	bl	8000dec <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f16:	f7fe ff69 	bl	8000dec <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e19b      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f28:	4b2d      	ldr	r3, [pc, #180]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d0f0      	beq.n	8001f16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f34:	4b2a      	ldr	r3, [pc, #168]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	695b      	ldr	r3, [r3, #20]
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	4927      	ldr	r1, [pc, #156]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	600b      	str	r3, [r1, #0]
 8001f48:	e015      	b.n	8001f76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f4a:	4b26      	ldr	r3, [pc, #152]	; (8001fe4 <HAL_RCC_OscConfig+0x270>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7fe ff4c 	bl	8000dec <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f58:	f7fe ff48 	bl	8000dec <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e17a      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f6a:	4b1d      	ldr	r3, [pc, #116]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f0      	bne.n	8001f58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0308 	and.w	r3, r3, #8
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d03a      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	699b      	ldr	r3, [r3, #24]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d019      	beq.n	8001fbe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f8a:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <HAL_RCC_OscConfig+0x274>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f90:	f7fe ff2c 	bl	8000dec <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f98:	f7fe ff28 	bl	8000dec <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e15a      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001faa:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0f0      	beq.n	8001f98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	f000 fab8 	bl	800252c <RCC_Delay>
 8001fbc:	e01c      	b.n	8001ff8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fbe:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <HAL_RCC_OscConfig+0x274>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc4:	f7fe ff12 	bl	8000dec <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fca:	e00f      	b.n	8001fec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fcc:	f7fe ff0e 	bl	8000dec <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d908      	bls.n	8001fec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e140      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
 8001fde:	bf00      	nop
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	42420000 	.word	0x42420000
 8001fe8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fec:	4b9e      	ldr	r3, [pc, #632]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8001fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1e9      	bne.n	8001fcc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	2b00      	cmp	r3, #0
 8002002:	f000 80a6 	beq.w	8002152 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002006:	2300      	movs	r3, #0
 8002008:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800200a:	4b97      	ldr	r3, [pc, #604]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10d      	bne.n	8002032 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002016:	4b94      	ldr	r3, [pc, #592]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	4a93      	ldr	r2, [pc, #588]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800201c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002020:	61d3      	str	r3, [r2, #28]
 8002022:	4b91      	ldr	r3, [pc, #580]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8002024:	69db      	ldr	r3, [r3, #28]
 8002026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800202a:	60bb      	str	r3, [r7, #8]
 800202c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800202e:	2301      	movs	r3, #1
 8002030:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002032:	4b8e      	ldr	r3, [pc, #568]	; (800226c <HAL_RCC_OscConfig+0x4f8>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800203a:	2b00      	cmp	r3, #0
 800203c:	d118      	bne.n	8002070 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800203e:	4b8b      	ldr	r3, [pc, #556]	; (800226c <HAL_RCC_OscConfig+0x4f8>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a8a      	ldr	r2, [pc, #552]	; (800226c <HAL_RCC_OscConfig+0x4f8>)
 8002044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800204a:	f7fe fecf 	bl	8000dec <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002052:	f7fe fecb 	bl	8000dec <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b64      	cmp	r3, #100	; 0x64
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e0fd      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002064:	4b81      	ldr	r3, [pc, #516]	; (800226c <HAL_RCC_OscConfig+0x4f8>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800206c:	2b00      	cmp	r3, #0
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d106      	bne.n	8002086 <HAL_RCC_OscConfig+0x312>
 8002078:	4b7b      	ldr	r3, [pc, #492]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	4a7a      	ldr	r2, [pc, #488]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800207e:	f043 0301 	orr.w	r3, r3, #1
 8002082:	6213      	str	r3, [r2, #32]
 8002084:	e02d      	b.n	80020e2 <HAL_RCC_OscConfig+0x36e>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10c      	bne.n	80020a8 <HAL_RCC_OscConfig+0x334>
 800208e:	4b76      	ldr	r3, [pc, #472]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	4a75      	ldr	r2, [pc, #468]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8002094:	f023 0301 	bic.w	r3, r3, #1
 8002098:	6213      	str	r3, [r2, #32]
 800209a:	4b73      	ldr	r3, [pc, #460]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	4a72      	ldr	r2, [pc, #456]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020a0:	f023 0304 	bic.w	r3, r3, #4
 80020a4:	6213      	str	r3, [r2, #32]
 80020a6:	e01c      	b.n	80020e2 <HAL_RCC_OscConfig+0x36e>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	2b05      	cmp	r3, #5
 80020ae:	d10c      	bne.n	80020ca <HAL_RCC_OscConfig+0x356>
 80020b0:	4b6d      	ldr	r3, [pc, #436]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020b2:	6a1b      	ldr	r3, [r3, #32]
 80020b4:	4a6c      	ldr	r2, [pc, #432]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020b6:	f043 0304 	orr.w	r3, r3, #4
 80020ba:	6213      	str	r3, [r2, #32]
 80020bc:	4b6a      	ldr	r3, [pc, #424]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020be:	6a1b      	ldr	r3, [r3, #32]
 80020c0:	4a69      	ldr	r2, [pc, #420]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020c2:	f043 0301 	orr.w	r3, r3, #1
 80020c6:	6213      	str	r3, [r2, #32]
 80020c8:	e00b      	b.n	80020e2 <HAL_RCC_OscConfig+0x36e>
 80020ca:	4b67      	ldr	r3, [pc, #412]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	4a66      	ldr	r2, [pc, #408]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020d0:	f023 0301 	bic.w	r3, r3, #1
 80020d4:	6213      	str	r3, [r2, #32]
 80020d6:	4b64      	ldr	r3, [pc, #400]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	4a63      	ldr	r2, [pc, #396]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80020dc:	f023 0304 	bic.w	r3, r3, #4
 80020e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d015      	beq.n	8002116 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ea:	f7fe fe7f 	bl	8000dec <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f0:	e00a      	b.n	8002108 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f2:	f7fe fe7b 	bl	8000dec <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002100:	4293      	cmp	r3, r2
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e0ab      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002108:	4b57      	ldr	r3, [pc, #348]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0ee      	beq.n	80020f2 <HAL_RCC_OscConfig+0x37e>
 8002114:	e014      	b.n	8002140 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002116:	f7fe fe69 	bl	8000dec <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800211c:	e00a      	b.n	8002134 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800211e:	f7fe fe65 	bl	8000dec <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	f241 3288 	movw	r2, #5000	; 0x1388
 800212c:	4293      	cmp	r3, r2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e095      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002134:	4b4c      	ldr	r3, [pc, #304]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d1ee      	bne.n	800211e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002140:	7dfb      	ldrb	r3, [r7, #23]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d105      	bne.n	8002152 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002146:	4b48      	ldr	r3, [pc, #288]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	4a47      	ldr	r2, [pc, #284]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800214c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002150:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 8081 	beq.w	800225e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800215c:	4b42      	ldr	r3, [pc, #264]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f003 030c 	and.w	r3, r3, #12
 8002164:	2b08      	cmp	r3, #8
 8002166:	d061      	beq.n	800222c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	2b02      	cmp	r3, #2
 800216e:	d146      	bne.n	80021fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002170:	4b3f      	ldr	r3, [pc, #252]	; (8002270 <HAL_RCC_OscConfig+0x4fc>)
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002176:	f7fe fe39 	bl	8000dec <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800217c:	e008      	b.n	8002190 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800217e:	f7fe fe35 	bl	8000dec <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e067      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002190:	4b35      	ldr	r3, [pc, #212]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1f0      	bne.n	800217e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021a4:	d108      	bne.n	80021b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021a6:	4b30      	ldr	r3, [pc, #192]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	492d      	ldr	r1, [pc, #180]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021b8:	4b2b      	ldr	r3, [pc, #172]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a19      	ldr	r1, [r3, #32]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	430b      	orrs	r3, r1
 80021ca:	4927      	ldr	r1, [pc, #156]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021d0:	4b27      	ldr	r3, [pc, #156]	; (8002270 <HAL_RCC_OscConfig+0x4fc>)
 80021d2:	2201      	movs	r2, #1
 80021d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d6:	f7fe fe09 	bl	8000dec <HAL_GetTick>
 80021da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021de:	f7fe fe05 	bl	8000dec <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e037      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021f0:	4b1d      	ldr	r3, [pc, #116]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d0f0      	beq.n	80021de <HAL_RCC_OscConfig+0x46a>
 80021fc:	e02f      	b.n	800225e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fe:	4b1c      	ldr	r3, [pc, #112]	; (8002270 <HAL_RCC_OscConfig+0x4fc>)
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002204:	f7fe fdf2 	bl	8000dec <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220c:	f7fe fdee 	bl	8000dec <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e020      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800221e:	4b12      	ldr	r3, [pc, #72]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x498>
 800222a:	e018      	b.n	800225e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	69db      	ldr	r3, [r3, #28]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d101      	bne.n	8002238 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e013      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002238:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <HAL_RCC_OscConfig+0x4f4>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	429a      	cmp	r2, r3
 800224a:	d106      	bne.n	800225a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002256:	429a      	cmp	r2, r3
 8002258:	d001      	beq.n	800225e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40021000 	.word	0x40021000
 800226c:	40007000 	.word	0x40007000
 8002270:	42420060 	.word	0x42420060

08002274 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0d0      	b.n	800242a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002288:	4b6a      	ldr	r3, [pc, #424]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	429a      	cmp	r2, r3
 8002294:	d910      	bls.n	80022b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002296:	4b67      	ldr	r3, [pc, #412]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f023 0207 	bic.w	r2, r3, #7
 800229e:	4965      	ldr	r1, [pc, #404]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022a6:	4b63      	ldr	r3, [pc, #396]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d001      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e0b8      	b.n	800242a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d020      	beq.n	8002306 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0304 	and.w	r3, r3, #4
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d005      	beq.n	80022dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022d0:	4b59      	ldr	r3, [pc, #356]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	4a58      	ldr	r2, [pc, #352]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80022d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80022da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0308 	and.w	r3, r3, #8
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d005      	beq.n	80022f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022e8:	4b53      	ldr	r3, [pc, #332]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	4a52      	ldr	r2, [pc, #328]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80022ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022f4:	4b50      	ldr	r3, [pc, #320]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	494d      	ldr	r1, [pc, #308]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 8002302:	4313      	orrs	r3, r2
 8002304:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	2b00      	cmp	r3, #0
 8002310:	d040      	beq.n	8002394 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d107      	bne.n	800232a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800231a:	4b47      	ldr	r3, [pc, #284]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d115      	bne.n	8002352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e07f      	b.n	800242a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	2b02      	cmp	r3, #2
 8002330:	d107      	bne.n	8002342 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002332:	4b41      	ldr	r3, [pc, #260]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d109      	bne.n	8002352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e073      	b.n	800242a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002342:	4b3d      	ldr	r3, [pc, #244]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e06b      	b.n	800242a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002352:	4b39      	ldr	r3, [pc, #228]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f023 0203 	bic.w	r2, r3, #3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	4936      	ldr	r1, [pc, #216]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 8002360:	4313      	orrs	r3, r2
 8002362:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002364:	f7fe fd42 	bl	8000dec <HAL_GetTick>
 8002368:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800236a:	e00a      	b.n	8002382 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800236c:	f7fe fd3e 	bl	8000dec <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	f241 3288 	movw	r2, #5000	; 0x1388
 800237a:	4293      	cmp	r3, r2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e053      	b.n	800242a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002382:	4b2d      	ldr	r3, [pc, #180]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f003 020c 	and.w	r2, r3, #12
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	429a      	cmp	r2, r3
 8002392:	d1eb      	bne.n	800236c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002394:	4b27      	ldr	r3, [pc, #156]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0307 	and.w	r3, r3, #7
 800239c:	683a      	ldr	r2, [r7, #0]
 800239e:	429a      	cmp	r2, r3
 80023a0:	d210      	bcs.n	80023c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023a2:	4b24      	ldr	r3, [pc, #144]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f023 0207 	bic.w	r2, r3, #7
 80023aa:	4922      	ldr	r1, [pc, #136]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023b2:	4b20      	ldr	r3, [pc, #128]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0307 	and.w	r3, r3, #7
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d001      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e032      	b.n	800242a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d008      	beq.n	80023e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023d0:	4b19      	ldr	r3, [pc, #100]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	4916      	ldr	r1, [pc, #88]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0308 	and.w	r3, r3, #8
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d009      	beq.n	8002402 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023ee:	4b12      	ldr	r3, [pc, #72]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	490e      	ldr	r1, [pc, #56]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002402:	f000 f821 	bl	8002448 <HAL_RCC_GetSysClockFreq>
 8002406:	4602      	mov	r2, r0
 8002408:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	091b      	lsrs	r3, r3, #4
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	490a      	ldr	r1, [pc, #40]	; (800243c <HAL_RCC_ClockConfig+0x1c8>)
 8002414:	5ccb      	ldrb	r3, [r1, r3]
 8002416:	fa22 f303 	lsr.w	r3, r2, r3
 800241a:	4a09      	ldr	r2, [pc, #36]	; (8002440 <HAL_RCC_ClockConfig+0x1cc>)
 800241c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800241e:	4b09      	ldr	r3, [pc, #36]	; (8002444 <HAL_RCC_ClockConfig+0x1d0>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4618      	mov	r0, r3
 8002424:	f7fe fca0 	bl	8000d68 <HAL_InitTick>

  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40022000 	.word	0x40022000
 8002438:	40021000 	.word	0x40021000
 800243c:	080032b0 	.word	0x080032b0
 8002440:	2000000c 	.word	0x2000000c
 8002444:	20000010 	.word	0x20000010

08002448 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002448:	b480      	push	{r7}
 800244a:	b087      	sub	sp, #28
 800244c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	2300      	movs	r3, #0
 8002454:	60bb      	str	r3, [r7, #8]
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]
 800245a:	2300      	movs	r3, #0
 800245c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800245e:	2300      	movs	r3, #0
 8002460:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002462:	4b1e      	ldr	r3, [pc, #120]	; (80024dc <HAL_RCC_GetSysClockFreq+0x94>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f003 030c 	and.w	r3, r3, #12
 800246e:	2b04      	cmp	r3, #4
 8002470:	d002      	beq.n	8002478 <HAL_RCC_GetSysClockFreq+0x30>
 8002472:	2b08      	cmp	r3, #8
 8002474:	d003      	beq.n	800247e <HAL_RCC_GetSysClockFreq+0x36>
 8002476:	e027      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002478:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800247a:	613b      	str	r3, [r7, #16]
      break;
 800247c:	e027      	b.n	80024ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	0c9b      	lsrs	r3, r3, #18
 8002482:	f003 030f 	and.w	r3, r3, #15
 8002486:	4a17      	ldr	r2, [pc, #92]	; (80024e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002488:	5cd3      	ldrb	r3, [r2, r3]
 800248a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d010      	beq.n	80024b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002496:	4b11      	ldr	r3, [pc, #68]	; (80024dc <HAL_RCC_GetSysClockFreq+0x94>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	0c5b      	lsrs	r3, r3, #17
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	4a11      	ldr	r2, [pc, #68]	; (80024e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024a2:	5cd3      	ldrb	r3, [r2, r3]
 80024a4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a0d      	ldr	r2, [pc, #52]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80024aa:	fb02 f203 	mul.w	r2, r2, r3
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b4:	617b      	str	r3, [r7, #20]
 80024b6:	e004      	b.n	80024c2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a0c      	ldr	r2, [pc, #48]	; (80024ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80024bc:	fb02 f303 	mul.w	r3, r2, r3
 80024c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	613b      	str	r3, [r7, #16]
      break;
 80024c6:	e002      	b.n	80024ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024c8:	4b05      	ldr	r3, [pc, #20]	; (80024e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ca:	613b      	str	r3, [r7, #16]
      break;
 80024cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024ce:	693b      	ldr	r3, [r7, #16]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	371c      	adds	r7, #28
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bc80      	pop	{r7}
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000
 80024e0:	007a1200 	.word	0x007a1200
 80024e4:	080032c8 	.word	0x080032c8
 80024e8:	080032d8 	.word	0x080032d8
 80024ec:	003d0900 	.word	0x003d0900

080024f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024f4:	4b02      	ldr	r3, [pc, #8]	; (8002500 <HAL_RCC_GetHCLKFreq+0x10>)
 80024f6:	681b      	ldr	r3, [r3, #0]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr
 8002500:	2000000c 	.word	0x2000000c

08002504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002508:	f7ff fff2 	bl	80024f0 <HAL_RCC_GetHCLKFreq>
 800250c:	4602      	mov	r2, r0
 800250e:	4b05      	ldr	r3, [pc, #20]	; (8002524 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	0adb      	lsrs	r3, r3, #11
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	4903      	ldr	r1, [pc, #12]	; (8002528 <HAL_RCC_GetPCLK2Freq+0x24>)
 800251a:	5ccb      	ldrb	r3, [r1, r3]
 800251c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002520:	4618      	mov	r0, r3
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40021000 	.word	0x40021000
 8002528:	080032c0 	.word	0x080032c0

0800252c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002534:	4b0a      	ldr	r3, [pc, #40]	; (8002560 <RCC_Delay+0x34>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a0a      	ldr	r2, [pc, #40]	; (8002564 <RCC_Delay+0x38>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	0a5b      	lsrs	r3, r3, #9
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	fb02 f303 	mul.w	r3, r2, r3
 8002546:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002548:	bf00      	nop
  }
  while (Delay --);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	1e5a      	subs	r2, r3, #1
 800254e:	60fa      	str	r2, [r7, #12]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f9      	bne.n	8002548 <RCC_Delay+0x1c>
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	2000000c 	.word	0x2000000c
 8002564:	10624dd3 	.word	0x10624dd3

08002568 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002570:	2300      	movs	r3, #0
 8002572:	613b      	str	r3, [r7, #16]
 8002574:	2300      	movs	r3, #0
 8002576:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d07d      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002584:	2300      	movs	r3, #0
 8002586:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002588:	4b4f      	ldr	r3, [pc, #316]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10d      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002594:	4b4c      	ldr	r3, [pc, #304]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002596:	69db      	ldr	r3, [r3, #28]
 8002598:	4a4b      	ldr	r2, [pc, #300]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800259a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800259e:	61d3      	str	r3, [r2, #28]
 80025a0:	4b49      	ldr	r3, [pc, #292]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025a2:	69db      	ldr	r3, [r3, #28]
 80025a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025ac:	2301      	movs	r3, #1
 80025ae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b0:	4b46      	ldr	r3, [pc, #280]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d118      	bne.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025bc:	4b43      	ldr	r3, [pc, #268]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a42      	ldr	r2, [pc, #264]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025c8:	f7fe fc10 	bl	8000dec <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ce:	e008      	b.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025d0:	f7fe fc0c 	bl	8000dec <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b64      	cmp	r3, #100	; 0x64
 80025dc:	d901      	bls.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e06d      	b.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e2:	4b3a      	ldr	r3, [pc, #232]	; (80026cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d0f0      	beq.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025ee:	4b36      	ldr	r3, [pc, #216]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025f6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d02e      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	429a      	cmp	r2, r3
 800260a:	d027      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800260c:	4b2e      	ldr	r3, [pc, #184]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002614:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002616:	4b2e      	ldr	r3, [pc, #184]	; (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002618:	2201      	movs	r2, #1
 800261a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800261c:	4b2c      	ldr	r3, [pc, #176]	; (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002622:	4a29      	ldr	r2, [pc, #164]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d014      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002632:	f7fe fbdb 	bl	8000dec <HAL_GetTick>
 8002636:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002638:	e00a      	b.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263a:	f7fe fbd7 	bl	8000dec <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	f241 3288 	movw	r2, #5000	; 0x1388
 8002648:	4293      	cmp	r3, r2
 800264a:	d901      	bls.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e036      	b.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002650:	4b1d      	ldr	r3, [pc, #116]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0ee      	beq.n	800263a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800265c:	4b1a      	ldr	r3, [pc, #104]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800265e:	6a1b      	ldr	r3, [r3, #32]
 8002660:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	4917      	ldr	r1, [pc, #92]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800266a:	4313      	orrs	r3, r2
 800266c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800266e:	7dfb      	ldrb	r3, [r7, #23]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d105      	bne.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002674:	4b14      	ldr	r3, [pc, #80]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	4a13      	ldr	r2, [pc, #76]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800267a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800267e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0302 	and.w	r3, r3, #2
 8002688:	2b00      	cmp	r3, #0
 800268a:	d008      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800268c:	4b0e      	ldr	r3, [pc, #56]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	490b      	ldr	r1, [pc, #44]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800269a:	4313      	orrs	r3, r2
 800269c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0310 	and.w	r3, r3, #16
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d008      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026aa:	4b07      	ldr	r3, [pc, #28]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	4904      	ldr	r1, [pc, #16]	; (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40021000 	.word	0x40021000
 80026cc:	40007000 	.word	0x40007000
 80026d0:	42420440 	.word	0x42420440

080026d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
 80026e0:	2300      	movs	r3, #0
 80026e2:	61fb      	str	r3, [r7, #28]
 80026e4:	2300      	movs	r3, #0
 80026e6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80026e8:	2300      	movs	r3, #0
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	2300      	movs	r3, #0
 80026ee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b10      	cmp	r3, #16
 80026f4:	d00a      	beq.n	800270c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b10      	cmp	r3, #16
 80026fa:	f200 808a 	bhi.w	8002812 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d045      	beq.n	8002790 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b02      	cmp	r3, #2
 8002708:	d075      	beq.n	80027f6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800270a:	e082      	b.n	8002812 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800270c:	4b46      	ldr	r3, [pc, #280]	; (8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002712:	4b45      	ldr	r3, [pc, #276]	; (8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d07b      	beq.n	8002816 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	0c9b      	lsrs	r3, r3, #18
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	4a41      	ldr	r2, [pc, #260]	; (800282c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002728:	5cd3      	ldrb	r3, [r2, r3]
 800272a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d015      	beq.n	8002762 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002736:	4b3c      	ldr	r3, [pc, #240]	; (8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	0c5b      	lsrs	r3, r3, #17
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	4a3b      	ldr	r2, [pc, #236]	; (8002830 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002742:	5cd3      	ldrb	r3, [r2, r3]
 8002744:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00d      	beq.n	800276c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002750:	4a38      	ldr	r2, [pc, #224]	; (8002834 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	fbb2 f2f3 	udiv	r2, r2, r3
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	61fb      	str	r3, [r7, #28]
 8002760:	e004      	b.n	800276c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	4a34      	ldr	r2, [pc, #208]	; (8002838 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002766:	fb02 f303 	mul.w	r3, r2, r3
 800276a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800276c:	4b2e      	ldr	r3, [pc, #184]	; (8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002774:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002778:	d102      	bne.n	8002780 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	61bb      	str	r3, [r7, #24]
      break;
 800277e:	e04a      	b.n	8002816 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	4a2d      	ldr	r2, [pc, #180]	; (800283c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	085b      	lsrs	r3, r3, #1
 800278c:	61bb      	str	r3, [r7, #24]
      break;
 800278e:	e042      	b.n	8002816 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002790:	4b25      	ldr	r3, [pc, #148]	; (8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002792:	6a1b      	ldr	r3, [r3, #32]
 8002794:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800279c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027a0:	d108      	bne.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f003 0302 	and.w	r3, r3, #2
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d003      	beq.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80027ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027b0:	61bb      	str	r3, [r7, #24]
 80027b2:	e01f      	b.n	80027f4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027be:	d109      	bne.n	80027d4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80027c0:	4b19      	ldr	r3, [pc, #100]	; (8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d003      	beq.n	80027d4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80027cc:	f649 4340 	movw	r3, #40000	; 0x9c40
 80027d0:	61bb      	str	r3, [r7, #24]
 80027d2:	e00f      	b.n	80027f4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80027de:	d11c      	bne.n	800281a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80027e0:	4b11      	ldr	r3, [pc, #68]	; (8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d016      	beq.n	800281a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80027ec:	f24f 4324 	movw	r3, #62500	; 0xf424
 80027f0:	61bb      	str	r3, [r7, #24]
      break;
 80027f2:	e012      	b.n	800281a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80027f4:	e011      	b.n	800281a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80027f6:	f7ff fe85 	bl	8002504 <HAL_RCC_GetPCLK2Freq>
 80027fa:	4602      	mov	r2, r0
 80027fc:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	0b9b      	lsrs	r3, r3, #14
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	3301      	adds	r3, #1
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	fbb2 f3f3 	udiv	r3, r2, r3
 800280e:	61bb      	str	r3, [r7, #24]
      break;
 8002810:	e004      	b.n	800281c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002812:	bf00      	nop
 8002814:	e002      	b.n	800281c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002816:	bf00      	nop
 8002818:	e000      	b.n	800281c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800281a:	bf00      	nop
    }
  }
  return (frequency);
 800281c:	69bb      	ldr	r3, [r7, #24]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3720      	adds	r7, #32
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	40021000 	.word	0x40021000
 800282c:	080032dc 	.word	0x080032dc
 8002830:	080032ec 	.word	0x080032ec
 8002834:	007a1200 	.word	0x007a1200
 8002838:	003d0900 	.word	0x003d0900
 800283c:	aaaaaaab 	.word	0xaaaaaaab

08002840 <__errno>:
 8002840:	4b01      	ldr	r3, [pc, #4]	; (8002848 <__errno+0x8>)
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	20000018 	.word	0x20000018

0800284c <__libc_init_array>:
 800284c:	b570      	push	{r4, r5, r6, lr}
 800284e:	2600      	movs	r6, #0
 8002850:	4d0c      	ldr	r5, [pc, #48]	; (8002884 <__libc_init_array+0x38>)
 8002852:	4c0d      	ldr	r4, [pc, #52]	; (8002888 <__libc_init_array+0x3c>)
 8002854:	1b64      	subs	r4, r4, r5
 8002856:	10a4      	asrs	r4, r4, #2
 8002858:	42a6      	cmp	r6, r4
 800285a:	d109      	bne.n	8002870 <__libc_init_array+0x24>
 800285c:	f000 fc90 	bl	8003180 <_init>
 8002860:	2600      	movs	r6, #0
 8002862:	4d0a      	ldr	r5, [pc, #40]	; (800288c <__libc_init_array+0x40>)
 8002864:	4c0a      	ldr	r4, [pc, #40]	; (8002890 <__libc_init_array+0x44>)
 8002866:	1b64      	subs	r4, r4, r5
 8002868:	10a4      	asrs	r4, r4, #2
 800286a:	42a6      	cmp	r6, r4
 800286c:	d105      	bne.n	800287a <__libc_init_array+0x2e>
 800286e:	bd70      	pop	{r4, r5, r6, pc}
 8002870:	f855 3b04 	ldr.w	r3, [r5], #4
 8002874:	4798      	blx	r3
 8002876:	3601      	adds	r6, #1
 8002878:	e7ee      	b.n	8002858 <__libc_init_array+0xc>
 800287a:	f855 3b04 	ldr.w	r3, [r5], #4
 800287e:	4798      	blx	r3
 8002880:	3601      	adds	r6, #1
 8002882:	e7f2      	b.n	800286a <__libc_init_array+0x1e>
 8002884:	08003324 	.word	0x08003324
 8002888:	08003324 	.word	0x08003324
 800288c:	08003324 	.word	0x08003324
 8002890:	08003328 	.word	0x08003328

08002894 <memset>:
 8002894:	4603      	mov	r3, r0
 8002896:	4402      	add	r2, r0
 8002898:	4293      	cmp	r3, r2
 800289a:	d100      	bne.n	800289e <memset+0xa>
 800289c:	4770      	bx	lr
 800289e:	f803 1b01 	strb.w	r1, [r3], #1
 80028a2:	e7f9      	b.n	8002898 <memset+0x4>

080028a4 <sniprintf>:
 80028a4:	b40c      	push	{r2, r3}
 80028a6:	b530      	push	{r4, r5, lr}
 80028a8:	4b17      	ldr	r3, [pc, #92]	; (8002908 <sniprintf+0x64>)
 80028aa:	1e0c      	subs	r4, r1, #0
 80028ac:	681d      	ldr	r5, [r3, #0]
 80028ae:	b09d      	sub	sp, #116	; 0x74
 80028b0:	da08      	bge.n	80028c4 <sniprintf+0x20>
 80028b2:	238b      	movs	r3, #139	; 0x8b
 80028b4:	f04f 30ff 	mov.w	r0, #4294967295
 80028b8:	602b      	str	r3, [r5, #0]
 80028ba:	b01d      	add	sp, #116	; 0x74
 80028bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80028c0:	b002      	add	sp, #8
 80028c2:	4770      	bx	lr
 80028c4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80028c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80028cc:	bf0c      	ite	eq
 80028ce:	4623      	moveq	r3, r4
 80028d0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80028d4:	9304      	str	r3, [sp, #16]
 80028d6:	9307      	str	r3, [sp, #28]
 80028d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028dc:	9002      	str	r0, [sp, #8]
 80028de:	9006      	str	r0, [sp, #24]
 80028e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80028e4:	4628      	mov	r0, r5
 80028e6:	ab21      	add	r3, sp, #132	; 0x84
 80028e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80028ea:	a902      	add	r1, sp, #8
 80028ec:	9301      	str	r3, [sp, #4]
 80028ee:	f000 f889 	bl	8002a04 <_svfiprintf_r>
 80028f2:	1c43      	adds	r3, r0, #1
 80028f4:	bfbc      	itt	lt
 80028f6:	238b      	movlt	r3, #139	; 0x8b
 80028f8:	602b      	strlt	r3, [r5, #0]
 80028fa:	2c00      	cmp	r4, #0
 80028fc:	d0dd      	beq.n	80028ba <sniprintf+0x16>
 80028fe:	2200      	movs	r2, #0
 8002900:	9b02      	ldr	r3, [sp, #8]
 8002902:	701a      	strb	r2, [r3, #0]
 8002904:	e7d9      	b.n	80028ba <sniprintf+0x16>
 8002906:	bf00      	nop
 8002908:	20000018 	.word	0x20000018

0800290c <siprintf>:
 800290c:	b40e      	push	{r1, r2, r3}
 800290e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002912:	b500      	push	{lr}
 8002914:	b09c      	sub	sp, #112	; 0x70
 8002916:	ab1d      	add	r3, sp, #116	; 0x74
 8002918:	9002      	str	r0, [sp, #8]
 800291a:	9006      	str	r0, [sp, #24]
 800291c:	9107      	str	r1, [sp, #28]
 800291e:	9104      	str	r1, [sp, #16]
 8002920:	4808      	ldr	r0, [pc, #32]	; (8002944 <siprintf+0x38>)
 8002922:	4909      	ldr	r1, [pc, #36]	; (8002948 <siprintf+0x3c>)
 8002924:	f853 2b04 	ldr.w	r2, [r3], #4
 8002928:	9105      	str	r1, [sp, #20]
 800292a:	6800      	ldr	r0, [r0, #0]
 800292c:	a902      	add	r1, sp, #8
 800292e:	9301      	str	r3, [sp, #4]
 8002930:	f000 f868 	bl	8002a04 <_svfiprintf_r>
 8002934:	2200      	movs	r2, #0
 8002936:	9b02      	ldr	r3, [sp, #8]
 8002938:	701a      	strb	r2, [r3, #0]
 800293a:	b01c      	add	sp, #112	; 0x70
 800293c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002940:	b003      	add	sp, #12
 8002942:	4770      	bx	lr
 8002944:	20000018 	.word	0x20000018
 8002948:	ffff0208 	.word	0xffff0208

0800294c <__ssputs_r>:
 800294c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002950:	688e      	ldr	r6, [r1, #8]
 8002952:	4682      	mov	sl, r0
 8002954:	429e      	cmp	r6, r3
 8002956:	460c      	mov	r4, r1
 8002958:	4690      	mov	r8, r2
 800295a:	461f      	mov	r7, r3
 800295c:	d838      	bhi.n	80029d0 <__ssputs_r+0x84>
 800295e:	898a      	ldrh	r2, [r1, #12]
 8002960:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002964:	d032      	beq.n	80029cc <__ssputs_r+0x80>
 8002966:	6825      	ldr	r5, [r4, #0]
 8002968:	6909      	ldr	r1, [r1, #16]
 800296a:	3301      	adds	r3, #1
 800296c:	eba5 0901 	sub.w	r9, r5, r1
 8002970:	6965      	ldr	r5, [r4, #20]
 8002972:	444b      	add	r3, r9
 8002974:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002978:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800297c:	106d      	asrs	r5, r5, #1
 800297e:	429d      	cmp	r5, r3
 8002980:	bf38      	it	cc
 8002982:	461d      	movcc	r5, r3
 8002984:	0553      	lsls	r3, r2, #21
 8002986:	d531      	bpl.n	80029ec <__ssputs_r+0xa0>
 8002988:	4629      	mov	r1, r5
 800298a:	f000 fb53 	bl	8003034 <_malloc_r>
 800298e:	4606      	mov	r6, r0
 8002990:	b950      	cbnz	r0, 80029a8 <__ssputs_r+0x5c>
 8002992:	230c      	movs	r3, #12
 8002994:	f04f 30ff 	mov.w	r0, #4294967295
 8002998:	f8ca 3000 	str.w	r3, [sl]
 800299c:	89a3      	ldrh	r3, [r4, #12]
 800299e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029a2:	81a3      	strh	r3, [r4, #12]
 80029a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029a8:	464a      	mov	r2, r9
 80029aa:	6921      	ldr	r1, [r4, #16]
 80029ac:	f000 face 	bl	8002f4c <memcpy>
 80029b0:	89a3      	ldrh	r3, [r4, #12]
 80029b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80029b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029ba:	81a3      	strh	r3, [r4, #12]
 80029bc:	6126      	str	r6, [r4, #16]
 80029be:	444e      	add	r6, r9
 80029c0:	6026      	str	r6, [r4, #0]
 80029c2:	463e      	mov	r6, r7
 80029c4:	6165      	str	r5, [r4, #20]
 80029c6:	eba5 0509 	sub.w	r5, r5, r9
 80029ca:	60a5      	str	r5, [r4, #8]
 80029cc:	42be      	cmp	r6, r7
 80029ce:	d900      	bls.n	80029d2 <__ssputs_r+0x86>
 80029d0:	463e      	mov	r6, r7
 80029d2:	4632      	mov	r2, r6
 80029d4:	4641      	mov	r1, r8
 80029d6:	6820      	ldr	r0, [r4, #0]
 80029d8:	f000 fac6 	bl	8002f68 <memmove>
 80029dc:	68a3      	ldr	r3, [r4, #8]
 80029de:	6822      	ldr	r2, [r4, #0]
 80029e0:	1b9b      	subs	r3, r3, r6
 80029e2:	4432      	add	r2, r6
 80029e4:	2000      	movs	r0, #0
 80029e6:	60a3      	str	r3, [r4, #8]
 80029e8:	6022      	str	r2, [r4, #0]
 80029ea:	e7db      	b.n	80029a4 <__ssputs_r+0x58>
 80029ec:	462a      	mov	r2, r5
 80029ee:	f000 fb7b 	bl	80030e8 <_realloc_r>
 80029f2:	4606      	mov	r6, r0
 80029f4:	2800      	cmp	r0, #0
 80029f6:	d1e1      	bne.n	80029bc <__ssputs_r+0x70>
 80029f8:	4650      	mov	r0, sl
 80029fa:	6921      	ldr	r1, [r4, #16]
 80029fc:	f000 face 	bl	8002f9c <_free_r>
 8002a00:	e7c7      	b.n	8002992 <__ssputs_r+0x46>
	...

08002a04 <_svfiprintf_r>:
 8002a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a08:	4698      	mov	r8, r3
 8002a0a:	898b      	ldrh	r3, [r1, #12]
 8002a0c:	4607      	mov	r7, r0
 8002a0e:	061b      	lsls	r3, r3, #24
 8002a10:	460d      	mov	r5, r1
 8002a12:	4614      	mov	r4, r2
 8002a14:	b09d      	sub	sp, #116	; 0x74
 8002a16:	d50e      	bpl.n	8002a36 <_svfiprintf_r+0x32>
 8002a18:	690b      	ldr	r3, [r1, #16]
 8002a1a:	b963      	cbnz	r3, 8002a36 <_svfiprintf_r+0x32>
 8002a1c:	2140      	movs	r1, #64	; 0x40
 8002a1e:	f000 fb09 	bl	8003034 <_malloc_r>
 8002a22:	6028      	str	r0, [r5, #0]
 8002a24:	6128      	str	r0, [r5, #16]
 8002a26:	b920      	cbnz	r0, 8002a32 <_svfiprintf_r+0x2e>
 8002a28:	230c      	movs	r3, #12
 8002a2a:	603b      	str	r3, [r7, #0]
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a30:	e0d1      	b.n	8002bd6 <_svfiprintf_r+0x1d2>
 8002a32:	2340      	movs	r3, #64	; 0x40
 8002a34:	616b      	str	r3, [r5, #20]
 8002a36:	2300      	movs	r3, #0
 8002a38:	9309      	str	r3, [sp, #36]	; 0x24
 8002a3a:	2320      	movs	r3, #32
 8002a3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a40:	2330      	movs	r3, #48	; 0x30
 8002a42:	f04f 0901 	mov.w	r9, #1
 8002a46:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a4a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002bf0 <_svfiprintf_r+0x1ec>
 8002a4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a52:	4623      	mov	r3, r4
 8002a54:	469a      	mov	sl, r3
 8002a56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a5a:	b10a      	cbz	r2, 8002a60 <_svfiprintf_r+0x5c>
 8002a5c:	2a25      	cmp	r2, #37	; 0x25
 8002a5e:	d1f9      	bne.n	8002a54 <_svfiprintf_r+0x50>
 8002a60:	ebba 0b04 	subs.w	fp, sl, r4
 8002a64:	d00b      	beq.n	8002a7e <_svfiprintf_r+0x7a>
 8002a66:	465b      	mov	r3, fp
 8002a68:	4622      	mov	r2, r4
 8002a6a:	4629      	mov	r1, r5
 8002a6c:	4638      	mov	r0, r7
 8002a6e:	f7ff ff6d 	bl	800294c <__ssputs_r>
 8002a72:	3001      	adds	r0, #1
 8002a74:	f000 80aa 	beq.w	8002bcc <_svfiprintf_r+0x1c8>
 8002a78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a7a:	445a      	add	r2, fp
 8002a7c:	9209      	str	r2, [sp, #36]	; 0x24
 8002a7e:	f89a 3000 	ldrb.w	r3, [sl]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 80a2 	beq.w	8002bcc <_svfiprintf_r+0x1c8>
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8002a8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a92:	f10a 0a01 	add.w	sl, sl, #1
 8002a96:	9304      	str	r3, [sp, #16]
 8002a98:	9307      	str	r3, [sp, #28]
 8002a9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a9e:	931a      	str	r3, [sp, #104]	; 0x68
 8002aa0:	4654      	mov	r4, sl
 8002aa2:	2205      	movs	r2, #5
 8002aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002aa8:	4851      	ldr	r0, [pc, #324]	; (8002bf0 <_svfiprintf_r+0x1ec>)
 8002aaa:	f000 fa41 	bl	8002f30 <memchr>
 8002aae:	9a04      	ldr	r2, [sp, #16]
 8002ab0:	b9d8      	cbnz	r0, 8002aea <_svfiprintf_r+0xe6>
 8002ab2:	06d0      	lsls	r0, r2, #27
 8002ab4:	bf44      	itt	mi
 8002ab6:	2320      	movmi	r3, #32
 8002ab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002abc:	0711      	lsls	r1, r2, #28
 8002abe:	bf44      	itt	mi
 8002ac0:	232b      	movmi	r3, #43	; 0x2b
 8002ac2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ac6:	f89a 3000 	ldrb.w	r3, [sl]
 8002aca:	2b2a      	cmp	r3, #42	; 0x2a
 8002acc:	d015      	beq.n	8002afa <_svfiprintf_r+0xf6>
 8002ace:	4654      	mov	r4, sl
 8002ad0:	2000      	movs	r0, #0
 8002ad2:	f04f 0c0a 	mov.w	ip, #10
 8002ad6:	9a07      	ldr	r2, [sp, #28]
 8002ad8:	4621      	mov	r1, r4
 8002ada:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ade:	3b30      	subs	r3, #48	; 0x30
 8002ae0:	2b09      	cmp	r3, #9
 8002ae2:	d94e      	bls.n	8002b82 <_svfiprintf_r+0x17e>
 8002ae4:	b1b0      	cbz	r0, 8002b14 <_svfiprintf_r+0x110>
 8002ae6:	9207      	str	r2, [sp, #28]
 8002ae8:	e014      	b.n	8002b14 <_svfiprintf_r+0x110>
 8002aea:	eba0 0308 	sub.w	r3, r0, r8
 8002aee:	fa09 f303 	lsl.w	r3, r9, r3
 8002af2:	4313      	orrs	r3, r2
 8002af4:	46a2      	mov	sl, r4
 8002af6:	9304      	str	r3, [sp, #16]
 8002af8:	e7d2      	b.n	8002aa0 <_svfiprintf_r+0x9c>
 8002afa:	9b03      	ldr	r3, [sp, #12]
 8002afc:	1d19      	adds	r1, r3, #4
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	9103      	str	r1, [sp, #12]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	bfbb      	ittet	lt
 8002b06:	425b      	neglt	r3, r3
 8002b08:	f042 0202 	orrlt.w	r2, r2, #2
 8002b0c:	9307      	strge	r3, [sp, #28]
 8002b0e:	9307      	strlt	r3, [sp, #28]
 8002b10:	bfb8      	it	lt
 8002b12:	9204      	strlt	r2, [sp, #16]
 8002b14:	7823      	ldrb	r3, [r4, #0]
 8002b16:	2b2e      	cmp	r3, #46	; 0x2e
 8002b18:	d10c      	bne.n	8002b34 <_svfiprintf_r+0x130>
 8002b1a:	7863      	ldrb	r3, [r4, #1]
 8002b1c:	2b2a      	cmp	r3, #42	; 0x2a
 8002b1e:	d135      	bne.n	8002b8c <_svfiprintf_r+0x188>
 8002b20:	9b03      	ldr	r3, [sp, #12]
 8002b22:	3402      	adds	r4, #2
 8002b24:	1d1a      	adds	r2, r3, #4
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	9203      	str	r2, [sp, #12]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	bfb8      	it	lt
 8002b2e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b32:	9305      	str	r3, [sp, #20]
 8002b34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002c00 <_svfiprintf_r+0x1fc>
 8002b38:	2203      	movs	r2, #3
 8002b3a:	4650      	mov	r0, sl
 8002b3c:	7821      	ldrb	r1, [r4, #0]
 8002b3e:	f000 f9f7 	bl	8002f30 <memchr>
 8002b42:	b140      	cbz	r0, 8002b56 <_svfiprintf_r+0x152>
 8002b44:	2340      	movs	r3, #64	; 0x40
 8002b46:	eba0 000a 	sub.w	r0, r0, sl
 8002b4a:	fa03 f000 	lsl.w	r0, r3, r0
 8002b4e:	9b04      	ldr	r3, [sp, #16]
 8002b50:	3401      	adds	r4, #1
 8002b52:	4303      	orrs	r3, r0
 8002b54:	9304      	str	r3, [sp, #16]
 8002b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b5a:	2206      	movs	r2, #6
 8002b5c:	4825      	ldr	r0, [pc, #148]	; (8002bf4 <_svfiprintf_r+0x1f0>)
 8002b5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b62:	f000 f9e5 	bl	8002f30 <memchr>
 8002b66:	2800      	cmp	r0, #0
 8002b68:	d038      	beq.n	8002bdc <_svfiprintf_r+0x1d8>
 8002b6a:	4b23      	ldr	r3, [pc, #140]	; (8002bf8 <_svfiprintf_r+0x1f4>)
 8002b6c:	bb1b      	cbnz	r3, 8002bb6 <_svfiprintf_r+0x1b2>
 8002b6e:	9b03      	ldr	r3, [sp, #12]
 8002b70:	3307      	adds	r3, #7
 8002b72:	f023 0307 	bic.w	r3, r3, #7
 8002b76:	3308      	adds	r3, #8
 8002b78:	9303      	str	r3, [sp, #12]
 8002b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b7c:	4433      	add	r3, r6
 8002b7e:	9309      	str	r3, [sp, #36]	; 0x24
 8002b80:	e767      	b.n	8002a52 <_svfiprintf_r+0x4e>
 8002b82:	460c      	mov	r4, r1
 8002b84:	2001      	movs	r0, #1
 8002b86:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b8a:	e7a5      	b.n	8002ad8 <_svfiprintf_r+0xd4>
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	f04f 0c0a 	mov.w	ip, #10
 8002b92:	4619      	mov	r1, r3
 8002b94:	3401      	adds	r4, #1
 8002b96:	9305      	str	r3, [sp, #20]
 8002b98:	4620      	mov	r0, r4
 8002b9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b9e:	3a30      	subs	r2, #48	; 0x30
 8002ba0:	2a09      	cmp	r2, #9
 8002ba2:	d903      	bls.n	8002bac <_svfiprintf_r+0x1a8>
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0c5      	beq.n	8002b34 <_svfiprintf_r+0x130>
 8002ba8:	9105      	str	r1, [sp, #20]
 8002baa:	e7c3      	b.n	8002b34 <_svfiprintf_r+0x130>
 8002bac:	4604      	mov	r4, r0
 8002bae:	2301      	movs	r3, #1
 8002bb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002bb4:	e7f0      	b.n	8002b98 <_svfiprintf_r+0x194>
 8002bb6:	ab03      	add	r3, sp, #12
 8002bb8:	9300      	str	r3, [sp, #0]
 8002bba:	462a      	mov	r2, r5
 8002bbc:	4638      	mov	r0, r7
 8002bbe:	4b0f      	ldr	r3, [pc, #60]	; (8002bfc <_svfiprintf_r+0x1f8>)
 8002bc0:	a904      	add	r1, sp, #16
 8002bc2:	f3af 8000 	nop.w
 8002bc6:	1c42      	adds	r2, r0, #1
 8002bc8:	4606      	mov	r6, r0
 8002bca:	d1d6      	bne.n	8002b7a <_svfiprintf_r+0x176>
 8002bcc:	89ab      	ldrh	r3, [r5, #12]
 8002bce:	065b      	lsls	r3, r3, #25
 8002bd0:	f53f af2c 	bmi.w	8002a2c <_svfiprintf_r+0x28>
 8002bd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002bd6:	b01d      	add	sp, #116	; 0x74
 8002bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bdc:	ab03      	add	r3, sp, #12
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	462a      	mov	r2, r5
 8002be2:	4638      	mov	r0, r7
 8002be4:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <_svfiprintf_r+0x1f8>)
 8002be6:	a904      	add	r1, sp, #16
 8002be8:	f000 f87c 	bl	8002ce4 <_printf_i>
 8002bec:	e7eb      	b.n	8002bc6 <_svfiprintf_r+0x1c2>
 8002bee:	bf00      	nop
 8002bf0:	080032ee 	.word	0x080032ee
 8002bf4:	080032f8 	.word	0x080032f8
 8002bf8:	00000000 	.word	0x00000000
 8002bfc:	0800294d 	.word	0x0800294d
 8002c00:	080032f4 	.word	0x080032f4

08002c04 <_printf_common>:
 8002c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c08:	4616      	mov	r6, r2
 8002c0a:	4699      	mov	r9, r3
 8002c0c:	688a      	ldr	r2, [r1, #8]
 8002c0e:	690b      	ldr	r3, [r1, #16]
 8002c10:	4607      	mov	r7, r0
 8002c12:	4293      	cmp	r3, r2
 8002c14:	bfb8      	it	lt
 8002c16:	4613      	movlt	r3, r2
 8002c18:	6033      	str	r3, [r6, #0]
 8002c1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c1e:	460c      	mov	r4, r1
 8002c20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c24:	b10a      	cbz	r2, 8002c2a <_printf_common+0x26>
 8002c26:	3301      	adds	r3, #1
 8002c28:	6033      	str	r3, [r6, #0]
 8002c2a:	6823      	ldr	r3, [r4, #0]
 8002c2c:	0699      	lsls	r1, r3, #26
 8002c2e:	bf42      	ittt	mi
 8002c30:	6833      	ldrmi	r3, [r6, #0]
 8002c32:	3302      	addmi	r3, #2
 8002c34:	6033      	strmi	r3, [r6, #0]
 8002c36:	6825      	ldr	r5, [r4, #0]
 8002c38:	f015 0506 	ands.w	r5, r5, #6
 8002c3c:	d106      	bne.n	8002c4c <_printf_common+0x48>
 8002c3e:	f104 0a19 	add.w	sl, r4, #25
 8002c42:	68e3      	ldr	r3, [r4, #12]
 8002c44:	6832      	ldr	r2, [r6, #0]
 8002c46:	1a9b      	subs	r3, r3, r2
 8002c48:	42ab      	cmp	r3, r5
 8002c4a:	dc28      	bgt.n	8002c9e <_printf_common+0x9a>
 8002c4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c50:	1e13      	subs	r3, r2, #0
 8002c52:	6822      	ldr	r2, [r4, #0]
 8002c54:	bf18      	it	ne
 8002c56:	2301      	movne	r3, #1
 8002c58:	0692      	lsls	r2, r2, #26
 8002c5a:	d42d      	bmi.n	8002cb8 <_printf_common+0xb4>
 8002c5c:	4649      	mov	r1, r9
 8002c5e:	4638      	mov	r0, r7
 8002c60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c64:	47c0      	blx	r8
 8002c66:	3001      	adds	r0, #1
 8002c68:	d020      	beq.n	8002cac <_printf_common+0xa8>
 8002c6a:	6823      	ldr	r3, [r4, #0]
 8002c6c:	68e5      	ldr	r5, [r4, #12]
 8002c6e:	f003 0306 	and.w	r3, r3, #6
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	bf18      	it	ne
 8002c76:	2500      	movne	r5, #0
 8002c78:	6832      	ldr	r2, [r6, #0]
 8002c7a:	f04f 0600 	mov.w	r6, #0
 8002c7e:	68a3      	ldr	r3, [r4, #8]
 8002c80:	bf08      	it	eq
 8002c82:	1aad      	subeq	r5, r5, r2
 8002c84:	6922      	ldr	r2, [r4, #16]
 8002c86:	bf08      	it	eq
 8002c88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	bfc4      	itt	gt
 8002c90:	1a9b      	subgt	r3, r3, r2
 8002c92:	18ed      	addgt	r5, r5, r3
 8002c94:	341a      	adds	r4, #26
 8002c96:	42b5      	cmp	r5, r6
 8002c98:	d11a      	bne.n	8002cd0 <_printf_common+0xcc>
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	e008      	b.n	8002cb0 <_printf_common+0xac>
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	4652      	mov	r2, sl
 8002ca2:	4649      	mov	r1, r9
 8002ca4:	4638      	mov	r0, r7
 8002ca6:	47c0      	blx	r8
 8002ca8:	3001      	adds	r0, #1
 8002caa:	d103      	bne.n	8002cb4 <_printf_common+0xb0>
 8002cac:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cb4:	3501      	adds	r5, #1
 8002cb6:	e7c4      	b.n	8002c42 <_printf_common+0x3e>
 8002cb8:	2030      	movs	r0, #48	; 0x30
 8002cba:	18e1      	adds	r1, r4, r3
 8002cbc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cc0:	1c5a      	adds	r2, r3, #1
 8002cc2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cc6:	4422      	add	r2, r4
 8002cc8:	3302      	adds	r3, #2
 8002cca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002cce:	e7c5      	b.n	8002c5c <_printf_common+0x58>
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	4622      	mov	r2, r4
 8002cd4:	4649      	mov	r1, r9
 8002cd6:	4638      	mov	r0, r7
 8002cd8:	47c0      	blx	r8
 8002cda:	3001      	adds	r0, #1
 8002cdc:	d0e6      	beq.n	8002cac <_printf_common+0xa8>
 8002cde:	3601      	adds	r6, #1
 8002ce0:	e7d9      	b.n	8002c96 <_printf_common+0x92>
	...

08002ce4 <_printf_i>:
 8002ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ce8:	460c      	mov	r4, r1
 8002cea:	7e27      	ldrb	r7, [r4, #24]
 8002cec:	4691      	mov	r9, r2
 8002cee:	2f78      	cmp	r7, #120	; 0x78
 8002cf0:	4680      	mov	r8, r0
 8002cf2:	469a      	mov	sl, r3
 8002cf4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002cf6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002cfa:	d807      	bhi.n	8002d0c <_printf_i+0x28>
 8002cfc:	2f62      	cmp	r7, #98	; 0x62
 8002cfe:	d80a      	bhi.n	8002d16 <_printf_i+0x32>
 8002d00:	2f00      	cmp	r7, #0
 8002d02:	f000 80d9 	beq.w	8002eb8 <_printf_i+0x1d4>
 8002d06:	2f58      	cmp	r7, #88	; 0x58
 8002d08:	f000 80a4 	beq.w	8002e54 <_printf_i+0x170>
 8002d0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002d10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d14:	e03a      	b.n	8002d8c <_printf_i+0xa8>
 8002d16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d1a:	2b15      	cmp	r3, #21
 8002d1c:	d8f6      	bhi.n	8002d0c <_printf_i+0x28>
 8002d1e:	a001      	add	r0, pc, #4	; (adr r0, 8002d24 <_printf_i+0x40>)
 8002d20:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002d24:	08002d7d 	.word	0x08002d7d
 8002d28:	08002d91 	.word	0x08002d91
 8002d2c:	08002d0d 	.word	0x08002d0d
 8002d30:	08002d0d 	.word	0x08002d0d
 8002d34:	08002d0d 	.word	0x08002d0d
 8002d38:	08002d0d 	.word	0x08002d0d
 8002d3c:	08002d91 	.word	0x08002d91
 8002d40:	08002d0d 	.word	0x08002d0d
 8002d44:	08002d0d 	.word	0x08002d0d
 8002d48:	08002d0d 	.word	0x08002d0d
 8002d4c:	08002d0d 	.word	0x08002d0d
 8002d50:	08002e9f 	.word	0x08002e9f
 8002d54:	08002dc1 	.word	0x08002dc1
 8002d58:	08002e81 	.word	0x08002e81
 8002d5c:	08002d0d 	.word	0x08002d0d
 8002d60:	08002d0d 	.word	0x08002d0d
 8002d64:	08002ec1 	.word	0x08002ec1
 8002d68:	08002d0d 	.word	0x08002d0d
 8002d6c:	08002dc1 	.word	0x08002dc1
 8002d70:	08002d0d 	.word	0x08002d0d
 8002d74:	08002d0d 	.word	0x08002d0d
 8002d78:	08002e89 	.word	0x08002e89
 8002d7c:	680b      	ldr	r3, [r1, #0]
 8002d7e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002d82:	1d1a      	adds	r2, r3, #4
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	600a      	str	r2, [r1, #0]
 8002d88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e0a4      	b.n	8002eda <_printf_i+0x1f6>
 8002d90:	6825      	ldr	r5, [r4, #0]
 8002d92:	6808      	ldr	r0, [r1, #0]
 8002d94:	062e      	lsls	r6, r5, #24
 8002d96:	f100 0304 	add.w	r3, r0, #4
 8002d9a:	d50a      	bpl.n	8002db2 <_printf_i+0xce>
 8002d9c:	6805      	ldr	r5, [r0, #0]
 8002d9e:	600b      	str	r3, [r1, #0]
 8002da0:	2d00      	cmp	r5, #0
 8002da2:	da03      	bge.n	8002dac <_printf_i+0xc8>
 8002da4:	232d      	movs	r3, #45	; 0x2d
 8002da6:	426d      	negs	r5, r5
 8002da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dac:	230a      	movs	r3, #10
 8002dae:	485e      	ldr	r0, [pc, #376]	; (8002f28 <_printf_i+0x244>)
 8002db0:	e019      	b.n	8002de6 <_printf_i+0x102>
 8002db2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002db6:	6805      	ldr	r5, [r0, #0]
 8002db8:	600b      	str	r3, [r1, #0]
 8002dba:	bf18      	it	ne
 8002dbc:	b22d      	sxthne	r5, r5
 8002dbe:	e7ef      	b.n	8002da0 <_printf_i+0xbc>
 8002dc0:	680b      	ldr	r3, [r1, #0]
 8002dc2:	6825      	ldr	r5, [r4, #0]
 8002dc4:	1d18      	adds	r0, r3, #4
 8002dc6:	6008      	str	r0, [r1, #0]
 8002dc8:	0628      	lsls	r0, r5, #24
 8002dca:	d501      	bpl.n	8002dd0 <_printf_i+0xec>
 8002dcc:	681d      	ldr	r5, [r3, #0]
 8002dce:	e002      	b.n	8002dd6 <_printf_i+0xf2>
 8002dd0:	0669      	lsls	r1, r5, #25
 8002dd2:	d5fb      	bpl.n	8002dcc <_printf_i+0xe8>
 8002dd4:	881d      	ldrh	r5, [r3, #0]
 8002dd6:	2f6f      	cmp	r7, #111	; 0x6f
 8002dd8:	bf0c      	ite	eq
 8002dda:	2308      	moveq	r3, #8
 8002ddc:	230a      	movne	r3, #10
 8002dde:	4852      	ldr	r0, [pc, #328]	; (8002f28 <_printf_i+0x244>)
 8002de0:	2100      	movs	r1, #0
 8002de2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002de6:	6866      	ldr	r6, [r4, #4]
 8002de8:	2e00      	cmp	r6, #0
 8002dea:	bfa8      	it	ge
 8002dec:	6821      	ldrge	r1, [r4, #0]
 8002dee:	60a6      	str	r6, [r4, #8]
 8002df0:	bfa4      	itt	ge
 8002df2:	f021 0104 	bicge.w	r1, r1, #4
 8002df6:	6021      	strge	r1, [r4, #0]
 8002df8:	b90d      	cbnz	r5, 8002dfe <_printf_i+0x11a>
 8002dfa:	2e00      	cmp	r6, #0
 8002dfc:	d04d      	beq.n	8002e9a <_printf_i+0x1b6>
 8002dfe:	4616      	mov	r6, r2
 8002e00:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e04:	fb03 5711 	mls	r7, r3, r1, r5
 8002e08:	5dc7      	ldrb	r7, [r0, r7]
 8002e0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e0e:	462f      	mov	r7, r5
 8002e10:	42bb      	cmp	r3, r7
 8002e12:	460d      	mov	r5, r1
 8002e14:	d9f4      	bls.n	8002e00 <_printf_i+0x11c>
 8002e16:	2b08      	cmp	r3, #8
 8002e18:	d10b      	bne.n	8002e32 <_printf_i+0x14e>
 8002e1a:	6823      	ldr	r3, [r4, #0]
 8002e1c:	07df      	lsls	r7, r3, #31
 8002e1e:	d508      	bpl.n	8002e32 <_printf_i+0x14e>
 8002e20:	6923      	ldr	r3, [r4, #16]
 8002e22:	6861      	ldr	r1, [r4, #4]
 8002e24:	4299      	cmp	r1, r3
 8002e26:	bfde      	ittt	le
 8002e28:	2330      	movle	r3, #48	; 0x30
 8002e2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002e2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002e32:	1b92      	subs	r2, r2, r6
 8002e34:	6122      	str	r2, [r4, #16]
 8002e36:	464b      	mov	r3, r9
 8002e38:	4621      	mov	r1, r4
 8002e3a:	4640      	mov	r0, r8
 8002e3c:	f8cd a000 	str.w	sl, [sp]
 8002e40:	aa03      	add	r2, sp, #12
 8002e42:	f7ff fedf 	bl	8002c04 <_printf_common>
 8002e46:	3001      	adds	r0, #1
 8002e48:	d14c      	bne.n	8002ee4 <_printf_i+0x200>
 8002e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e4e:	b004      	add	sp, #16
 8002e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e54:	4834      	ldr	r0, [pc, #208]	; (8002f28 <_printf_i+0x244>)
 8002e56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002e5a:	680e      	ldr	r6, [r1, #0]
 8002e5c:	6823      	ldr	r3, [r4, #0]
 8002e5e:	f856 5b04 	ldr.w	r5, [r6], #4
 8002e62:	061f      	lsls	r7, r3, #24
 8002e64:	600e      	str	r6, [r1, #0]
 8002e66:	d514      	bpl.n	8002e92 <_printf_i+0x1ae>
 8002e68:	07d9      	lsls	r1, r3, #31
 8002e6a:	bf44      	itt	mi
 8002e6c:	f043 0320 	orrmi.w	r3, r3, #32
 8002e70:	6023      	strmi	r3, [r4, #0]
 8002e72:	b91d      	cbnz	r5, 8002e7c <_printf_i+0x198>
 8002e74:	6823      	ldr	r3, [r4, #0]
 8002e76:	f023 0320 	bic.w	r3, r3, #32
 8002e7a:	6023      	str	r3, [r4, #0]
 8002e7c:	2310      	movs	r3, #16
 8002e7e:	e7af      	b.n	8002de0 <_printf_i+0xfc>
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	f043 0320 	orr.w	r3, r3, #32
 8002e86:	6023      	str	r3, [r4, #0]
 8002e88:	2378      	movs	r3, #120	; 0x78
 8002e8a:	4828      	ldr	r0, [pc, #160]	; (8002f2c <_printf_i+0x248>)
 8002e8c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e90:	e7e3      	b.n	8002e5a <_printf_i+0x176>
 8002e92:	065e      	lsls	r6, r3, #25
 8002e94:	bf48      	it	mi
 8002e96:	b2ad      	uxthmi	r5, r5
 8002e98:	e7e6      	b.n	8002e68 <_printf_i+0x184>
 8002e9a:	4616      	mov	r6, r2
 8002e9c:	e7bb      	b.n	8002e16 <_printf_i+0x132>
 8002e9e:	680b      	ldr	r3, [r1, #0]
 8002ea0:	6826      	ldr	r6, [r4, #0]
 8002ea2:	1d1d      	adds	r5, r3, #4
 8002ea4:	6960      	ldr	r0, [r4, #20]
 8002ea6:	600d      	str	r5, [r1, #0]
 8002ea8:	0635      	lsls	r5, r6, #24
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	d501      	bpl.n	8002eb2 <_printf_i+0x1ce>
 8002eae:	6018      	str	r0, [r3, #0]
 8002eb0:	e002      	b.n	8002eb8 <_printf_i+0x1d4>
 8002eb2:	0671      	lsls	r1, r6, #25
 8002eb4:	d5fb      	bpl.n	8002eae <_printf_i+0x1ca>
 8002eb6:	8018      	strh	r0, [r3, #0]
 8002eb8:	2300      	movs	r3, #0
 8002eba:	4616      	mov	r6, r2
 8002ebc:	6123      	str	r3, [r4, #16]
 8002ebe:	e7ba      	b.n	8002e36 <_printf_i+0x152>
 8002ec0:	680b      	ldr	r3, [r1, #0]
 8002ec2:	1d1a      	adds	r2, r3, #4
 8002ec4:	600a      	str	r2, [r1, #0]
 8002ec6:	681e      	ldr	r6, [r3, #0]
 8002ec8:	2100      	movs	r1, #0
 8002eca:	4630      	mov	r0, r6
 8002ecc:	6862      	ldr	r2, [r4, #4]
 8002ece:	f000 f82f 	bl	8002f30 <memchr>
 8002ed2:	b108      	cbz	r0, 8002ed8 <_printf_i+0x1f4>
 8002ed4:	1b80      	subs	r0, r0, r6
 8002ed6:	6060      	str	r0, [r4, #4]
 8002ed8:	6863      	ldr	r3, [r4, #4]
 8002eda:	6123      	str	r3, [r4, #16]
 8002edc:	2300      	movs	r3, #0
 8002ede:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ee2:	e7a8      	b.n	8002e36 <_printf_i+0x152>
 8002ee4:	4632      	mov	r2, r6
 8002ee6:	4649      	mov	r1, r9
 8002ee8:	4640      	mov	r0, r8
 8002eea:	6923      	ldr	r3, [r4, #16]
 8002eec:	47d0      	blx	sl
 8002eee:	3001      	adds	r0, #1
 8002ef0:	d0ab      	beq.n	8002e4a <_printf_i+0x166>
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	079b      	lsls	r3, r3, #30
 8002ef6:	d413      	bmi.n	8002f20 <_printf_i+0x23c>
 8002ef8:	68e0      	ldr	r0, [r4, #12]
 8002efa:	9b03      	ldr	r3, [sp, #12]
 8002efc:	4298      	cmp	r0, r3
 8002efe:	bfb8      	it	lt
 8002f00:	4618      	movlt	r0, r3
 8002f02:	e7a4      	b.n	8002e4e <_printf_i+0x16a>
 8002f04:	2301      	movs	r3, #1
 8002f06:	4632      	mov	r2, r6
 8002f08:	4649      	mov	r1, r9
 8002f0a:	4640      	mov	r0, r8
 8002f0c:	47d0      	blx	sl
 8002f0e:	3001      	adds	r0, #1
 8002f10:	d09b      	beq.n	8002e4a <_printf_i+0x166>
 8002f12:	3501      	adds	r5, #1
 8002f14:	68e3      	ldr	r3, [r4, #12]
 8002f16:	9903      	ldr	r1, [sp, #12]
 8002f18:	1a5b      	subs	r3, r3, r1
 8002f1a:	42ab      	cmp	r3, r5
 8002f1c:	dcf2      	bgt.n	8002f04 <_printf_i+0x220>
 8002f1e:	e7eb      	b.n	8002ef8 <_printf_i+0x214>
 8002f20:	2500      	movs	r5, #0
 8002f22:	f104 0619 	add.w	r6, r4, #25
 8002f26:	e7f5      	b.n	8002f14 <_printf_i+0x230>
 8002f28:	080032ff 	.word	0x080032ff
 8002f2c:	08003310 	.word	0x08003310

08002f30 <memchr>:
 8002f30:	4603      	mov	r3, r0
 8002f32:	b510      	push	{r4, lr}
 8002f34:	b2c9      	uxtb	r1, r1
 8002f36:	4402      	add	r2, r0
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	d101      	bne.n	8002f42 <memchr+0x12>
 8002f3e:	2000      	movs	r0, #0
 8002f40:	e003      	b.n	8002f4a <memchr+0x1a>
 8002f42:	7804      	ldrb	r4, [r0, #0]
 8002f44:	3301      	adds	r3, #1
 8002f46:	428c      	cmp	r4, r1
 8002f48:	d1f6      	bne.n	8002f38 <memchr+0x8>
 8002f4a:	bd10      	pop	{r4, pc}

08002f4c <memcpy>:
 8002f4c:	440a      	add	r2, r1
 8002f4e:	4291      	cmp	r1, r2
 8002f50:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f54:	d100      	bne.n	8002f58 <memcpy+0xc>
 8002f56:	4770      	bx	lr
 8002f58:	b510      	push	{r4, lr}
 8002f5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f5e:	4291      	cmp	r1, r2
 8002f60:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f64:	d1f9      	bne.n	8002f5a <memcpy+0xe>
 8002f66:	bd10      	pop	{r4, pc}

08002f68 <memmove>:
 8002f68:	4288      	cmp	r0, r1
 8002f6a:	b510      	push	{r4, lr}
 8002f6c:	eb01 0402 	add.w	r4, r1, r2
 8002f70:	d902      	bls.n	8002f78 <memmove+0x10>
 8002f72:	4284      	cmp	r4, r0
 8002f74:	4623      	mov	r3, r4
 8002f76:	d807      	bhi.n	8002f88 <memmove+0x20>
 8002f78:	1e43      	subs	r3, r0, #1
 8002f7a:	42a1      	cmp	r1, r4
 8002f7c:	d008      	beq.n	8002f90 <memmove+0x28>
 8002f7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002f86:	e7f8      	b.n	8002f7a <memmove+0x12>
 8002f88:	4601      	mov	r1, r0
 8002f8a:	4402      	add	r2, r0
 8002f8c:	428a      	cmp	r2, r1
 8002f8e:	d100      	bne.n	8002f92 <memmove+0x2a>
 8002f90:	bd10      	pop	{r4, pc}
 8002f92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002f9a:	e7f7      	b.n	8002f8c <memmove+0x24>

08002f9c <_free_r>:
 8002f9c:	b538      	push	{r3, r4, r5, lr}
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	2900      	cmp	r1, #0
 8002fa2:	d043      	beq.n	800302c <_free_r+0x90>
 8002fa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fa8:	1f0c      	subs	r4, r1, #4
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	bfb8      	it	lt
 8002fae:	18e4      	addlt	r4, r4, r3
 8002fb0:	f000 f8d0 	bl	8003154 <__malloc_lock>
 8002fb4:	4a1e      	ldr	r2, [pc, #120]	; (8003030 <_free_r+0x94>)
 8002fb6:	6813      	ldr	r3, [r2, #0]
 8002fb8:	4610      	mov	r0, r2
 8002fba:	b933      	cbnz	r3, 8002fca <_free_r+0x2e>
 8002fbc:	6063      	str	r3, [r4, #4]
 8002fbe:	6014      	str	r4, [r2, #0]
 8002fc0:	4628      	mov	r0, r5
 8002fc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fc6:	f000 b8cb 	b.w	8003160 <__malloc_unlock>
 8002fca:	42a3      	cmp	r3, r4
 8002fcc:	d90a      	bls.n	8002fe4 <_free_r+0x48>
 8002fce:	6821      	ldr	r1, [r4, #0]
 8002fd0:	1862      	adds	r2, r4, r1
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	bf01      	itttt	eq
 8002fd6:	681a      	ldreq	r2, [r3, #0]
 8002fd8:	685b      	ldreq	r3, [r3, #4]
 8002fda:	1852      	addeq	r2, r2, r1
 8002fdc:	6022      	streq	r2, [r4, #0]
 8002fde:	6063      	str	r3, [r4, #4]
 8002fe0:	6004      	str	r4, [r0, #0]
 8002fe2:	e7ed      	b.n	8002fc0 <_free_r+0x24>
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	b10b      	cbz	r3, 8002fee <_free_r+0x52>
 8002fea:	42a3      	cmp	r3, r4
 8002fec:	d9fa      	bls.n	8002fe4 <_free_r+0x48>
 8002fee:	6811      	ldr	r1, [r2, #0]
 8002ff0:	1850      	adds	r0, r2, r1
 8002ff2:	42a0      	cmp	r0, r4
 8002ff4:	d10b      	bne.n	800300e <_free_r+0x72>
 8002ff6:	6820      	ldr	r0, [r4, #0]
 8002ff8:	4401      	add	r1, r0
 8002ffa:	1850      	adds	r0, r2, r1
 8002ffc:	4283      	cmp	r3, r0
 8002ffe:	6011      	str	r1, [r2, #0]
 8003000:	d1de      	bne.n	8002fc0 <_free_r+0x24>
 8003002:	6818      	ldr	r0, [r3, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	4401      	add	r1, r0
 8003008:	6011      	str	r1, [r2, #0]
 800300a:	6053      	str	r3, [r2, #4]
 800300c:	e7d8      	b.n	8002fc0 <_free_r+0x24>
 800300e:	d902      	bls.n	8003016 <_free_r+0x7a>
 8003010:	230c      	movs	r3, #12
 8003012:	602b      	str	r3, [r5, #0]
 8003014:	e7d4      	b.n	8002fc0 <_free_r+0x24>
 8003016:	6820      	ldr	r0, [r4, #0]
 8003018:	1821      	adds	r1, r4, r0
 800301a:	428b      	cmp	r3, r1
 800301c:	bf01      	itttt	eq
 800301e:	6819      	ldreq	r1, [r3, #0]
 8003020:	685b      	ldreq	r3, [r3, #4]
 8003022:	1809      	addeq	r1, r1, r0
 8003024:	6021      	streq	r1, [r4, #0]
 8003026:	6063      	str	r3, [r4, #4]
 8003028:	6054      	str	r4, [r2, #4]
 800302a:	e7c9      	b.n	8002fc0 <_free_r+0x24>
 800302c:	bd38      	pop	{r3, r4, r5, pc}
 800302e:	bf00      	nop
 8003030:	200000bc 	.word	0x200000bc

08003034 <_malloc_r>:
 8003034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003036:	1ccd      	adds	r5, r1, #3
 8003038:	f025 0503 	bic.w	r5, r5, #3
 800303c:	3508      	adds	r5, #8
 800303e:	2d0c      	cmp	r5, #12
 8003040:	bf38      	it	cc
 8003042:	250c      	movcc	r5, #12
 8003044:	2d00      	cmp	r5, #0
 8003046:	4606      	mov	r6, r0
 8003048:	db01      	blt.n	800304e <_malloc_r+0x1a>
 800304a:	42a9      	cmp	r1, r5
 800304c:	d903      	bls.n	8003056 <_malloc_r+0x22>
 800304e:	230c      	movs	r3, #12
 8003050:	6033      	str	r3, [r6, #0]
 8003052:	2000      	movs	r0, #0
 8003054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003056:	f000 f87d 	bl	8003154 <__malloc_lock>
 800305a:	4921      	ldr	r1, [pc, #132]	; (80030e0 <_malloc_r+0xac>)
 800305c:	680a      	ldr	r2, [r1, #0]
 800305e:	4614      	mov	r4, r2
 8003060:	b99c      	cbnz	r4, 800308a <_malloc_r+0x56>
 8003062:	4f20      	ldr	r7, [pc, #128]	; (80030e4 <_malloc_r+0xb0>)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	b923      	cbnz	r3, 8003072 <_malloc_r+0x3e>
 8003068:	4621      	mov	r1, r4
 800306a:	4630      	mov	r0, r6
 800306c:	f000 f862 	bl	8003134 <_sbrk_r>
 8003070:	6038      	str	r0, [r7, #0]
 8003072:	4629      	mov	r1, r5
 8003074:	4630      	mov	r0, r6
 8003076:	f000 f85d 	bl	8003134 <_sbrk_r>
 800307a:	1c43      	adds	r3, r0, #1
 800307c:	d123      	bne.n	80030c6 <_malloc_r+0x92>
 800307e:	230c      	movs	r3, #12
 8003080:	4630      	mov	r0, r6
 8003082:	6033      	str	r3, [r6, #0]
 8003084:	f000 f86c 	bl	8003160 <__malloc_unlock>
 8003088:	e7e3      	b.n	8003052 <_malloc_r+0x1e>
 800308a:	6823      	ldr	r3, [r4, #0]
 800308c:	1b5b      	subs	r3, r3, r5
 800308e:	d417      	bmi.n	80030c0 <_malloc_r+0x8c>
 8003090:	2b0b      	cmp	r3, #11
 8003092:	d903      	bls.n	800309c <_malloc_r+0x68>
 8003094:	6023      	str	r3, [r4, #0]
 8003096:	441c      	add	r4, r3
 8003098:	6025      	str	r5, [r4, #0]
 800309a:	e004      	b.n	80030a6 <_malloc_r+0x72>
 800309c:	6863      	ldr	r3, [r4, #4]
 800309e:	42a2      	cmp	r2, r4
 80030a0:	bf0c      	ite	eq
 80030a2:	600b      	streq	r3, [r1, #0]
 80030a4:	6053      	strne	r3, [r2, #4]
 80030a6:	4630      	mov	r0, r6
 80030a8:	f000 f85a 	bl	8003160 <__malloc_unlock>
 80030ac:	f104 000b 	add.w	r0, r4, #11
 80030b0:	1d23      	adds	r3, r4, #4
 80030b2:	f020 0007 	bic.w	r0, r0, #7
 80030b6:	1ac2      	subs	r2, r0, r3
 80030b8:	d0cc      	beq.n	8003054 <_malloc_r+0x20>
 80030ba:	1a1b      	subs	r3, r3, r0
 80030bc:	50a3      	str	r3, [r4, r2]
 80030be:	e7c9      	b.n	8003054 <_malloc_r+0x20>
 80030c0:	4622      	mov	r2, r4
 80030c2:	6864      	ldr	r4, [r4, #4]
 80030c4:	e7cc      	b.n	8003060 <_malloc_r+0x2c>
 80030c6:	1cc4      	adds	r4, r0, #3
 80030c8:	f024 0403 	bic.w	r4, r4, #3
 80030cc:	42a0      	cmp	r0, r4
 80030ce:	d0e3      	beq.n	8003098 <_malloc_r+0x64>
 80030d0:	1a21      	subs	r1, r4, r0
 80030d2:	4630      	mov	r0, r6
 80030d4:	f000 f82e 	bl	8003134 <_sbrk_r>
 80030d8:	3001      	adds	r0, #1
 80030da:	d1dd      	bne.n	8003098 <_malloc_r+0x64>
 80030dc:	e7cf      	b.n	800307e <_malloc_r+0x4a>
 80030de:	bf00      	nop
 80030e0:	200000bc 	.word	0x200000bc
 80030e4:	200000c0 	.word	0x200000c0

080030e8 <_realloc_r>:
 80030e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ea:	4607      	mov	r7, r0
 80030ec:	4614      	mov	r4, r2
 80030ee:	460e      	mov	r6, r1
 80030f0:	b921      	cbnz	r1, 80030fc <_realloc_r+0x14>
 80030f2:	4611      	mov	r1, r2
 80030f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80030f8:	f7ff bf9c 	b.w	8003034 <_malloc_r>
 80030fc:	b922      	cbnz	r2, 8003108 <_realloc_r+0x20>
 80030fe:	f7ff ff4d 	bl	8002f9c <_free_r>
 8003102:	4625      	mov	r5, r4
 8003104:	4628      	mov	r0, r5
 8003106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003108:	f000 f830 	bl	800316c <_malloc_usable_size_r>
 800310c:	42a0      	cmp	r0, r4
 800310e:	d20f      	bcs.n	8003130 <_realloc_r+0x48>
 8003110:	4621      	mov	r1, r4
 8003112:	4638      	mov	r0, r7
 8003114:	f7ff ff8e 	bl	8003034 <_malloc_r>
 8003118:	4605      	mov	r5, r0
 800311a:	2800      	cmp	r0, #0
 800311c:	d0f2      	beq.n	8003104 <_realloc_r+0x1c>
 800311e:	4631      	mov	r1, r6
 8003120:	4622      	mov	r2, r4
 8003122:	f7ff ff13 	bl	8002f4c <memcpy>
 8003126:	4631      	mov	r1, r6
 8003128:	4638      	mov	r0, r7
 800312a:	f7ff ff37 	bl	8002f9c <_free_r>
 800312e:	e7e9      	b.n	8003104 <_realloc_r+0x1c>
 8003130:	4635      	mov	r5, r6
 8003132:	e7e7      	b.n	8003104 <_realloc_r+0x1c>

08003134 <_sbrk_r>:
 8003134:	b538      	push	{r3, r4, r5, lr}
 8003136:	2300      	movs	r3, #0
 8003138:	4d05      	ldr	r5, [pc, #20]	; (8003150 <_sbrk_r+0x1c>)
 800313a:	4604      	mov	r4, r0
 800313c:	4608      	mov	r0, r1
 800313e:	602b      	str	r3, [r5, #0]
 8003140:	f7fd fd9a 	bl	8000c78 <_sbrk>
 8003144:	1c43      	adds	r3, r0, #1
 8003146:	d102      	bne.n	800314e <_sbrk_r+0x1a>
 8003148:	682b      	ldr	r3, [r5, #0]
 800314a:	b103      	cbz	r3, 800314e <_sbrk_r+0x1a>
 800314c:	6023      	str	r3, [r4, #0]
 800314e:	bd38      	pop	{r3, r4, r5, pc}
 8003150:	200000f8 	.word	0x200000f8

08003154 <__malloc_lock>:
 8003154:	4801      	ldr	r0, [pc, #4]	; (800315c <__malloc_lock+0x8>)
 8003156:	f000 b811 	b.w	800317c <__retarget_lock_acquire_recursive>
 800315a:	bf00      	nop
 800315c:	20000100 	.word	0x20000100

08003160 <__malloc_unlock>:
 8003160:	4801      	ldr	r0, [pc, #4]	; (8003168 <__malloc_unlock+0x8>)
 8003162:	f000 b80c 	b.w	800317e <__retarget_lock_release_recursive>
 8003166:	bf00      	nop
 8003168:	20000100 	.word	0x20000100

0800316c <_malloc_usable_size_r>:
 800316c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003170:	1f18      	subs	r0, r3, #4
 8003172:	2b00      	cmp	r3, #0
 8003174:	bfbc      	itt	lt
 8003176:	580b      	ldrlt	r3, [r1, r0]
 8003178:	18c0      	addlt	r0, r0, r3
 800317a:	4770      	bx	lr

0800317c <__retarget_lock_acquire_recursive>:
 800317c:	4770      	bx	lr

0800317e <__retarget_lock_release_recursive>:
 800317e:	4770      	bx	lr

08003180 <_init>:
 8003180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003182:	bf00      	nop
 8003184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003186:	bc08      	pop	{r3}
 8003188:	469e      	mov	lr, r3
 800318a:	4770      	bx	lr

0800318c <_fini>:
 800318c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800318e:	bf00      	nop
 8003190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003192:	bc08      	pop	{r3}
 8003194:	469e      	mov	lr, r3
 8003196:	4770      	bx	lr
