
---------- Begin Simulation Statistics ----------
final_tick                                10403890000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165607                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662008                       # Number of bytes of host memory used
host_op_rate                                   175647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.65                       # Real time elapsed on the host
host_tick_rate                               41178312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    41841385                       # Number of instructions simulated
sim_ops                                      44377998                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010404                       # Number of seconds simulated
sim_ticks                                 10403890000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 163099707                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 29051240                       # number of cc regfile writes
system.cpu.committedInsts                    41841385                       # Number of Instructions Simulated
system.cpu.committedOps                      44377998                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.497301                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.497301                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           50452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               116523                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10233779                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.176254                       # Inst execution rate
system.cpu.iew.exec_refs                     14077523                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4872815                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  198197                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9346810                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21763                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            148510                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4988888                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            46163960                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9204708                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            114179                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              45283023                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1942                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   432                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 114626                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2911                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            648                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11160                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         105363                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  37758225                       # num instructions consuming a value
system.cpu.iew.wb_count                      45088246                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628580                       # average fanout of values written-back
system.cpu.iew.wb_producers                  23734061                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.166894                       # insts written-back per cycle
system.cpu.iew.wb_sent                       45173728                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 46251447                       # number of integer regfile reads
system.cpu.int_regfile_writes                20906768                       # number of integer regfile writes
system.cpu.ipc                               2.010853                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.010853                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              31257349     68.85%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19503      0.04%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9233365     20.34%     89.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4886972     10.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               45397202                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      188292                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004148                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7819      4.15%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 116493     61.87%     66.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 63980     33.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               45585481                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          111741129                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     45088246                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          47950566                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   46121237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  45397202                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               42723                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1785961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1104                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            564                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4612560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      20757329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.187044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.247234                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6798909     32.75%     32.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4010609     19.32%     52.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1484154      7.15%     59.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3299223     15.89%     75.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              739374      3.56%     78.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2423232     11.67%     90.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1229213      5.92%     96.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              109238      0.53%     96.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              663377      3.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        20757329                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.181742                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1751763                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1368863                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9346810                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4988888                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               107492275                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  83841                       # number of misc regfile writes
system.cpu.numCycles                         20807781                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          126                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        22963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        47214                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10784807                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9924764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            114270                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5983334                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 5972359                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.816574                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  263000                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              31715                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          172498                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             171720                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              778                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          260                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1785900                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           42159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            113837                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     20477234                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.167187                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.401059                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         4278127     20.89%     20.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6587290     32.17%     53.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5151214     25.16%     78.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          286275      1.40%     79.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1473264      7.19%     86.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          105335      0.51%     87.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          234556      1.15%     88.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           86996      0.42%     88.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2274177     11.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     20477234                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             41841385                       # Number of instructions committed
system.cpu.commit.opsCommitted               44377998                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    13698011                       # Number of memory references committed
system.cpu.commit.loads                       8917926                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       20960                       # Number of memory barriers committed
system.cpu.commit.branches                   10103130                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    34848669                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                209370                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     30660519     69.09%     69.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        19468      0.04%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8917926     20.10%     89.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4780085     10.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     44377998                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2274177                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13643573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13643573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13643573                       # number of overall hits
system.cpu.dcache.overall_hits::total        13643573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        81023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          81023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        81023                       # number of overall misses
system.cpu.dcache.overall_misses::total         81023                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    935931493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    935931493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    935931493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    935931493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13724596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13724596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13724596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13724596                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005903                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005903                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005903                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005903                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11551.429755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11551.429755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11551.429755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11551.429755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1305                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.562500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19288                       # number of writebacks
system.cpu.dcache.writebacks::total             19288                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57693                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57693                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        23330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23330                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    362414499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    362414499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    362414499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    362414499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001700                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001700                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001700                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001700                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15534.269138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15534.269138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15534.269138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15534.269138                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22452                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8924051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8924051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    796356500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    796356500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9002410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9002410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008704                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008704                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10162.923212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10162.923212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        56165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    290408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    290408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13084.977922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13084.977922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4719522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4719522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2664                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2664                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    139574993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    139574993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4722186                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4722186                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52393.015390                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52393.015390                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72006499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72006499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63386.002641                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63386.002641                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        21113                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        21113                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        21116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000142                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        20960                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        20960                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        20960                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        20960                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           823.252698                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13708976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23330                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.611487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   823.252698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.803958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.803958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          878                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          584                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27556674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27556674                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8811468                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                828011                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10912607                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 90617                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 114626                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              5896364                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   465                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               47375929                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1729                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8988491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       45117264                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10784807                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6407079                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11653558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  230134                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   8935020                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 68069                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           20757329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.320391                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.797806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9534961     45.94%     45.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2192815     10.56%     56.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   430590      2.07%     58.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2116079     10.19%     68.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1833161      8.83%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1749556      8.43%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   193707      0.93%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   131455      0.63%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2575005     12.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             20757329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.518306                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.168288                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      8933794                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8933794                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8933794                       # number of overall hits
system.cpu.icache.overall_hits::total         8933794                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1226                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1226                       # number of overall misses
system.cpu.icache.overall_misses::total          1226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75945500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75945500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75945500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75945500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8935020                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8935020                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8935020                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8935020                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61945.758564                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61945.758564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61945.758564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61945.758564                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1229                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.785714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          487                       # number of writebacks
system.cpu.icache.writebacks::total               487                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          281                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          945                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          945                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          945                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          945                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58871000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58871000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58871000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62297.354497                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62297.354497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62297.354497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62297.354497                       # average overall mshr miss latency
system.cpu.icache.replacements                    487                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8933794                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8933794                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1226                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75945500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75945500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8935020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8935020                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61945.758564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61945.758564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          945                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58871000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62297.354497                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62297.354497                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           431.003605                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8934739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9454.750265                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   431.003605                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.841804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.841804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17870985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17870985                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      139947                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  428884                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1426                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 648                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 208803                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                45305                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  10403890000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 114626                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  8894495                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  215213                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         531211                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  10909206                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 92578                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               46901354                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    66                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  33919                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16723                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2698                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            52207922                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   204868730                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 48961219                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps              49512052                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2695870                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   21982                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               22126                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    285215                       # count of insts added to the skid buffer
system.cpu.rob.reads                         64363796                       # The number of ROB reads
system.cpu.rob.writes                        92607983                       # The number of ROB writes
system.cpu.thread_0.numInsts                 41841385                       # Number of Instructions committed
system.cpu.thread_0.numOps                   44377998                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  257                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22177                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22434                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 257                       # number of overall hits
system.l2.overall_hits::.cpu.data               22177                       # number of overall hits
system.l2.overall_hits::total                   22434                       # number of overall hits
system.l2.demand_misses::.cpu.inst                688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1153                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1841                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               688                       # number of overall misses
system.l2.overall_misses::.cpu.data              1153                       # number of overall misses
system.l2.overall_misses::total                  1841                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     54684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     93720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        148405000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     54684500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     93720500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       148405000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              945                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24275                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             945                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24275                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.728042                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.049421                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075839                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.728042                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.049421                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075839                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79483.284884                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81284.041631                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80611.080934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79483.284884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81284.041631                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80611.080934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1829                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47688500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     81572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    129260500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47688500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     81572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    129260500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.725926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.048993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.725926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.048993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075345                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69516.763848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71366.579178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70672.772007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69516.763848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71366.579178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70672.772007                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19288                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19288                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19288                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19288                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          450                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              450                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          450                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          450                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   302                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 837                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     67107500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      67107500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.734855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.734855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80176.224612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80176.224612                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     58737500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     58737500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.734855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.734855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70176.224612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70176.224612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     54684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            945                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.728042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.728042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79483.284884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79483.284884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47688500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47688500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.725926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.725926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69516.763848                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69516.763848                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         21875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     26613000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26613000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.014240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84218.354430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84218.354430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     22834500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     22834500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74622.549020                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74622.549020                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1623.432648                       # Cycle average of tags in use
system.l2.tags.total_refs                       47076                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1829                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.738655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       590.578878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1032.853770                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.018023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.049543                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.055817                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    378533                       # Number of tag accesses
system.l2.tags.data_accesses                   378533                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1829                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1829                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1829                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  117056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     11.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   10403763500                       # Total gap between requests
system.mem_ctrls.avgGap                    5688224.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        73152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4219960.034179522656                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 7031216.208552761935                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          686                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1143                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19461500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     34569000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28369.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30244.09                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        73152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        117056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          686                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1143                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1829                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4219960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      7031216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         11251176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4219960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4219960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4219960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      7031216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        11251176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1829                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                19736750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               9145000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           54030500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10791.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29541.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1250                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   202.052356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   155.515877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.105218                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          114     19.90%     19.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          360     62.83%     82.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           42      7.33%     90.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           13      2.27%     92.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           12      2.09%     94.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            7      1.22%     95.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      0.87%     96.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      0.87%     97.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15      2.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                117056                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               11.251176                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         2313360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1221990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        6911520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 821159040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    736257030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3375087840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4942950780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   475.106021                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8767887750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    347360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1288642250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1820700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          952545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        6147540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 821159040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    563474070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3520589280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4914143175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   472.337095                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9147699750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    347360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    908830250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                992                       # Transaction distribution
system.membus.trans_dist::ReadExReq               837                       # Transaction distribution
system.membus.trans_dist::ReadExResp              837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       117056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  117056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1829                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1829    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1829                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             2259000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9731500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19288                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2377                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        69112                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 71489                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        91648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2727552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2819200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006179                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078366                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24125     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    150      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24275                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10403890000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           43382000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1418498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35000489                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
