#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu May 04 10:57:59 2017
# Process ID: 6152
# Current directory: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6736 E:\Project\AN9767\CD\CD\verilog\ad9767_ax7102\trig_wave\an9767_test.xpr
# Log file: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/vivado.log
# Journal file: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.xpr
INFO: [Project 1-313] Project file moved from 'E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 755.027 ; gain = 122.086
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 2
[Thu May 04 10:59:15 2017] Launched synth_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/synth_1/runme.log
[Thu May 04 10:59:15 2017] Launched impl_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 04 11:02:00 2017] Launched impl_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/impl_1/runme.log
remove_files -fileset ROM E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.srcs/sources_1/ip/ROM/ROM.xci
INFO: [Project 1-386] Moving file 'E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.srcs/sources_1/ip/ROM/ROM.xci' from fileset 'ROM' to fileset 'sources_1'.
file delete -force E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.srcs/sources_1/ip/ROM
file delete -force E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.ip_user_files/ip/ROM E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.ip_user_files/sim_scripts/ROM
remove_files E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/sin1024.coe
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu May 04 11:03:20 2017] Launched synth_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/synth_1/runme.log
[Thu May 04 11:03:20 2017] Launched impl_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu May 04 11:03:39 2017] Launched synth_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/synth_1/runme.log
[Thu May 04 11:03:39 2017] Launched impl_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 04 11:05:15 2017] Launched impl_1...
Run output will be captured here: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 954.207 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/impl_1/ad9767_test.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/trig_wave/an9767_test.runs/impl_1/ad9767_test.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 04 11:06:56 2017...
