Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun May  4 12:45:15 2025
| Host         : hubuntu running 64-bit Ubuntu 24.10
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        23.173ns  (logic 5.226ns (22.552%)  route 17.947ns (77.448%))
  Logic Levels:           27  (CARRY4=3 LUT3=1 LUT4=1 LUT5=11 LUT6=11)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 23.371 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16182, routed)       1.977    -0.715    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X98Y106        FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.197 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[4][1]/Q
                         net (fo=23, routed)          0.866     0.668    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___9_i_7[1]
    SLICE_X98Y107        LUT6 (Prop_lut6_I3_O)        0.124     0.792 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___305/O
                         net (fo=7, routed)           0.697     1.490    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpcfg_q_reg[4][addr_mode][0]_0
    SLICE_X98Y107        LUT5 (Prop_lut5_I0_O)        0.150     1.640 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___306/O
                         net (fo=7, routed)           0.635     2.275    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][4]
    SLICE_X101Y107       LUT5 (Prop_lut5_I1_O)        0.354     2.629 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___307/O
                         net (fo=8, routed)           0.938     3.566    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][8]
    SLICE_X101Y107       LUT5 (Prop_lut5_I0_O)        0.326     3.892 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___308/O
                         net (fo=9, routed)           0.925     4.817    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][14]
    SLICE_X101Y107       LUT5 (Prop_lut5_I0_O)        0.150     4.967 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___309/O
                         net (fo=7, routed)           0.877     5.845    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][16]
    SLICE_X101Y108       LUT5 (Prop_lut5_I1_O)        0.332     6.177 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___310/O
                         net (fo=10, routed)          0.730     6.907    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][20]
    SLICE_X101Y108       LUT5 (Prop_lut5_I0_O)        0.124     7.031 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___311/O
                         net (fo=6, routed)           0.493     7.524    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[4][24]
    SLICE_X96Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.648 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___35/O
                         net (fo=1, routed)           0.000     7.648    i_ariane/i_cva6/csr_regfile_i/i___21_i_13_1[0]
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.024 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___21_i_28/CO[3]
                         net (fo=1, routed)           0.788     8.812    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i___21_i_28_n_0
    SLICE_X90Y108        LUT6 (Prop_lut6_I4_O)        0.124     8.936 r  i_ariane/i_cva6/csr_regfile_i/i___21_i_13/O
                         net (fo=2, routed)           1.300    10.236    i_ariane/i_cva6/csr_regfile_i/i___21_i_13_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I1_O)        0.124    10.360 r  i_ariane/i_cva6/csr_regfile_i/i___21_i_5/O
                         net (fo=1, routed)           0.574    10.934    i_ariane/i_cva6/csr_regfile_i/i___21_i_5_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.058 f  i_ariane/i_cva6/csr_regfile_i/i___21_i_1/O
                         net (fo=38, routed)          0.680    11.738    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[33]_0
    SLICE_X89Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.862 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=177, routed)         0.489    12.351    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X87Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.475 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=13, routed)          0.470    12.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X86Y90         LUT5 (Prop_lut5_I2_O)        0.124    13.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.664    13.734    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X87Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.858 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___133_i_1/O
                         net (fo=1, routed)           0.431    14.289    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_383
    SLICE_X87Y84         LUT4 (Prop_lut4_I3_O)        0.124    14.413 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___133/O
                         net (fo=3, routed)           0.592    15.005    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
    SLICE_X84Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.129 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, routed)           0.000    15.129    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.679 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.679    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.793 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.979    16.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X82Y85         LUT6 (Prop_lut6_I1_O)        0.124    16.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.349    17.245    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X81Y85         LUT6 (Prop_lut6_I4_O)        0.124    17.369 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_1/O
                         net (fo=28, routed)          1.126    18.495    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[0]_0
    SLICE_X55Y82         LUT3 (Prop_lut3_I1_O)        0.124    18.619 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.166    18.785    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_1_0[0]
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.909 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_4/O
                         net (fo=1, routed)           0.806    19.714    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/bank_off_q_reg[2]
    SLICE_X53Y82         LUT5 (Prop_lut5_I0_O)        0.124    19.838 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___236_i_1/O
                         net (fo=5, routed)           0.609    20.448    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_357
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.124    20.572 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___238/O
                         net (fo=9, routed)           0.809    21.380    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I1_O)        0.124    21.504 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_4__1/O
                         net (fo=2, routed)           0.954    22.458    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRARDADDR[4]
    RAMB36_X2Y17         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16182, routed)       1.516    23.371    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y17         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.467    23.838    
                         clock uncertainty           -0.082    23.756    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.190    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.190    
                         arrival time                         -22.458    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.542ns  (logic 4.080ns (62.372%)  route 2.462ns (37.628%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.104ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.648     5.148    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.249 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.855     7.104    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X108Y81        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.524     7.628 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.462    10.090    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.646 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.646    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             21.608ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.580ns (19.851%)  route 2.342ns (80.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16182, routed)       1.798    -0.894    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X99Y37         FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.438 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.122     0.684    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X97Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.808 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           1.220     2.028    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X90Y32         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16182, routed)       1.614    23.469    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X90Y32         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/C
                         clock pessimism              0.567    24.037    
                         clock uncertainty           -0.082    23.955    
    SLICE_X90Y32         FDCE (Recov_fdce_C_CLR)     -0.319    23.636    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                 21.608    




