0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sim_1/new/tb_fifo_32.v,1701668168,verilog,,,,tb_fifo_32,,,,,,,,
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/fifo_mem.v,1701671046,verilog,,C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/memory_array.v,,fifo_mem,,,,,,,,
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/memory_array.v,1701667983,verilog,,C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/read_pointer.v,,memory_array,,,,,,,,
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/read_pointer.v,1701668024,verilog,,C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/status_signal.v,,read_pointer,,,,,,,,
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/status_signal.v,1701668068,verilog,,C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/write_pointer.v,,status_signal,,,,,,,,
C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sources_1/new/write_pointer.v,1701668101,verilog,,C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/FIFO_Memory/FIFO_Memory.srcs/sim_1/new/tb_fifo_32.v,,write_pointer,,,,,,,,
