************************************************************************
* TOOL : Unit Test Compiler VERSION 7.0.0.1.031.001                    *
*                                                                      *
* COMMAND : attolprepro PTU/SUT_A429_DBS_INIT_PCB_SPL.ptu TMP          *
*   /SUT_A429_DBS_INIT_PCB_SPL.c "./TMP/" -LANGUAGE=C -TARGET=SUN      *
*   -FAST -INCL=/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05    *
*   /A429/DEV/CFG/INC,/view/jenkins_DEV_A429_G10_S4_0_int              *
*   /cc_MACS2U_CMN05/A429/DEV/DBS/INC,/view                            *
*   /jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429/DEV/HWU/INC,   *
*   /view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429/DEV/MON   *
*   /INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN04/CMTY      *
*   /DEV/CS/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05    *
*   /A429_IRS/LIV/CFG/HWCT/INC,/view/jenkins_DEV_A429_G10_S4_0_int     *
*   /cc_MACS2U_CMN05/A429_IRS/LIV/CFG/KCT/INC,/view                    *
*   /jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429_IRS/LIV/CFG    *
*   /MACT/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05      *
*   /A429_IRS/LIV/CFG/MCCT/INC,/view/jenkins_DEV_A429_G10_S4_0_int     *
*   /cc_MACS2U_CMN02/A653_IRS/LIV/CFG/CT/INC,/view                     *
*   /jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN02/A653_IRS/LIV/IRS    *
*   /API/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN02       *
*   /A653_IRS/LIV/IRS/KRN/INC,/view/jenkins_DEV_A429_G10_S4_0_int      *
*   /cc_MACS2U_CMN03/CDRV_IRS/LIV/IRS/KRN/INC -DEFINE=const=           *
*   -NOSIMULATION -STD_DEFINE=/view/jenkins_DEV_A429_G10_S4_0_int      *
*   /cc_MACS2U_CMN00/TOOLS/ATTOL/RUNTIME/ana/atus_c.def                *
*                                                                      *
* FILE : /view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429_PTU  *
*   /SUT/DBS/TMP/SUT_A429_DBS_INIT_PCB_SPL.tdc                         *
*                                                                      *
* DATE : Wed Aug 19 14:41:18 2015                                      *
************************************************************************
E11 0 /view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429_PTU/SUT/DBS/PTU/SUT_A429_DBS_INIT_PCB_SPL.ptu
C0 attolprepro PTU/SUT_A429_DBS_INIT_PCB_SPL.ptu TMP/SUT_A429_DBS_INIT_PCB_SPL.c "./TMP/" -LANGUAGE=C -TARGET=SUN -FAST -INCL=/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429/DEV/CFG/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429/DEV/DBS/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429/DEV/HWU/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429/DEV/MON/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN04/CMTY/DEV/CS/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429_IRS/LIV/CFG/HWCT/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429_IRS/LIV/CFG/KCT/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429_IRS/LIV/CFG/MACT/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN05/A429_IRS/LIV/CFG/MCCT/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN02/A653_IRS/LIV/CFG/CT/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN02/A653_IRS/LIV/IRS/API/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN02/A653_IRS/LIV/IRS/KRN/INC,/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN03/CDRV_IRS/LIV/IRS/KRN/INC -DEFINE=const= -NOSIMULATION -STD_DEFINE=/view/jenkins_DEV_A429_G10_S4_0_int/cc_MACS2U_CMN00/TOOLS/ATTOL/RUNTIME/ana/atus_c.def
H0 Wed Aug 19 14:41:18 2015
E7 SUN
E8 7.0.0.1.031.001
E9 C C
E6  SUT_A429_DBS_INIT_PCB_SPL
E4  
E5  
E1 A429_DBS_INIT_PCB_SPL
E2 
E10 
E0 A429_DBS_INIT_PCB_SPL ,  , 
M1 COD_A429_DBS_INIT_PCB_SPL A429_DBS_GET_SPL_HW_INTERFACE_ID
L1 P_A429_PCT RA=FORM=C, INIT=, VA=
L2 I_LANE_INDEX RA=FORM=CD64, INIT=, VA=
L3 I_DS_DATA_INDEX RA=FORM=CD64, INIT=, VA=
M0
M2 COD_A429_DBS_INIT_PCB_SPL A653_MAUD_UPDATE_HW_INTERFACE_STATUS
L1 I_DRIVER_ID RA=FORM=CD64, INIT=, VA=
L2 I_HW_INTERFACE_ID RA=FORM=CD64, INIT=, VA=
L3 E_TEST_TYPE RA=FORM=CD64, INIT=, VA=
L4 E_TEST_LEVEL RA=FORM=CD64, INIT=, VA=
L5 E_TEST_RESULT RA=FORM=CD64, INIT=, VA=
M0
M3 COD_A429_DBS_INIT_PCB_SPL A429_DBS_INIT_PCB_SPL_GATHER_ADDR
L1 P_A429_SPL_LANE_CB RA=FORM=C, INIT=, VA=
L2 P_A429_FDS_CB RA=FORM=C, INIT=, VA=
L3 P_A429_IO_DATA RA=FORM=C, INIT=, VA=
L4 P_WRITE_DESC[0..3] RA=FORM=CD64, INIT=, VA=
M0
M4 COD_A429_DBS_INIT_PCB_SPL A653_MAUD_GET_HW_INTERFACE_STATUS
L1 I_DRIVER_ID RA=FORM=CD64, INIT=, VA=
L2 I_HW_INTERFACE_ID RA=FORM=CD64, INIT=, VA=
M0
M5 COD_A429_DBS_INIT_PCB_SPL A429_DBS_INIT_PCB_SPL_GATHER_ALLOC
L1 P_A429_PCT RA=FORM=C, INIT=, VA=
L2 I_INDEX_LANE RA=FORM=CD64, INIT=, VA=
L3 P_A429_SPL_LANE_CB RA=FORM=C, INIT=, VA=
L4 I_PARTITION_ID RA=FORM=CD64, INIT=, VA=
M0
M6 COD_A429_DBS_INIT_PCB_SPL A653_HBOX_ALLOC_LOCAL_RAM
L1 I_PARTITION_ID RA=FORM=CD64, INIT=, VA=
L2 I_RAM_SIZE RA=FORM=CD64, INIT=, VA=
L3 E_ALIGNMENT RA=FORM=CD64, INIT=, VA=
L4 I_MEMORY_ACCESS_ATTRIBUTES RA=FORM=CD64, INIT=, VA=
M0
E17 0 379
E16 0 382
O7 A429_DBS_INIT_PCB_SPL
S8 extern
T9 1
F10 REQUIREMENT
C11 |
C12 | NO LANE IS PRESENT IN PCT.
C13 |
C14 | WHEN:
C15 | I_NB_SPRT_LANES IS SET TO 0.
C16 |
C17 | CHECK THAT:
C18 | NO DATA ARE CHANGED.
C19 | NO STUB IS CALLED.
C20 |
C21 | BEFORE CALL:
C22 | =>  I_PARTITION_ID: 17
C23 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 0
C24 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 0
C25 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 0
C26 |
C27 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C28 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)NULL_PTR
C29 |
C30 | AFTER CALL:
C31 | =>  ALL INIT
C32 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C33 |
E14 0 409
B34 1
P35 S_SUT_A429_PCT
E12 0 414
V36 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 414
V37 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=&S_SUT_QPRT_CFG, VA=init,
E12 0 414
V38 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 414
V39 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P40
P41 S_SUT_SPRT_CFG
E12 0 421
V42 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=0, VA=init,
E12 0 421
V43 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 421
V44 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 421
V45 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 421
V46 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 421
V47 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 421
V48 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=0, VA=init,
E12 0 421
V49 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=0, VA=init,
P50
P51 S_SUT_QPRT_CFG
E12 0 428
V52 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 428
V53 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 428
V54 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 428
V55 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P56
E12 0 429
V57 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 437
V58 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U59  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A60 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A61 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A62 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A63 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A64 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A65 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A66 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A67 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A68 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A69 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A70 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A71 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
E12 0 298
E12 0 298
E12 0 298
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
V72 P_A429_MCB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 314
V73 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V74 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V75 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V76 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
A77 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0)}, VA=init
E12 0 320
V78 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 320
V79 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 320
V80 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
E12 0 323
A81 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA=init
E12 0 326
V82 P_A429_DRV_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 327
V83 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 333
A84 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A85 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A86 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A87 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 333
A88 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A89 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={others=>K_00_SDI}, VA=init
E12 0 335
V90 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 335
V91 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 338
V92 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 338
V93 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 339
A94 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={others=>K_A429_RAW}, VA=init
E12 0 343
A95 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A96 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A97 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A98 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A99 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A100 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A101 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A102 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A103 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
A104 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={others=>K_A653_DRV_DESTINATION}, VA=init
E12 0 350
A105 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
A106 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
A107 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 354
V108 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V109 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 354
V110 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V111 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 354
V112 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V113 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V114 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V115 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V116 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V117 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V118 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V119 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V120 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
E12 0 355
A121 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A122 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A123 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A124 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A125 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A126 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A127 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A128 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A129 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A130 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A131 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A132 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 358
A133 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 358
A134 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 358
A135 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={others=>K_A653_DRV_SOURCE}, VA=init
E12 0 361
V136 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 361
V137 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
V138 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
V139 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
A140 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
E12 0 367
V141 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V142 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V143 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V144 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V145 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 367
A146 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
E16 0 450
T147 2
F148 REQUIREMENT
C149 |
C150 | 1 LANE IS DEFINED IN PCT AND NO FDS IS PRESENT.
C151 |
C152 | WHEN:
C153 | I_NB_SPRT_LANES IS SET TO 1 AND I_NB_SPRT_FDS IS SET TO 0.
C154 |
C155 | CHECK THAT:
C156 | NO DATA ARE CHANGED.
C157 | A653_HBOX_ALLOC_LOCAL_RAM STUB IS CALLED ONCE.
C158 | OTHER STUBS ARE NOT CALLED.
C159 |
C160 | BEFORE CALL:
C161 | =>  I_PARTITION_ID: 17
C162 |     P_A429_PCT: &S_SUT_A429_PCT
C163 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 1
C164 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 0
C165 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 0
C166 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_FDS_INDEX: 0
C167 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION: K_A653_DRV_SOURCE
C168 |
C169 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C170 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C171 |
C172 | AFTER CALL:
C173 | =>  ALL INIT
C174 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C175 |
E14 0 481
B176 1
P177 S_SUT_LANE_CFG
E12 0 485
V178 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 485
V179 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 485
V180 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 485
V181 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
P182
P183 S_SUT_SPRT_CFG
E12 0 492
V184 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=1, VA=init,
E12 0 492
V185 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&S_SUT_LANE_CFG, VA=init,
E12 0 492
V186 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 492
V187 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 492
V188 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 492
V189 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 492
V190 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=0, VA=init,
E12 0 492
V191 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=0, VA=init,
P192
P193 S_SUT_A429_PCT
E12 0 498
V194 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 498
V195 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 498
V196 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 498
V197 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P198
E12 0 500
V199 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 502
V200 P_A429_MCB RA=FORM=CH0, INIT=0, VA=init,
A201 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0)}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],others=>((T_PTR)0)}
P202 S_SUT_CURRENT_PCB
E12 0 510
V203 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 510
V204 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 510
V205 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P206
A207 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0=>K_A653_DRV_SOURCE,1=>(T_UINT32)&A_SUT_ALLOCATED_ME
&MORY[4],2=>0,others=>19071267}
E12 0 519
V208 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
E12 0 528
V209 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U210  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A211 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A212 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A213 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A214 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A215 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A216 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A217 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A218 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A219 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A220 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A221 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A222 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V223 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V224 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V225 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V226 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
E12 0 314
E12 0 314
E12 0 314
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
V227 P_A429_DRV_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 327
E12 0 333
A228 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A229 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A230 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A231 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 333
A232 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A233 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={others=>K_00_SDI}, VA=init
E12 0 335
V234 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 335
V235 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 338
V236 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 338
V237 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 339
A238 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={others=>K_A429_RAW}, VA=init
E12 0 343
A239 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A240 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A241 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A242 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A243 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A244 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A245 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A246 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A247 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
A248 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={others=>K_A653_DRV_DESTINATION}, VA=init
E12 0 350
A249 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
A250 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
A251 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 354
V252 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V253 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 354
V254 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V255 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 354
V256 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V257 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V258 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V259 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V260 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V261 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V262 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V263 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V264 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
E12 0 355
A265 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A266 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A267 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A268 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A269 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A270 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A271 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A272 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A273 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A274 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A275 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A276 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 358
A277 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 358
A278 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 358
A279 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={others=>K_A653_DRV_SOURCE}, VA=init
E12 0 361
V280 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 361
V281 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
V282 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
V283 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
A284 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
E12 0 367
V285 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V286 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V287 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V288 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V289 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 367
A290 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
E16 0 541
T291 3
F292 REQUIREMENT
C293 |
C294 | 2 LANES ARE DEFINED IN PCT, ONE IS IN SOURCE WHILE THE OTHER IS IN DESTINATION AND NO FDS IS PRESENT.
C295 |
C296 | WHEN:
C297 | I_NB_SPRT_LANES IS SET TO 2 AND I_NB_SPRT_FDS IS SET TO 0.
C298 | FIRST LANE E_LANE_DIRECTION IS SET TO K_A653_DRV_SOURCE, SECOND LANE E_LANE_DIRECTION IS SET TO K_A653_DRV_DESTINATION.
C299 |
C300 | CHECK THAT:
C301 | P_A429_CURRENT_PCB IS UPDATED.
C302 | A653_HBOX_ALLOC_LOCAL_RAM AND A429_DBS_INIT_PCB_SPL_GATHER_ALLOC STUBS ARE CALLED ONCE EACH.
C303 | OTHER STUBS ARE NOT CALLED.
C304 |
C305 | BEFORE CALL:
C306 | =>  I_PARTITION_ID: 17
C307 |     P_A429_PCT: &S_SUT_A429_PCT
C308 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 2
C309 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 0
C310 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 0
C311 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS: 0
C312 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_FDS_INDEX: 0
C313 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION: K_A653_DRV_SOURCE
C314 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[1]->I_NB_FDS: 0
C315 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[1]->I_FDS_INDEX: 0
C316 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[1]->E_LANE_DIRECTION: K_A653_DRV_DESTINATION
C317 |
C318 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C319 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C320 |
C321 | AFTER CALL:
C322 | =>  P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[0] = &A_SUT_ALLOCATED_MEMORY[0]
C323 |     P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[1] = &A_SUT_ALLOCATED_MEMORY[4]
C324 |     A_SUT_ALLOCATED_MEMORY[0] = K_A653_DRV_DESTINATION
C325 |     A_SUT_ALLOCATED_MEMORY[1] = (T_UINT32)&A_SUT_ALLOCATED_MEMORY[4]
C326 |     A_SUT_ALLOCATED_MEMORY[2] = INIT
C327 |     A_SUT_ALLOCATED_MEMORY[4] = K_A653_DRV_SOURCE
C328 |     A_SUT_ALLOCATED_MEMORY[5] = (T_UINT32) &A_SUT_ALLOCATED_MEMORY[8]
C329 |     A_SUT_ALLOCATED_MEMORY[6] = 0
C330 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C331 |     THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ALLOC IS CALLED ONCE.
C332 |
E14 0 585
B333 1
A334 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_DESTINATION,others=>K_A653_DRV_SOURCE}, VA=init
A335 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A336 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A337 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
P338 S_SUT_SPRT_CFG
E12 0 601
V339 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=2, VA=init,
E12 0 601
V340 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 601
V341 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 601
V342 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 601
V343 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 601
V344 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 601
V345 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=0, VA=init,
E12 0 601
V346 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=0, VA=init,
P347
P348 S_SUT_A429_PCT
E12 0 607
V349 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 607
V350 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 607
V351 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 607
V352 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P353
E12 0 609
V354 P_A429_MCB RA=FORM=CH0, INIT=0, VA=init,
A355 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0)}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],1=>&A_SUT_ALLOCATED_MEMORY[4],othe
&rs=>((T_PTR)0)}
P356 S_SUT_CURRENT_PCB
E12 0 618
V357 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 618
V358 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 618
V359 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P360
E12 0 619
V361 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A362 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0      => K_A653_DRV_DESTINATION, 1      => (T_UINT32
&)&A_SUT_ALLOCATED_MEMORY[4], 2      => init, 4      => K_A653_DRV_SOURCE, 5      => (T_UINT32) &A_SUT_ALLOCATED_MEMORY[8], 6      =
&> 0, others => init}
E12 0 632
V363 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 641
V364 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U365  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A366 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A367 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A368 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A369 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A370 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A371 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A372 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A373 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A374 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A375 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A376 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A377 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V378 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V379 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V380 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V381 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V382 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V383 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V384 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V385 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
V386 P_A429_DRV_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 327
E12 0 333
A387 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A388 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A389 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A390 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 333
A391 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A392 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={others=>K_00_SDI}, VA=init
E12 0 335
V393 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 335
V394 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 338
V395 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 338
V396 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 339
A397 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={others=>K_A429_RAW}, VA=init
E12 0 343
A398 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A399 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A400 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A401 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A402 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A403 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A404 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A405 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A406 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
V407 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V408 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 354
V409 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V410 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 354
V411 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V412 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V413 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V414 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V415 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V416 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V417 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V418 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V419 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
E12 0 355
A420 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A421 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A422 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A423 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A424 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A425 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A426 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A427 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A428 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A429 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A430 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A431 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 358
A432 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 358
A433 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 358
A434 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={others=>K_A653_DRV_SOURCE}, VA=init
E12 0 361
V435 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 361
V436 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
V437 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
V438 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
A439 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
E12 0 367
V440 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V441 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V442 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V443 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V444 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 367
A445 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
E16 0 662
T446 4
F447 REQUIREMENT
C448 |
C449 | 1 LANE AND 1 FDS BUT NO DS ARE DEFINED IN PCT.
C450 |
C451 | WHEN:
C452 | I_NB_SPRT_LANES IS SET TO 1 AND I_NB_SPRT_FDS IS SET TO 1, I_NB_DS_DATA IS SET TO 0.
C453 | E_LANE_DIRECTION IS SET TO K_A653_DRV_SOURCE.
C454 |
C455 | CHECK THAT:
C456 | P_A429_CURRENT_PCB IS UPDATED.
C457 | A653_HBOX_ALLOC_LOCAL_RAM, A429_DBS_GET_SPL_HW_INTERFACE_ID AND A653_MAUD_GET_HW_INTERFACE_STATUS STUBS ARE CALLED ONCE EACH.
C458 | A653_MAUD_UPDATE_HW_INTERFACE_STATUS STUB IS CALLED TWICE.
C459 | OTHER STUBS ARE NOT CALLED.
C460 |
C461 | BEFORE CALL:
C462 | =>  I_PARTITION_ID: 17
C463 |     P_A429_PCT: &S_SUT_A429_PCT
C464 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 1
C465 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 1
C466 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 0
C467 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS: 1
C468 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_FDS_INDEX: 1
C469 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION: K_A653_DRV_SOURCE
C470 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_NB_DS_DATA: 0 (OUT OF RANGE BUT USED TO SIMPLIFY THE TEST)
C471 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_DS_DATA_INDEX: 0
C472 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_FS_OFFSET: 1
C473 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_ID: 1
C474 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID: 1
C475 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].E_DIRECTION: K_A653_DRV_SOURCE
C476 |     P_A429_MCB->P_A429_HCT->P_DEVICE_CFG[N].P_DORON_ADDR: 0X00581234
C477 |     P_A429_MCB->P_A429_HCT->I_NB_IO: 1
C478 |     P_A429_DRV_CFG->I_DRIVER_ID: 0X0000A429
C479 |
C480 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C481 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C482 |     RETURN VALUE OF A429_DBS_GET_SPL_HW_INTERFACE_ID: 1
C483 |     RETURN VALUE OF A653_MAUD_GET_HW_INTERFACE_STATUS: (T_A653_MAUD_HW_INTERFACE_STATUS*)K_A429_HIS_INTERFACE
C484 |
C485 | AFTER CALL:
C486 | =>  P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[0] = &A_SUT_ALLOCATED_MEMORY[0]
C487 |     A_SUT_ALLOCATED_MEMORY[0]  = K_A653_DRV_SOURCE
C488 |     A_SUT_ALLOCATED_MEMORY[1]  = (T_UINT32)&A_SUT_ALLOCATED_MEMORY[4]
C489 |     A_SUT_ALLOCATED_MEMORY[2]  = 0
C490 |     A_SUT_ALLOCATED_MEMORY[4]  = 0
C491 |     A_SUT_ALLOCATED_MEMORY[5]  = 0
C492 |     A_SUT_ALLOCATED_MEMORY[6]  = 1
C493 |     A_SUT_ALLOCATED_MEMORY[7]  = K_A429_HIS_INTERFACE
C494 |     A_SUT_ALLOCATED_MEMORY[8]  = ((1<<16) + 1 )
C495 |     A_SUT_ALLOCATED_MEMORY[9]  = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C496 |     A_SUT_ALLOCATED_MEMORY[10] = 0
C497 |     A_SUT_ALLOCATED_MEMORY[11] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12]))
C498 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C499 |     THE STUB A653_MAUD_UPDATE_HW_INTERFACE_STATUS IS CALLED TWICE.
C500 |     THE STUB A429_DBS_GET_SPL_HW_INTERFACE_ID IS CALLED ONCE.
C501 |     THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS IS CALLED ONCE.
C502 |
E14 0 721
B503 1
A504 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_DESTINATION}, VA=init
A505 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A506 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A507 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A508 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A509 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A510 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A511 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
P512 S_SUT_SPRT_CFG
E12 0 749
V513 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=1, VA=init,
E12 0 749
V514 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 749
V515 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=1, VA=init,
E12 0 749
V516 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=&A_SUT_FDS_CFG, VA=init,
E12 0 749
V517 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 749
V518 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 749
V519 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=0, VA=init,
E12 0 749
V520 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=0, VA=init,
P521
P522 S_SUT_A429_PCT
E12 0 755
V523 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 755
V524 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 755
V525 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 755
V526 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P527
A528 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_SOURCE, 1         => (T_UINT3
&2)&A_SUT_ALLOCATED_MEMORY[4], 2         => 0, 4         => 1, 5         => 0, 6         => 1, 7         =>    0x00005678 , 8       
&  => ((1<<16) + 1 ) , 9         =>             (               0x00060000  + 0x00000000)  +            0x00581234 , 10        => 0,
& 11        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12])), others    => init}
A529 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0)}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],others=>((T_PTR)0)}
P530 S_SUT_CURRENT_PCB
E12 0 780
V531 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 780
V532 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 780
V533 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P534
E12 0 782
V535 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A536 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A537 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A538 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_DESTINATION}, VA=init
A539 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A540 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A541 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A542 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A543 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={0=>5771828,others=>0}, VA=init
A544 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A545 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A546 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A547 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A548 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A549 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A550 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
P551 S_SUT_HCT_CFG
E12 0 804
V552 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=0, VA=init,
E12 0 804
V553 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=A_SUT_DEVICE_CFG, VA=init,
E12 0 804
V554 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 804
V555 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=A_SUT_HW_INTERFACE_CFG, VA=init,
E12 0 804
V556 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=0, VA=init,
E12 0 804
V557 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 804
V558 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 804
V559 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 804
V560 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 804
V561 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 804
V562 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 804
V563 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=0, VA=init,
E12 0 804
V564 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=0, VA=init,
P565
P566 S_SUT_DRV_CFG
E12 0 809
V567 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=42025, VA=init,
E12 0 809
V568 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 809
V569 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 809
V570 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
A571 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
P572
E12 0 811
V573 P_A429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_DRV_CFG, VA=init,
P574 S_SUT_A429_MCB
E12 0 822
V575 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 822
V576 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 822
V577 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 822
V578 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 822
V579 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
A580 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=0, VA=init
P581
E12 0 826
V582 P_A429_MCB RA=FORM=CH0, INIT=&S_SUT_A429_MCB, VA=init,
E12 0 827
V583 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 836
V584 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U585  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A586 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A587 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A588 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A589 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A590 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A591 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A592 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A593 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A594 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A595 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A596 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A597 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V598 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V599 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V600 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V601 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V602 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V603 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V604 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V605 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
E12 0 327
E12 0 333
A606 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A607 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A608 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A609 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 333
A610 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A611 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={others=>K_00_SDI}, VA=init
E12 0 335
V612 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 335
V613 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 338
V614 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 338
V615 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 339
A616 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={others=>K_A429_RAW}, VA=init
E12 0 343
E12 0 343
E12 0 343
E12 0 343
E12 0 347
A617 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A618 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A619 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A620 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A621 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 358
E12 0 358
E12 0 358
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E16 0 878
T622 5
F623 REQUIREMENT
C624 |
C625 | 1 LANE AND 1 FDS AND 1 DS ARE DEFINED IN PCT. THE LANE IS CONFIGURED AS A SOURCE.
C626 |
C627 | WHEN:
C628 | I_NB_SPRT_LANES IS SET TO 1, I_NB_SPRT_FDS IS SET TO 1 AND I_NB_DS_DATA IS SET TO 1.
C629 | E_LANE_DIRECTION IS SET TO K_A653_DRV_SOURCE.
C630 |
C631 | CHECK THAT:
C632 | P_A429_CURRENT_PCB IS UPDATED.
C633 | A653_HBOX_ALLOC_LOCAL_RAM, A429_DBS_GET_SPL_HW_INTERFACE_ID AND A653_MAUD_GET_HW_INTERFACE_STATUS STUBS ARE CALLED ONCE EACH.
C634 | A653_MAUD_UPDATE_HW_INTERFACE_STATUS STUB IS CALLED TWICE.
C635 | OTHER STUBS ARE NOT CALLED.
C636 |
C637 | BEFORE CALL:
C638 | =>  I_PARTITION_ID: 17
C639 |     P_A429_PCT: &S_SUT_A429_PCT
C640 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 1
C641 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 1
C642 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 1
C643 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS: 1
C644 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_FDS_INDEX: 0
C645 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION: K_A653_DRV_SOURCE
C646 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_NB_DS_DATA: 1
C647 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_DS_DATA_INDEX: 0
C648 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_FS_OFFSET: 1
C649 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[0].I_DATA_USE_INDEX: 0
C650 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[0].I_IO_DATA_INDEX: 0
C651 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[0].I_DATA_OFFSET: 1
C652 |     P_A429_PCT->P_SPRT_CFG->P_DS_DATA_USE_CFG[0].E_DATA_TYPE: K_A429_RAW
C653 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_ID: 2
C654 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID: 12
C655 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].E_DIRECTION: K_A653_DRV_SOURCE
C656 |     P_A429_MCB->P_A429_HCT->P_DEVICE_CFG[1].P_DORON_ADDR: 0
C657 |     P_A429_MCB->P_A429_HCT->I_NB_IO: 100
C658 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[0]: NULL_PTR
C659 |     P_A429_PCT->P_TX_IO_CFG->P_IO_DATA_CFG[ALL]->I_LABEL_ID (ELEMENT 1) : 0XFE (MAXIMUM RANGE VALUE)
C660 |     P_A429_PCT->P_TX_IO_CFG->P_IO_DATA_CFG[ALL]->I_LABEL_ID (ELEMENT 2) : 1    (MINIMUM RANGE VALUE)
C661 |     P_A429_PCT->P_TX_IO_CFG->P_IO_DATA_CFG[0]->E_SDI_VALUE (ELEMENT 1) : K_00_SDI
C662 |     P_A429_PCT->P_TX_IO_CFG->P_IO_DATA_CFG[0]->E_SDI_VALUE (ELEMENT 2) : K_NO_SDI
C663 |     P_A429_DRV_CFG->I_DRIVER_ID: 0
C664 |
C665 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C666 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C667 |     RETURN VALUE OF A429_DBS_GET_SPL_HW_INTERFACE_ID: 1
C668 |     RETURN VALUE OF A653_MAUD_GET_HW_INTERFACE_STATUS: (T_A653_MAUD_HW_INTERFACE_STATUS*)NULL_PTR
C669 |
C670 | AFTER CALL:
C671 | =>  P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[0] = &A_SUT_ALLOCATED_MEMORY[0]
C672 |     A_SUT_ALLOCATED_MEMORY[0]  = K_A653_DRV_SOURCE
C673 |     A_SUT_ALLOCATED_MEMORY[1]  = (T_UINT32)&A_SUT_ALLOCATED_MEMORY[4]
C674 |     A_SUT_ALLOCATED_MEMORY[2]  = 0
C675 |     A_SUT_ALLOCATED_MEMORY[4]  = 0
C676 |     A_SUT_ALLOCATED_MEMORY[5]  = 1
C677 |     A_SUT_ALLOCATED_MEMORY[6]  = 1
C678 |     A_SUT_ALLOCATED_MEMORY[7]  = NULL_PTR
C679 |     A_SUT_ALLOCATED_MEMORY[8]  = ((1<<16) + 1 )
C680 |     A_SUT_ALLOCATED_MEMORY[9]  = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C681 |     A_SUT_ALLOCATED_MEMORY[10] = 0
C682 |     A_SUT_ALLOCATED_MEMORY[11] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12]))
C683 |     A_SUT_ALLOCATED_MEMORY[12] = ((0<<16) + 0)
C684 |     A_SUT_ALLOCATED_MEMORY[13] = K_A429_RAW
C685 |     A_SUT_ALLOCATED_MEMORY[14] = K_01_SDI
C686 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C687 |     THE STUB A653_MAUD_UPDATE_HW_INTERFACE_STATUS IS CALLED TWICE.
C688 |     THE STUB A429_DBS_GET_SPL_HW_INTERFACE_ID IS CALLED ONCE.
C689 |     THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS IS CALLED ONCE.
E14 0 948
B690 1
A691 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={0=>K_A429_RAW,others=>K_A429_OPAQUE_BNR}, VA=init
A692 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A693 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={0=>0,others=>1}, VA=init
A694 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={0=>0,others=>1}, VA=init
A695 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A696 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A697 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_SOURCE}, VA=init
A698 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A699 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A700 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A701 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A702 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A703 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A704 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
P705 S_SUT_SPRT_CFG
E12 0 989
V706 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=1, VA=init,
E12 0 989
V707 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 989
V708 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=1, VA=init,
E12 0 989
V709 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=&A_SUT_FDS_CFG, VA=init,
E12 0 989
V710 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 989
V711 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_CFG, VA=init,
E12 0 989
V712 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=1, VA=init,
E12 0 989
V713 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_USE_CFG, VA=init,
P714
P715 S_SUT_RX_IO_CFG
E12 0 993
V716 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 993
V717 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P718
A719 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A720 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={0=>254,others=>1}, VA=init
A721 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={0=>0,others=>1}, VA=init
A722 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={0=>0,others=>1}, VA=init
A723 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A724 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={0=>K_00_SDI,others=>K_01_SDI}, VA=init
P725 S_SUT_TX_IO_CFG
E12 0 1011
V726 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 1011
V727 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_IO_DATA_CFG, VA=init,
P728
P729 S_SUT_A429_PCT
E12 0 1017
V730 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 1017
V731 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1017
V732 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_RX_IO_CFG, VA=init,
E12 0 1017
V733 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_TX_IO_CFG, VA=init,
P734
A735 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_SOURCE, 1         => (T_UINT3
&2)&A_SUT_ALLOCATED_MEMORY[4], 2         => 0, 4         => 1, 5         => 1, 6         => 1, 7         => (T_UINT32)	((T_PTR)0) , 
&8         => ((2<<16) + 12) , 9         =>             (               0x00060000  + 0x00000000)  + 11*0x1000 + 0, 10        => 0 ,
& 11        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12])), 12        => ((1<<16) + 0xFE), 13        => K_A429_RAW, 14        => K_00_
&SDI, 15        => init, others    => init}
A736 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0)}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],others=>((T_PTR)0)}
P737 S_SUT_CURRENT_PCB
E12 0 1046
V738 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 1046
V739 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 1046
V740 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P741
E12 0 1048
V742 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A743 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>2,others=>1}, VA=init
A744 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>12,others=>1}, VA=init
A745 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_DESTINATION}, VA=init
A746 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A747 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={1=>0,others=>1}, VA=init
A748 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A749 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={1=>0,others=>1}, VA=init
A750 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A751 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A752 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A753 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A754 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A755 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A756 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={1=>0,others=>1}, VA=init
A757 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={1=>0,others=>1}, VA=init
P758 S_SUT_HCT_CFG
E12 0 1070
V759 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1070
V760 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=A_SUT_DEVICE_CFG, VA=init,
E12 0 1070
V761 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=100, VA=init,
E12 0 1070
V762 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=A_SUT_HW_INTERFACE_CFG, VA=init,
E12 0 1070
V763 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=0, VA=init,
E12 0 1070
V764 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1070
V765 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1070
V766 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1070
V767 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1070
V768 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1070
V769 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1070
V770 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=0, VA=init,
E12 0 1070
V771 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=0, VA=init,
P772
P773 S_SUT_DRV_CFG
E12 0 1075
V774 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=0, VA=init,
E12 0 1075
V775 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1075
V776 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 1075
V777 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
A778 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
P779
E12 0 1077
V780 P_A429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_DRV_CFG, VA=init,
P781 S_SUT_A429_MCB
E12 0 1088
V782 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 1088
V783 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1088
V784 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1088
V785 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1088
V786 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
A787 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=0, VA=init
P788
E12 0 1090
V789 P_A429_MCB RA=FORM=CH0, INIT=&S_SUT_A429_MCB, VA=init,
E12 0 1094
V790 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 1103
V791 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U792  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A793 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A794 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A795 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A796 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A797 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A798 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A799 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A800 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A801 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A802 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A803 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A804 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V805 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V806 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V807 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V808 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V809 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V810 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V811 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V812 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
E12 0 327
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 335
E12 0 335
E12 0 338
E12 0 338
E12 0 339
E12 0 343
E12 0 343
E12 0 343
E12 0 343
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 358
E12 0 358
E12 0 358
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E14 0 1144
B813 2
A814 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={0=>K_A429_RAW,others=>K_A429_OPAQUE_BNR}, VA=init
A815 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A816 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={0=>0,others=>1}, VA=init
A817 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={0=>0,others=>1}, VA=init
A818 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A819 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A820 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_SOURCE}, VA=init
A821 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A822 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A823 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A824 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A825 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A826 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A827 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
P828 S_SUT_SPRT_CFG
E12 0 1185
V829 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=1, VA=init,
E12 0 1185
V830 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 1185
V831 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=1, VA=init,
E12 0 1185
V832 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=&A_SUT_FDS_CFG, VA=init,
E12 0 1185
V833 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 1185
V834 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_CFG, VA=init,
E12 0 1185
V835 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=1, VA=init,
E12 0 1185
V836 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_USE_CFG, VA=init,
P837
P838 S_SUT_RX_IO_CFG
E12 0 1189
V839 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 1189
V840 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P841
A842 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A843 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={0=>1,others=>2}, VA=init
A844 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={0=>0,others=>1}, VA=init
A845 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={0=>0,others=>1}, VA=init
A846 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A847 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={0=>K_NO_SDI,others=>K_01_SDI}, VA=init
P848 S_SUT_TX_IO_CFG
E12 0 1207
V849 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 1207
V850 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_IO_DATA_CFG, VA=init,
P851
P852 S_SUT_A429_PCT
E12 0 1213
V853 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 1213
V854 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1213
V855 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_RX_IO_CFG, VA=init,
E12 0 1213
V856 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_TX_IO_CFG, VA=init,
P857
A858 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_SOURCE, 1         => (T_UINT3
&2)&A_SUT_ALLOCATED_MEMORY[4], 2         => 0, 4         => 1, 5         => 1, 6         => 1, 7         => (T_UINT32)	((T_PTR)0) , 
&8         => ((2<<16) + 12), 9         =>             (               0x00060000  + 0x00000000)  + 11*0x1000 + 0, 10        => 0 , 
&11        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12])), 12        => ((1<<16) + 0x1), 13        => K_A429_RAW, 14        => K_NO_SD
&I, 15        => init, others    => init}
A859 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0)}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],others=>((T_PTR)0)}
P860 S_SUT_CURRENT_PCB
E12 0 1242
V861 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 1242
V862 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 1242
V863 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P864
E12 0 1244
V865 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A866 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>2,others=>1}, VA=init
A867 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>12,others=>1}, VA=init
A868 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_DESTINATION}, VA=init
A869 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A870 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={1=>0,others=>1}, VA=init
A871 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A872 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={1=>0,others=>1}, VA=init
A873 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A874 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A875 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A876 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A877 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A878 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={1=>0,others=>1}, VA=init
A879 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={1=>0,others=>1}, VA=init
A880 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={1=>0,others=>1}, VA=init
P881 S_SUT_HCT_CFG
E12 0 1266
V882 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1266
V883 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=A_SUT_DEVICE_CFG, VA=init,
E12 0 1266
V884 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=100, VA=init,
E12 0 1266
V885 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=A_SUT_HW_INTERFACE_CFG, VA=init,
E12 0 1266
V886 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=0, VA=init,
E12 0 1266
V887 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1266
V888 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1266
V889 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1266
V890 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1266
V891 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1266
V892 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1266
V893 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=0, VA=init,
E12 0 1266
V894 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=0, VA=init,
P895
P896 S_SUT_DRV_CFG
E12 0 1271
V897 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=0, VA=init,
E12 0 1271
V898 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1271
V899 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 1271
V900 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
A901 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
P902
E12 0 1273
V903 P_A429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_DRV_CFG, VA=init,
P904 S_SUT_A429_MCB
E12 0 1284
V905 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 1284
V906 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1284
V907 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1284
V908 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1284
V909 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
A910 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=0, VA=init
P911
E12 0 1288
V912 P_A429_MCB RA=FORM=CH0, INIT=&S_SUT_A429_MCB, VA=init,
E12 0 1289
V913 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 1298
V914 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U915  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A916 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A917 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A918 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A919 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A920 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A921 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A922 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A923 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A924 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A925 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A926 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A927 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V928 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V929 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V930 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V931 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V932 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V933 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V934 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V935 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
E12 0 327
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 335
E12 0 335
E12 0 338
E12 0 338
E12 0 339
E12 0 343
E12 0 343
E12 0 343
E12 0 343
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 358
E12 0 358
E12 0 358
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E16 0 1341
T936 6
F937 REQUIREMENT
C938 |
C939 | 1 LANE AND 1 FDS AND 1 DS ARE DEFINED IN PCT. THE LANE IS CONFIGURED AS A DESTINATION.
C940 |
C941 | WHEN:
C942 | I_NB_SPRT_LANES IS SET TO 1, I_NB_SPRT_FDS IS SET TO 1 AND I_NB_DS_DATA IS SET TO 1.
C943 | E_LANE_DIRECTION IS SET TO K_A653_DRV_DESTINATION.
C944 |
C945 | CHECK THAT:
C946 | P_A429_CURRENT_PCB IS UPDATED.
C947 | A653_HBOX_ALLOC_LOCAL_RAM, A429_DBS_GET_SPL_HW_INTERFACE_ID, A429_DBS_INIT_PCB_SPL_GATHER_ALLOC, A429_DBS_INIT_PCB_SPL_GATHER_ADDR
C948 |    AND A653_MAUD_GET_HW_INTERFACE_STATUS STUBS ARE CALLED ONCE EACH.
C949 | A653_MAUD_UPDATE_HW_INTERFACE_STATUS STUB IS CALLED TWICE.
C950 |
C951 | BEFORE CALL:
C952 | =>  I_PARTITION_ID: 1
C953 |     P_A429_PCT: &S_SUT_A429_PCT
C954 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 1
C955 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 1
C956 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 1
C957 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS: 1
C958 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_FDS_INDEX: 0
C959 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION: K_A653_DRV_DESTINATION
C960 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_NB_DS_DATA: 1
C961 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_DS_DATA_INDEX: K_A653_DRV_MAX_NB_SAMPLING_LANE*K_A653_DRV_MAX_NB_DS_DATA_PER_LANE - 1
C962 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_FS_OFFSET: 1
C963 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[5].I_DATA_USE_INDEX: (K_A653_DRV_MAX_NB_LANE_DATA_PER_QUEUEING*K_A653_DRV_MAX_NB_QUEUEING_LANE + K_A653_DRV_MAX_NB_DS_DATA_PER_LANE*K_A653_DRV_MAX_NB_SAMPLING_LANE) -1
C964 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[5].I_IO_DATA_INDEX: (K_A653_DRV_MAX_NB_LANE_DATA_PER_QUEUEING*K_A653_DRV_MAX_NB_QUEUEING_LANE + K_A653_DRV_MAX_NB_DS_DATA_PER_LANE*K_A653_DRV_MAX_NB_SAMPLING_LANE) -1
C965 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[5].I_DATA_OFFSET: 6
C966 |     P_A429_PCT->P_SPRT_CFG->P_DS_DATA_USE_CFG[5].E_DATA_TYPE: K_A429_RAW
C967 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_ID: K_A429_MAX_NB_DEVICE
C968 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID: K_A429_MAX_TX_BUS_PER_DEVICE
C969 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].E_DIRECTION: K_A653_DRV_SOURCE
C970 |     P_A429_MCB->P_A429_HCT->P_DEVICE_CFG[3].P_DORON_ADDR: 0XFFFFFFFF
C971 |     P_A429_MCB->P_A429_HCT->I_NB_IO: 256
C972 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[4]: &A_SUT_IO_DATA_CFG[I_IO_DATA_INDEX]
C973 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[4]->I_REFRESH_RATE: 0
C974 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[4]->E_SDI_VALUE: K_01_SDI
C975 |     P_A429_DRV_CFG->I_DRIVER_ID: K_A653_MAX_NB_DRIVERS-1
C976 |     THE OUT PARAMETER OF THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ADDR : ALL TO DEF (0X8FFFFFFFF)
C977 |
C978 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C979 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C980 |     RETURN VALUE OF A429_DBS_GET_SPL_HW_INTERFACE_ID: 1
C981 |     RETURN VALUE OF A653_MAUD_GET_HW_INTERFACE_STATUS: (T_A653_MAUD_HW_INTERFACE_STATUS*)0XFFFFFFFF
C982 |
C983 | AFTER CALL:
C984 | =>  P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[0] = &A_SUT_ALLOCATED_MEMORY[0]
C985 |     A_SUT_ALLOCATED_MEMORY[0]  = K_A653_DRV_DESTINATION,
C986 |     A_SUT_ALLOCATED_MEMORY[1]  = (T_UINT32)&A_SUT_ALLOCATED_MEMORY[4]
C987 |     A_SUT_ALLOCATED_MEMORY[2]  = INIT
C988 |     A_SUT_ALLOCATED_MEMORY[4]  = 0
C989 |     A_SUT_ALLOCATED_MEMORY[5]  = 1
C990 |     A_SUT_ALLOCATED_MEMORY[6]  = 1
C991 |     A_SUT_ALLOCATED_MEMORY[7]  = 0XFFFFFFFF,
C992 |     A_SUT_ALLOCATED_MEMORY[8]  = ((1<<16) + 1 )
C993 |     A_SUT_ALLOCATED_MEMORY[9]  = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C994 |     A_SUT_ALLOCATED_MEMORY[10] = 0
C995 |     A_SUT_ALLOCATED_MEMORY[11] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12]))
C996 |     A_SUT_ALLOCATED_MEMORY[12] = ((0<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF))
C997 |     A_SUT_ALLOCATED_MEMORY[13] = K_A429_RAW
C998 |     A_SUT_ALLOCATED_MEMORY[14] = K_01_SDI
C999 |     A_SUT_ALLOCATED_MEMORY[15] = 0
C1000 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C1001 |     THE STUB A653_MAUD_UPDATE_HW_INTERFACE_STATUS IS CALLED TWICE.
C1002 |     THE STUB A429_DBS_GET_SPL_HW_INTERFACE_ID IS CALLED ONCE.
C1003 |     THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ALLOC IS CALLED ONCE.
C1004 |     THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ADDR IS CALLED ONCE.
C1005 |     THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS IS CALLED ONCE.
E14 0 1413
B1006 1
A1007 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={393215=>K_A429_RAW,others=>K_A429_OPAQUE_BNR}, VA=init
A1008 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={131071=>6,others=>0}, VA=init
A1009 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={131071=>0,others=>0}, VA=init
A1010 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={131071=>0,others=>0}, VA=init
A1011 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={131071=>393215,others=>0}, VA=init
A1012 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={131071=>393215,others=>0}, VA=init
A1013 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_DESTINATION,others=>K_A653_DRV_SOURCE}, VA=init
A1014 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A1015 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A1016 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A1017 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A1018 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A1019 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={0=>131071,others=>0}, VA=init
A1020 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
P1021 S_SUT_SPRT_CFG
E12 0 1456
V1022 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=1, VA=init,
E12 0 1456
V1023 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 1456
V1024 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=1, VA=init,
E12 0 1456
V1025 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=&A_SUT_FDS_CFG, VA=init,
E12 0 1456
V1026 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 1456
V1027 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_CFG, VA=init,
E12 0 1456
V1028 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=1, VA=init,
E12 0 1456
V1029 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_USE_CFG, VA=init,
P1030
P1031 S_SUT_TX_IO_CFG
E12 0 1460
V1032 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 1460
V1033 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P1034
A1035 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={393215=>0,others=>1}, VA=init
A1036 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={393215=>1,others=>2}, VA=init
A1037 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={393215=>0,others=>1}, VA=init
A1038 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={393215=>0,others=>1}, VA=init
A1039 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={393215=>0,others=>1}, VA=init
A1040 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={393215=>K_01_SDI,others=>K_00_SDI}, VA=init
P1041 S_SUT_RX_IO_CFG
E12 0 1479
V1042 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 1479
V1043 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_IO_DATA_CFG, VA=init,
P1044
P1045 S_SUT_A429_PCT
E12 0 1485
V1046 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 1485
V1047 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1485
V1048 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_RX_IO_CFG, VA=init,
E12 0 1485
V1049 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_TX_IO_CFG, VA=init,
P1050
A1051 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_DESTINATION, 1         => (T
&_UINT32)&A_SUT_ALLOCATED_MEMORY[4], 2         => init, 4         => 1, 5         => 1, 6         => 1, 7         => 0xFFFFFFFF, 8  
&       => ((4<<16)+ 16) , 9         =>             (               0x00060000  + 0x00000000)  + 15*0x1000 + 0xFFFFFFFF, 10        =
&> 0 , 11        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12])), 12        => ((6<<16) + ( 0x01230123  & 0xFFFF)), 13        => K_A429
&_RAW, 14        => K_01_SDI, 15        => 0, others    => init}
A1052 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0),}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],others=>((T_PTR)0)}
P1053 S_SUT_CURRENT_PCB
E12 0 1514
V1054 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 1514
V1055 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 1514
V1056 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P1057
E12 0 1517
V1058 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A1059 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>4,others=>1}, VA=init
A1060 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>16,others=>1}, VA=init
A1061 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_DESTINATION}, VA=init
A1062 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A1063 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={3=>0,others=>0}, VA=init
A1064 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A1065 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={3=>0,others=>0}, VA=init
A1066 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={3=>4294967295,others=>0}, VA=init
A1067 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A1068 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A1069 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A1070 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A1071 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A1072 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={3=>0,others=>0}, VA=init
A1073 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={3=>0,others=>0}, VA=init
P1074 S_SUT_HCT_CFG
E12 0 1539
V1075 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1539
V1076 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=A_SUT_DEVICE_CFG, VA=init,
E12 0 1539
V1077 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=256, VA=init,
E12 0 1539
V1078 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=A_SUT_HW_INTERFACE_CFG, VA=init,
E12 0 1539
V1079 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=0, VA=init,
E12 0 1539
V1080 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1539
V1081 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1539
V1082 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1539
V1083 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1539
V1084 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1539
V1085 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1539
V1086 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=0, VA=init,
E12 0 1539
V1087 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=0, VA=init,
P1088
P1089 S_SUT_DRV_CFG
E12 0 1544
V1090 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=63, VA=init,
E12 0 1544
V1091 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1544
V1092 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 1544
V1093 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
A1094 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
P1095
E12 0 1547
V1096 P_A429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_DRV_CFG, VA=init,
P1097 S_SUT_A429_MCB
E12 0 1558
V1098 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 1558
V1099 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1558
V1100 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1558
V1101 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1558
V1102 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
A1103 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=0, VA=init
P1104
E12 0 1562
V1105 P_A429_MCB RA=FORM=CH0, INIT=&S_SUT_A429_MCB, VA=init,
E12 0 1563
V1106 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 1572
V1107 I_PARTITION_ID RA=FORM=CU64, INIT=1, VA=init,
E15 0 257
U1108  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A1109 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A1110 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A1111 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A1112 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A1113 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A1114 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A1115 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A1116 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A1117 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A1118 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A1119 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A1120 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V1121 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V1122 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V1123 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V1124 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V1125 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V1126 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1127 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1128 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
E12 0 327
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 335
E12 0 335
E12 0 338
E12 0 338
E12 0 339
E12 0 343
E12 0 343
E12 0 343
E12 0 343
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 358
E12 0 358
E12 0 358
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E16 0 1631
T1129 7
F1130 REQUIREMENT
C1131 |
C1132 | 1 LANE AND 1 FDS BUT NO DS ARE DEFINED IN PCT. THE HCT DEFINES THE DIRECTION OF THE CURRENT HARDWARE INTERFACE CONFIGURATION AS K_A653_DRV_DESTINATION.
C1133 |
C1134 | WHEN:
C1135 | I_NB_SPRT_LANES IS SET TO 1 AND I_NB_SPRT_FDS IS SET TO 1, I_NB_DS_DATA IS SET TO 0.
C1136 | E_DIRECTION IS SET TO K_A653_DRV_DESTINATION.
C1137 |
C1138 | CHECK THAT:
C1139 | P_A429_CURRENT_PCB IS UPDATED.
C1140 | A653_HBOX_ALLOC_LOCAL_RAM, A429_DBS_GET_SPL_HW_INTERFACE_ID AND A653_MAUD_GET_HW_INTERFACE_STATUS STUBS ARE CALLED ONCE EACH.
C1141 | A653_MAUD_UPDATE_HW_INTERFACE_STATUS STUB IS CALLED TWICE.
C1142 | OTHER STUBS ARE NOT CALLED.
C1143 |
C1144 | BEFORE CALL:
C1145 | =>  I_PARTITION_ID: 17
C1146 |     P_A429_PCT: &S_SUT_A429_PCT
C1147 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 1
C1148 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 1
C1149 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 0
C1150 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS: 1
C1151 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_FDS_INDEX: K_A653_DRV_MAX_NB_SAMPLING_LANE*K_A653_DRV_MAX_NB_FDS_PER_LANE-1
C1152 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION: K_A653_DRV_SOURCE
C1153 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_NB_DS_DATA: 0  (OUT OF RANGE BUT USED TO SIMPLIFY THE TEST)
C1154 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_DS_DATA_INDEX: 0
C1155 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_FS_OFFSET: 1
C1156 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[N].I_DEVICE_ID: 1
C1157 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[N].I_DEVICE_IO_ID: 1
C1158 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].E_DIRECTION: K_A653_DRV_DESTINATION
C1159 |     P_A429_MCB->P_A429_HCT->P_DEVICE_CFG[N].P_DORON_ADDR: 0X00581234
C1160 |     P_A429_MCB->P_A429_HCT->I_NB_IO: 1
C1161 |     P_A429_DRV_CFG->I_DRIVER_ID: 0X0000A429
C1162 |
C1163 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C1164 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C1165 |     RETURN VALUE OF A429_DBS_GET_SPL_HW_INTERFACE_ID: 1
C1166 |     RETURN VALUE OF A653_MAUD_GET_HW_INTERFACE_STATUS: (T_A653_MAUD_HW_INTERFACE_STATUS*)K_A429_HIS_INTERFACE
C1167 |
C1168 | AFTER CALL:
C1169 | =>  P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[0] = &A_SUT_ALLOCATED_MEMORY[0]
C1170 |     A_SUT_ALLOCATED_MEMORY[0]  =  K_A653_DRV_SOURCE,
C1171 |     A_SUT_ALLOCATED_MEMORY[1]  =  (T_UINT32)&A_SUT_ALLOCATED_MEMORY[4],
C1172 |     A_SUT_ALLOCATED_MEMORY[2]  =  0,
C1173 |     A_SUT_ALLOCATED_MEMORY[4]  =  0,
C1174 |     A_SUT_ALLOCATED_MEMORY[5]  =  0,
C1175 |     A_SUT_ALLOCATED_MEMORY[6]  =  1,
C1176 |     A_SUT_ALLOCATED_MEMORY[7]  =  K_A429_HIS_INTERFACE,
C1177 |     A_SUT_ALLOCATED_MEMORY[8]  =  ((1<<16) + 1 ) ,
C1178 |     A_SUT_ALLOCATED_MEMORY[9]  =  (T_UINT32)(NULL_PTR),
C1179 |     A_SUT_ALLOCATED_MEMORY[10] =  0 ,
C1180 |     A_SUT_ALLOCATED_MEMORY[11] =  (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12]))
C1181 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C1182 |     THE STUB A653_MAUD_UPDATE_HW_INTERFACE_STATUS IS CALLED TWICE.
C1183 |     THE STUB A429_DBS_GET_SPL_HW_INTERFACE_ID IS CALLED ONCE.
C1184 |     THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS IS CALLED ONCE.
E14 0 1689
B1185 1
A1186 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_DESTINATION}, VA=init
A1187 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A1188 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>131071,others=>0}, VA=init
A1189 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A1190 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={131071=>1,others=>2}, VA=init
A1191 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={131071=>0,others=>1}, VA=init
A1192 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={131071=>0,others=>1}, VA=init
A1193 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={131071=>0,others=>1}, VA=init
P1194 S_SUT_SPRT_CFG
E12 0 1719
V1195 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=1, VA=init,
E12 0 1719
V1196 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 1719
V1197 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=1, VA=init,
E12 0 1719
V1198 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=&A_SUT_FDS_CFG, VA=init,
E12 0 1719
V1199 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 1719
V1200 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1719
V1201 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=0, VA=init,
E12 0 1719
V1202 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=0, VA=init,
P1203
P1204 S_SUT_A429_PCT
E12 0 1725
V1205 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 1725
V1206 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1725
V1207 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1725
V1208 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P1209
A1210 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_SOURCE, 1         => (T_UINT
&32)&A_SUT_ALLOCATED_MEMORY[4], 2         => 0, 4         => 1, 5         => 0, 6         => 1, 7         =>    0x00005678 , 8      
&   => ((1<<16) + 1 ) , 9         => (T_UINT32)(	((T_PTR)0) ), 10        => 0 , 11        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12]
&)), others    => init}
A1211 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0)}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],others=>((T_PTR)0)}
P1212 S_SUT_CURRENT_PCB
E12 0 1750
V1213 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 1750
V1214 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 1750
V1215 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P1216
E12 0 1751
V1217 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A1218 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A1219 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A1220 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_DESTINATION,others=>K_A653_DRV_SOURCE}, VA=init
A1221 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1222 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1223 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1224 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1225 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={0=>5771828,others=>0}, VA=init
A1226 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1227 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1228 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1229 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1230 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1231 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1232 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
P1233 S_SUT_HCT_CFG
E12 0 1773
V1234 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1773
V1235 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=A_SUT_DEVICE_CFG, VA=init,
E12 0 1773
V1236 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 1773
V1237 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=A_SUT_HW_INTERFACE_CFG, VA=init,
E12 0 1773
V1238 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=0, VA=init,
E12 0 1773
V1239 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1773
V1240 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1773
V1241 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1773
V1242 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1773
V1243 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 1773
V1244 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 1773
V1245 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=0, VA=init,
E12 0 1773
V1246 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=0, VA=init,
P1247
P1248 S_SUT_DRV_CFG
E12 0 1778
V1249 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=42025, VA=init,
E12 0 1778
V1250 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1778
V1251 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 1778
V1252 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
A1253 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
P1254
E12 0 1780
V1255 P_A429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_DRV_CFG, VA=init,
P1256 S_SUT_A429_MCB
E12 0 1791
V1257 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 1791
V1258 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1791
V1259 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1791
V1260 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 1791
V1261 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
A1262 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=0, VA=init
P1263
E12 0 1795
V1264 P_A429_MCB RA=FORM=CH0, INIT=&S_SUT_A429_MCB, VA=init,
E12 0 1796
V1265 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 1805
V1266 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U1267  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A1268 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A1269 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A1270 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A1271 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A1272 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A1273 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A1274 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A1275 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A1276 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A1277 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A1278 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A1279 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V1280 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V1281 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V1282 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V1283 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V1284 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V1285 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1286 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1287 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
E12 0 327
E12 0 333
A1288 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A1289 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A1290 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A1291 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 333
A1292 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A1293 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={others=>K_00_SDI}, VA=init
E12 0 335
V1294 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 335
V1295 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 338
V1296 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 338
V1297 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 339
A1298 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={others=>K_A429_RAW}, VA=init
E12 0 343
E12 0 343
E12 0 343
E12 0 343
E12 0 347
A1299 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A1300 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A1301 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A1302 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A1303 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 358
E12 0 358
E12 0 358
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E16 0 1848
T1304 8
F1305 REQUIREMENT
C1306 |
C1307 | 1 LANE, 1 FDS AND THE MAXIMUM NUMBER OF DS. SINCE IT'S NOT FEASIBLE TO TEST WITH THE MAXIMUM NUMBER OF DS, WE USE 10 DS AS A MAXIMUM RANGE.
C1308 |
C1309 | WHEN:
C1310 | I_NB_SPRT_LANES IS SET TO 1 AND I_NB_SPRT_FDS IS SET TO 1, I_NB_DS_DATA IS SET TO 10.
C1311 |
C1312 | CHECK THAT:
C1313 | P_A429_CURRENT_PCB IS UPDATED.
C1314 | A653_HBOX_ALLOC_LOCAL_RAM, A429_DBS_GET_SPL_HW_INTERFACE_ID, A429_DBS_INIT_PCB_SPL_GATHER_ALLOC AND A653_MAUD_GET_HW_INTERFACE_STATUS STUBS ARE CALLED ONCE EACH.
C1315 | A653_MAUD_UPDATE_HW_INTERFACE_STATUS STUB IS CALLED TWICE.
C1316 | A429_DBS_INIT_PCB_SPL_GATHER_ADDR STUB IS CALLED TEN TIMES.
C1317 |
C1318 | BEFORE CALL:
C1319 | =>  I_PARTITION_ID: K_A653_MAX_NB_PARTITIONS
C1320 |     P_A429_PCT: &S_SUT_A429_PCT
C1321 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 1
C1322 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 1
C1323 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: K_A653_DRV_MAX_NB_SAMPLING_LANE*K_A653_DRV_MAX_NB_DS_DATA_PER_LANE
C1324 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS: 1
C1325 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_FDS_INDEX: 0
C1326 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION: K_A653_DRV_SOURCE
C1327 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_NB_DS_DATA: MAXIMUM NUMBER OF DS (SINCE THE TEST WOULD BE TOO LONG WITH THE ACTUAL
C1328 |        MAXIMUM NUMBER OF DS, WE USE 10 DS AS A MAXIMUM RANGE FOR THIS VARIABLE).
C1329 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_DS_DATA_INDEX: 0
C1330 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_FS_OFFSET: 1
C1331 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[0..9].I_DATA_USE_INDEX: VALUES FROM 0 TO 9
C1332 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[0..9].I_IO_DATA_INDEX: VALUES FROM 0 TO 9
C1333 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[0..9].I_DATA_OFFSET: K_A653_MAX_SIZE_OF_MESSAGE-1, THEN VALUES FROM 1 TO 9
C1334 |     P_A429_PCT->P_SPRT_CFG->P_DS_DATA_USE_CFG[0..9].E_DATA_TYPE: ALL ENUMERATE VALUES
C1335 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[N].I_DEVICE_ID: 1
C1336 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[N].I_DEVICE_IO_ID: 1
C1337 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[N].E_DIRECTION: K_A653_DRV_SOURCE
C1338 |     P_A429_MCB->P_A429_HCT->P_DEVICE_CFG[N].P_DORON_ADDR: 0X00581234
C1339 |     P_A429_MCB->P_A429_HCT->I_NB_IO: 1
C1340 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[0]: &A_SUT_IO_DATA_CFG[I_IO_DATA_INDEX]
C1341 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[0..9]->I_REFRESH_RATE: VALUES FROM 0 TO 8 THEN 0XFFFFFFFF
C1342 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[0..9]->E_SDI_VALUE: ALL ENUMERATE VALUES
C1343 |     P_A429_DRV_CFG->I_DRIVER_ID: 0X0000A429
C1344 |     THE OUT PARAMETER OF THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ADDR : FILLED WITH 1, 2, 3, 4, 5, 6, 7, 8, 9, 0 (FOR EACH ONE OF THE 10 CALLS)
C1345 |
C1346 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C1347 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C1348 |     RETURN VALUE OF A429_DBS_GET_SPL_HW_INTERFACE_ID: 1
C1349 |     RETURN VALUE OF A653_MAUD_GET_HW_INTERFACE_STATUS: (T_A653_MAUD_HW_INTERFACE_STATUS*)K_A429_HIS_INTERFACE
C1350 |
C1351 | AFTER CALL:
C1352 | =>  P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[0] = &A_SUT_ALLOCATED_MEMORY[0]
C1353 |     A_SUT_ALLOCATED_MEMORY[0]  = K_A653_DRV_DESTINATION
C1354 |     A_SUT_ALLOCATED_MEMORY[1]  = (T_UINT32)&A_SUT_ALLOCATED_MEMORY[4]
C1355 |     A_SUT_ALLOCATED_MEMORY[2]  = INIT
C1356 |     A_SUT_ALLOCATED_MEMORY[4]  = 0
C1357 |     A_SUT_ALLOCATED_MEMORY[5]  = 10,
C1358 |     A_SUT_ALLOCATED_MEMORY[6]  = 1,
C1359 |     A_SUT_ALLOCATED_MEMORY[7]  = K_A429_HIS_INTERFACE,
C1360 |     A_SUT_ALLOCATED_MEMORY[8]  = ((1<<16) + 1 ) ,
C1361 |     A_SUT_ALLOCATED_MEMORY[9]  = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR,
C1362 |     A_SUT_ALLOCATED_MEMORY[10] = 0 ,
C1363 |     A_SUT_ALLOCATED_MEMORY[11] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12])),
C1364 |     A_SUT_ALLOCATED_MEMORY[12] = ((0<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1365 |     A_SUT_ALLOCATED_MEMORY[13] = K_A429_RAW,
C1366 |     A_SUT_ALLOCATED_MEMORY[14] = K_00_SDI,
C1367 |     A_SUT_ALLOCATED_MEMORY[15] = 0,
C1368 |     A_SUT_ALLOCATED_MEMORY[16] = ((1<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1369 |     A_SUT_ALLOCATED_MEMORY[17] = K_A429_RAW_DATED,
C1370 |     A_SUT_ALLOCATED_MEMORY[18] = K_01_SDI,
C1371 |     A_SUT_ALLOCATED_MEMORY[19] = 1,
C1372 |     A_SUT_ALLOCATED_MEMORY[20] = ((2<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1373 |     A_SUT_ALLOCATED_MEMORY[21] = K_A429_OPAQUE,
C1374 |     A_SUT_ALLOCATED_MEMORY[22] = K_10_SDI,
C1375 |     A_SUT_ALLOCATED_MEMORY[23] = 2,
C1376 |     A_SUT_ALLOCATED_MEMORY[24] = ((3<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1377 |     A_SUT_ALLOCATED_MEMORY[25] = K_A429_OPAQUE_DIS,
C1378 |     A_SUT_ALLOCATED_MEMORY[26] = K_11_SDI,
C1379 |     A_SUT_ALLOCATED_MEMORY[27] = 3,
C1380 |     A_SUT_ALLOCATED_MEMORY[28] = ((4<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1381 |     A_SUT_ALLOCATED_MEMORY[29] = K_A429_OPAQUE_BCD,
C1382 |     A_SUT_ALLOCATED_MEMORY[30] = K_NO_SDI,
C1383 |     A_SUT_ALLOCATED_MEMORY[31] = 4,
C1384 |     A_SUT_ALLOCATED_MEMORY[32] = ((5<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1385 |     A_SUT_ALLOCATED_MEMORY[33] = K_A429_OPAQUE_BNR,
C1386 |     A_SUT_ALLOCATED_MEMORY[34] = K_00_SDI,
C1387 |     A_SUT_ALLOCATED_MEMORY[35] = 5,
C1388 |     A_SUT_ALLOCATED_MEMORY[36] = ((6<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1389 |     A_SUT_ALLOCATED_MEMORY[37] = K_A429_RAW,
C1390 |     A_SUT_ALLOCATED_MEMORY[38] = K_01_SDI,
C1391 |     A_SUT_ALLOCATED_MEMORY[39] = 6,
C1392 |     A_SUT_ALLOCATED_MEMORY[40] = ((7<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1393 |     A_SUT_ALLOCATED_MEMORY[41] = K_A429_RAW_DATED,
C1394 |     A_SUT_ALLOCATED_MEMORY[42] = K_10_SDI,
C1395 |     A_SUT_ALLOCATED_MEMORY[43] = 7,
C1396 |     A_SUT_ALLOCATED_MEMORY[44] = ((8<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1397 |     A_SUT_ALLOCATED_MEMORY[45] = K_A429_OPAQUE,
C1398 |     A_SUT_ALLOCATED_MEMORY[46] = K_11_SDI,
C1399 |     A_SUT_ALLOCATED_MEMORY[47] = 8,
C1400 |     A_SUT_ALLOCATED_MEMORY[48] = ((9<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C1401 |     A_SUT_ALLOCATED_MEMORY[49] = K_A429_OPAQUE_DIS,
C1402 |     A_SUT_ALLOCATED_MEMORY[50] = K_NO_SDI,
C1403 |     A_SUT_ALLOCATED_MEMORY[51] = 9,
C1404 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C1405 |     THE STUB A653_MAUD_UPDATE_HW_INTERFACE_STATUS IS CALLED TWICE.
C1406 |     THE STUB A429_DBS_GET_SPL_HW_INTERFACE_ID IS CALLED ONCE.
C1407 |     THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS IS CALLED ONCE.
C1408 |     THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ADDR IS CALLED TEN TIMES.
C1409 |     THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ALLOC IS CALLED ONCE.
E14 0 1956
B1410 1
A1411 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={0=>K_A429_RAW,1=>K_A429_RAW_DATED,2=>K_A429_OPAQUE,3=>K_A429_O
&PAQUE_DIS,4=>K_A429_OPAQUE_BCD,5=>K_A429_OPAQUE_BNR,6=>K_A429_RAW,7=>K_A429_RAW_DATED,8=>K_A429_OPAQUE,9=>K_A429_OPAQUE_DIS,others=
&>K_A429_OPAQUE_BNR}, VA=init
A1412 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={0=>8191,1=>1,2=>2,3=>3,4=>4,5=>5,6=>6,7=>7,8=>8,9=>9,others=>0}
&, VA=init
A1413 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,9=>0,others=>0}, VA=
&init
A1414 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,9=>0,others=>0
&}, VA=init
A1415 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={0=>0,1=>1,2=>2,3=>3,4=>4,5=>5,6=>6,7=>7,8=>8,9=>9,others=>0}
&, VA=init
A1416 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={0=>0,1=>1,2=>2,3=>3,4=>4,5=>5,6=>6,7=>7,8=>8,9=>9,others=>0},
& VA=init
A1417 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_DESTINATION,others=>K_A653_DRV_SOURCE}, VA=init
A1418 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A1419 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A1420 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A1421 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A1422 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={0=>10,others=>1}, VA=init
A1423 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A1424 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
P1425 S_SUT_SPRT_CFG
E12 0 2041
V1426 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=1, VA=init,
E12 0 2041
V1427 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 2041
V1428 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=1, VA=init,
E12 0 2041
V1429 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=&A_SUT_FDS_CFG, VA=init,
E12 0 2041
V1430 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=131072, VA=init,
E12 0 2041
V1431 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_CFG, VA=init,
E12 0 2041
V1432 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=10, VA=init,
E12 0 2041
V1433 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_USE_CFG, VA=init,
P1434
P1435 S_SUT_TX_IO_CFG
E12 0 2045
V1436 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 2045
V1437 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P1438
A1439 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,others=>0}, VA=init
A1440 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={0=>1,1=>1,2=>1,3=>1,4=>1,5=>1,6=>1,7=>1,8=>1,others=>1}, VA=init
A1441 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,others=>0}, VA=init
A1442 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,others=>0},
& VA=init
A1443 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={0=>0,1=>1,2=>2,3=>3,4=>4,5=>5,6=>6,7=>7,8=>8,others=>429496729
&5UL}, VA=init
A1444 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={0=>K_00_SDI,1=>K_01_SDI,2=>K_10_SDI,3=>K_11_SDI,4=>K_NO_SDI,5=>K_0
&0_SDI,6=>K_01_SDI,7=>K_10_SDI,8=>K_11_SDI,others=>K_NO_SDI}, VA=init
P1445 S_SUT_RX_IO_CFG
E12 0 2111
V1446 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 2111
V1447 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_IO_DATA_CFG, VA=init,
P1448
P1449 S_SUT_A429_PCT
E12 0 2117
V1450 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 2117
V1451 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2117
V1452 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_RX_IO_CFG, VA=init,
E12 0 2117
V1453 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_TX_IO_CFG, VA=init,
P1454
A1455 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_DESTINATION, 1         => (T
&_UINT32)&A_SUT_ALLOCATED_MEMORY[4], 2         => init, 4         => 1, 5         => 10, 6         => 1, 7         =>    0x00005678 
&, 8         => ((1<<16) + 1 ) , 9         =>             (               0x00060000  + 0x00000000)  +            0x00581234 , 10   
&     => 0 , 11        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12])), 12        => (     8192 -1<<16)  + (( 0x01230123  & 0xFFFF)), 1
&3        => K_A429_RAW, 14        => K_00_SDI, 15        => 0, 16        => (1<<16) + (( 0x01230123  & 0xFFFF)), 17        => K_A42
&9_RAW_DATED, 18        => K_01_SDI, 19        => 1, 20        => ((2<<16) + ( 0x01230123  & 0xFFFF)), 21        => K_A429_OPAQUE, 2
&2        => K_10_SDI, 23        => 2, 24        => ((3<<16) + ( 0x01230123  & 0xFFFF)), 25        => K_A429_OPAQUE_DIS, 26        =
&> K_11_SDI, 27        => 3, 28        => ((4<<16) + ( 0x01230123  & 0xFFFF)), 29        => K_A429_OPAQUE_BCD, 30        => K_NO_SDI
&, 31        => 4, 32        => ((5<<16) + ( 0x01230123  & 0xFFFF)), 33        => K_A429_OPAQUE_BNR, 34        => K_00_SDI, 35      
&  => 5, 36        => ((6<<16) + ( 0x01230123  & 0xFFFF)), 37        => K_A429_RAW, 38        => K_01_SDI, 39        => 6, 40       
& => ((7<<16) + ( 0x01230123  & 0xFFFF)), 41        => K_A429_RAW_DATED, 42        => K_10_SDI, 43        => 7, 44        => ((8<<16
&) + ( 0x01230123  & 0xFFFF)), 45        => K_A429_OPAQUE, 46        => K_11_SDI, 47        => 8, 48        => ((9<<16) + ( 0x012301
&23  & 0xFFFF)), 49        => K_A429_OPAQUE_DIS, 50        => K_NO_SDI, 51        => 0xFFFFFFFF, others    => init}
A1456 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0),}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],others=>((T_PTR)0)}
P1457 S_SUT_CURRENT_PCB
E12 0 2183
V1458 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 2183
V1459 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 2183
V1460 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P1461
E12 0 2185
V1462 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A1463 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A1464 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>1,others=>2}, VA=init
A1465 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_DESTINATION}, VA=init
A1466 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1467 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1468 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1469 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1470 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={0=>5771828,others=>0}, VA=init
A1471 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1472 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1473 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1474 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1475 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1476 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1477 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
P1478 S_SUT_HCT_CFG
E12 0 2207
V1479 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=0, VA=init,
E12 0 2207
V1480 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=A_SUT_DEVICE_CFG, VA=init,
E12 0 2207
V1481 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 2207
V1482 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=A_SUT_HW_INTERFACE_CFG, VA=init,
E12 0 2207
V1483 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=0, VA=init,
E12 0 2207
V1484 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2207
V1485 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2207
V1486 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 2207
V1487 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2207
V1488 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 2207
V1489 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2207
V1490 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=0, VA=init,
E12 0 2207
V1491 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=0, VA=init,
P1492
P1493 S_SUT_DRV_CFG
E12 0 2212
V1494 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=42025, VA=init,
E12 0 2212
V1495 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2212
V1496 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 2212
V1497 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
A1498 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
P1499
E12 0 2214
V1500 P_A429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_DRV_CFG, VA=init,
P1501 S_SUT_A429_MCB
E12 0 2225
V1502 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 2225
V1503 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2225
V1504 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2225
V1505 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2225
V1506 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
A1507 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=0, VA=init
P1508
E12 0 2229
V1509 P_A429_MCB RA=FORM=CH0, INIT=&S_SUT_A429_MCB, VA=init,
E12 0 2230
V1510 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 2239
V1511 I_PARTITION_ID RA=FORM=CU64, INIT=32, VA=init,
E15 0 257
U1512  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A1513 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A1514 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A1515 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A1516 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A1517 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A1518 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A1519 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A1520 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A1521 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A1522 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A1523 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A1524 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V1525 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V1526 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V1527 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V1528 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V1529 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V1530 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1531 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1532 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
E12 0 327
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 335
E12 0 335
E12 0 338
E12 0 338
E12 0 339
E12 0 343
E12 0 343
E12 0 343
E12 0 343
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 358
E12 0 358
E12 0 358
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E16 0 2297
T1533 9
F1534 REQUIREMENT
C1535 |
C1536 | 1 LANE AND THE MAXIMUM NUMBER OF FDS. SINCE IT'S NOT FEASIBLE TO TEST WITH THE MAXIMUM NUMBER OF FDS, WE USE 10 DS AS A MAXIMUM RANGE.
C1537 | ALL OF THEM ARE IN DIRECTION : SOURCE
C1538 |
C1539 | WHEN:
C1540 | I_NB_SPRT_LANES IS SET TO 1 AND I_NB_SPRT_FDS IS SET TO 10, I_NB_DS_DATA IS SET TO 0.
C1541 | E_LANE_DIRECTION IS SET TO K_A653_DRV_SOURCE.
C1542 |
C1543 | CHECK THAT:
C1544 | P_A429_CURRENT_PCB IS UPDATED.
C1545 | A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C1546 | A429_DBS_GET_SPL_HW_INTERFACE_ID AND A653_MAUD_GET_HW_INTERFACE_STATUS STUBS ARE CALLED TEN TIMES EACH.
C1547 | A653_MAUD_UPDATE_HW_INTERFACE_STATUS STUB IS CALLED ELEVEN TIMES.
C1548 | OTHER STUBS ARE NOT CALLED.
C1549 |
C1550 | BEFORE CALL:
C1551 | =>  I_PARTITION_ID: 17
C1552 |     P_A429_PCT: &S_SUT_A429_PCT
C1553 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: 1
C1554 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: K_A653_DRV_MAX_NB_SAMPLING_LANE*K_A653_DRV_MAX_NB_FDS_PER_LANE
C1555 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 0
C1556 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS: MAXIMUM NUMBER OF FDS (SINCE THE TEST WOULD BE TOO LONG WITH THE ACTUAL
C1557 |        MAXIMUM NUMBER OF FDS, WE USE 10 FDS AS A MAXIMUM RANGE FOR THIS VARIABLE).
C1558 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_FDS_INDEX: 0
C1559 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION: K_A653_DRV_SOURCE
C1560 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0..9]->I_NB_DS_DATA: 0 (OUT OF RANGE BUT USED TO SIMPLIFY THE TEST)
C1561 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0..9]->I_DS_DATA_INDEX: VALUES FROM 0..9
C1562 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0..9]->I_FS_OFFSET: K_A653_MAX_SIZE_OF_MESSAGE-1, THEN VALUES FROM 1..9
C1563 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0..255].I_DEVICE_ID: 1
C1564 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID: 1
C1565 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0..255].E_DIRECTION: K_A653_DRV_SOURCE
C1566 |     P_A429_MCB->P_A429_HCT->P_DEVICE_CFG[N].P_DORON_ADDR: 0X00581234
C1567 |     P_A429_MCB->P_A429_HCT->I_NB_IO: 1
C1568 |     P_A429_DRV_CFG->I_DRIVER_ID: 0X0000A429
C1569 |
C1570 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C1571 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C1572 |     RETURN VALUE OF A429_DBS_GET_SPL_HW_INTERFACE_ID: VALUES BETWEEN 1..256
C1573 |     RETURN VALUE OF A653_MAUD_GET_HW_INTERFACE_STATUS: (T_A653_MAUD_HW_INTERFACE_STATUS*)K_A429_HIS_INTERFACE
C1574 |
C1575 | AFTER CALL:
C1576 | =>  P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[0] = &A_SUT_ALLOCATED_MEMORY[0]
C1577 |     A_SUT_ALLOCATED_MEMORY[0]  = K_A653_DRV_SOURCE
C1578 |     A_SUT_ALLOCATED_MEMORY[1]  = (T_UINT32)&A_SUT_ALLOCATED_MEMORY[4]
C1579 |     A_SUT_ALLOCATED_MEMORY[2]  = 0
C1580 |     A_SUT_ALLOCATED_MEMORY[4]  = 0
C1581 |     A_SUT_ALLOCATED_MEMORY[5]  = 0
C1582 |     A_SUT_ALLOCATED_MEMORY[6]  = 1
C1583 |     A_SUT_ALLOCATED_MEMORY[7]  = K_A429_HIS_INTERFACE
C1584 |     A_SUT_ALLOCATED_MEMORY[8]  = ((1<<16) + 1 )
C1585 |     A_SUT_ALLOCATED_MEMORY[9]  = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1586 |     A_SUT_ALLOCATED_MEMORY[10] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12]))
C1587 |     A_SUT_ALLOCATED_MEMORY[11] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12]))
C1588 |     A_SUT_ALLOCATED_MEMORY[12] = 1
C1589 |     A_SUT_ALLOCATED_MEMORY[13] = 0
C1590 |     A_SUT_ALLOCATED_MEMORY[14] = 16
C1591 |     A_SUT_ALLOCATED_MEMORY[15] = K_A429_HIS_INTERFACE
C1592 |     A_SUT_ALLOCATED_MEMORY[16] = ((1<<16) + 1)
C1593 |     A_SUT_ALLOCATED_MEMORY[17] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1594 |     A_SUT_ALLOCATED_MEMORY[18] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[20]))
C1595 |     A_SUT_ALLOCATED_MEMORY[19] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[20]))
C1596 |     A_SUT_ALLOCATED_MEMORY[20] = 2
C1597 |     A_SUT_ALLOCATED_MEMORY[21] = 0
C1598 |     A_SUT_ALLOCATED_MEMORY[22] = 32
C1599 |     A_SUT_ALLOCATED_MEMORY[23] = K_A429_HIS_INTERFACE
C1600 |     A_SUT_ALLOCATED_MEMORY[24] = ((1<<16) + 1)
C1601 |     A_SUT_ALLOCATED_MEMORY[25] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1602 |     A_SUT_ALLOCATED_MEMORY[26] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[28]))
C1603 |     A_SUT_ALLOCATED_MEMORY[27] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[28]))
C1604 |     A_SUT_ALLOCATED_MEMORY[28] = 3
C1605 |     A_SUT_ALLOCATED_MEMORY[29] = 0
C1606 |     A_SUT_ALLOCATED_MEMORY[30] = 64
C1607 |     A_SUT_ALLOCATED_MEMORY[31] = K_A429_HIS_INTERFACE
C1608 |     A_SUT_ALLOCATED_MEMORY[32] = ((1<<16) + 1)
C1609 |     A_SUT_ALLOCATED_MEMORY[33] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1610 |     A_SUT_ALLOCATED_MEMORY[34] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[36]))
C1611 |     A_SUT_ALLOCATED_MEMORY[35] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[36]))
C1612 |     A_SUT_ALLOCATED_MEMORY[36] = 4
C1613 |     A_SUT_ALLOCATED_MEMORY[37] = 0
C1614 |     A_SUT_ALLOCATED_MEMORY[38] = 96
C1615 |     A_SUT_ALLOCATED_MEMORY[39] = K_A429_HIS_INTERFACE
C1616 |     A_SUT_ALLOCATED_MEMORY[40] = ((1<<16) + 1)
C1617 |     A_SUT_ALLOCATED_MEMORY[41] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1618 |     A_SUT_ALLOCATED_MEMORY[42] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[44]))
C1619 |     A_SUT_ALLOCATED_MEMORY[43] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[44]))
C1620 |     A_SUT_ALLOCATED_MEMORY[44] = 5
C1621 |     A_SUT_ALLOCATED_MEMORY[45] = 0
C1622 |     A_SUT_ALLOCATED_MEMORY[46] = 128
C1623 |     A_SUT_ALLOCATED_MEMORY[47] = K_A429_HIS_INTERFACE
C1624 |     A_SUT_ALLOCATED_MEMORY[48] = ((1<<16) + 1)
C1625 |     A_SUT_ALLOCATED_MEMORY[49] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1626 |     A_SUT_ALLOCATED_MEMORY[50] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[52]))
C1627 |     A_SUT_ALLOCATED_MEMORY[51] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[52]))
C1628 |     A_SUT_ALLOCATED_MEMORY[52] = 6
C1629 |     A_SUT_ALLOCATED_MEMORY[53] = 0
C1630 |     A_SUT_ALLOCATED_MEMORY[54] = 160
C1631 |     A_SUT_ALLOCATED_MEMORY[55] = K_A429_HIS_INTERFACE
C1632 |     A_SUT_ALLOCATED_MEMORY[56] = ((1<<16) + 1)
C1633 |     A_SUT_ALLOCATED_MEMORY[57] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1634 |     A_SUT_ALLOCATED_MEMORY[58] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[60]))
C1635 |     A_SUT_ALLOCATED_MEMORY[59] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[60]))
C1636 |     A_SUT_ALLOCATED_MEMORY[60] = 7
C1637 |     A_SUT_ALLOCATED_MEMORY[61] = 0
C1638 |     A_SUT_ALLOCATED_MEMORY[62] = 192
C1639 |     A_SUT_ALLOCATED_MEMORY[63] = K_A429_HIS_INTERFACE
C1640 |     A_SUT_ALLOCATED_MEMORY[64] = ((1<<16) + 1)
C1641 |     A_SUT_ALLOCATED_MEMORY[65] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1642 |     A_SUT_ALLOCATED_MEMORY[66] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[68]))
C1643 |     A_SUT_ALLOCATED_MEMORY[67] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[68]))
C1644 |     A_SUT_ALLOCATED_MEMORY[68] = 8
C1645 |     A_SUT_ALLOCATED_MEMORY[69] = 0
C1646 |     A_SUT_ALLOCATED_MEMORY[70] = 224
C1647 |     A_SUT_ALLOCATED_MEMORY[71] = K_A429_HIS_INTERFACE
C1648 |     A_SUT_ALLOCATED_MEMORY[72] = ((1<<16) + 1)
C1649 |     A_SUT_ALLOCATED_MEMORY[73] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1650 |     A_SUT_ALLOCATED_MEMORY[74] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[76]))
C1651 |     A_SUT_ALLOCATED_MEMORY[75] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[76]))
C1652 |     A_SUT_ALLOCATED_MEMORY[76] = 9
C1653 |     A_SUT_ALLOCATED_MEMORY[77] = 0
C1654 |     A_SUT_ALLOCATED_MEMORY[78] = 256
C1655 |     A_SUT_ALLOCATED_MEMORY[79] = K_A429_HIS_INTERFACE
C1656 |     A_SUT_ALLOCATED_MEMORY[80] = ((1<<16) + 1)
C1657 |     A_SUT_ALLOCATED_MEMORY[81] = K_A429_DPRAM_TX_FIFO + K_DORON_ADDR
C1658 |     A_SUT_ALLOCATED_MEMORY[82] = 0
C1659 |     A_SUT_ALLOCATED_MEMORY[83] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[84]))
C1660 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C1661 |     THE STUB A653_MAUD_UPDATE_HW_INTERFACE_STATUS IS CALLED 11 TIMES.
C1662 |     THE STUB A429_DBS_GET_SPL_HW_INTERFACE_ID IS CALLED 10 TIMES.
C1663 |     THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS IS CALLED 10 TIMES.
E14 0 2430
B1664 1
A1665 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={0=>8191,1=>1,2=>2,3=>3,4=>4,5=>5,6=>6,7=>7,8=>8,9=>9,others=>10}, VA=
&init
A1666 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,9=>0,others=>0}, VA=ini
&t
A1667 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={0=>0,1=>1,2=>2,3=>3,4=>4,5=>5,6=>6,7=>7,8=>8,9=>9,others=>0}, VA=
&init
A1668 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,9=>0,others=>0}, VA=init
A1669 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,others=>K_A653_DRV_SOURCE}, VA=init
A1670 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>10,others=>1}, VA=init
A1671 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
A1672 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,others=>1}, VA=init
P1673 S_SUT_SPRT_CFG
E12 0 2496
V1674 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=1, VA=init,
E12 0 2496
V1675 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 2496
V1676 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=131072, VA=init,
E12 0 2496
V1677 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=&A_SUT_FDS_CFG, VA=init,
E12 0 2496
V1678 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 2496
V1679 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2496
V1680 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=0, VA=init,
E12 0 2496
V1681 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=0, VA=init,
P1682
P1683 S_SUT_A429_PCT
E12 0 2502
V1684 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 2502
V1685 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2502
V1686 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2502
V1687 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P1688
A1689 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_SOURCE, 1         => (T_UINT
&32)&A_SUT_ALLOCATED_MEMORY[4], 2         => 0, 4         =>      8192 -1, 5         => 0, 6         => 1, 7         =>    0x0000567
&8 , 8         => ((1<<16) + 1), 9         =>             (               0x00060000  + 0x00000000)  +            0x00581234 , 10   
&     => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12])) , 11        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12])), 12        => 1, 13     
&   => 0, 14        => 16, 15        =>    0x00005678 , 16        => ((1<<16) + 1) , 17        =>             (               0x0006
&0000  + 0x00000000)  +            0x00581234 , 18        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[20])) , 19        => (T_UINT32)(&(A
&_SUT_ALLOCATED_MEMORY[20])), 20        => 2, 21        => 0, 22        => 32, 23        =>    0x00005678 , 24        => ((1<<16) + 
&1) , 25        =>             (               0x00060000  + 0x00000000)  +            0x00581234 , 26        => (T_UINT32)(&(A_SUT_
&ALLOCATED_MEMORY[28])), 27        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[28])), 28        => 3, 29        => 0, 30        => 64, 31
&        =>    0x00005678 , 32        => ((1<<16) + 1) , 33        =>             (               0x00060000  + 0x00000000)  +      
&      0x00581234 , 34        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[36])), 35        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[36])), 
&36        => 4, 37        => 0, 38        => 96, 39        =>    0x00005678 , 40        => ((1<<16) + 1) , 41        =>            
& (               0x00060000  + 0x00000000)  +            0x00581234 , 42        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[44])), 43   
&     => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[44])), 44        => 5, 45        => 0, 46        => 128, 47        =>    0x00005678 , 4
&8        => ((1<<16) + 1) , 49        =>             (               0x00060000  + 0x00000000)  +            0x00581234 , 50       
& => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[52])), 51        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[52])), 52        => 6, 53        =>
& 0, 54        => 160, 55        =>    0x00005678 , 56        => ((1<<16) + 1) , 57        =>             (               0x00060000
&  + 0x00000000)  +            0x00581234 , 58        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[60])), 59        => (T_UINT32)(&(A_SUT_
&ALLOCATED_MEMORY[60])), 60        => 7, 61        => 0, 62        => 192, 63        =>    0x00005678 , 64        => ((1<<16) + 1) ,
& 65        =>             (               0x00060000  + 0x00000000)  +            0x00581234 , 66        => (T_UINT32)(&(A_SUT_ALLO
&CATED_MEMORY[68])), 67        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[68])), 68        => 8, 69        => 0, 70        => 224, 71   
&     =>    0x00005678 , 72        => ((1<<16) + 1) , 73        =>             (               0x00060000  + 0x00000000)  +         
&   0x00581234 , 74        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[76])), 75        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[76])), 76 
&       => 9, 77        => 0, 78        => 256, 79        =>    0x00005678 , 80        => ((1<<16) + 1) , 81        =>             (
&               0x00060000  + 0x00000000)  +            0x00581234 , 82        => 0, 83        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMOR
&Y[84])), others     => init}
A1690 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0),}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],others=>((T_PTR)0)}
P1691 S_SUT_CURRENT_PCB
E12 0 2599
V1692 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 2599
V1693 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 2599
V1694 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P1695
E12 0 2601
V1696 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A1697 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={others=>1}, VA=init
A1698 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={others=>1}, VA=init
A1699 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={others=>K_A653_DRV_SOURCE}, VA=init
A1700 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1701 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1702 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1703 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1704 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={0=>5771828,others=>0}, VA=init
A1705 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1706 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1707 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1708 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1709 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A1710 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
A1711 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={0=>0,others=>0}, VA=init
P1712 S_SUT_HCT_CFG
E12 0 2620
V1713 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=0, VA=init,
E12 0 2620
V1714 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=A_SUT_DEVICE_CFG, VA=init,
E12 0 2620
V1715 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 2620
V1716 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=A_SUT_HW_INTERFACE_CFG, VA=init,
E12 0 2620
V1717 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=0, VA=init,
E12 0 2620
V1718 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2620
V1719 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2620
V1720 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 2620
V1721 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2620
V1722 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 2620
V1723 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2620
V1724 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=0, VA=init,
E12 0 2620
V1725 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=0, VA=init,
P1726
P1727 S_SUT_DRV_CFG
E12 0 2625
V1728 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=42025, VA=init,
E12 0 2625
V1729 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2625
V1730 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 2625
V1731 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
A1732 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
P1733
E12 0 2627
V1734 P_A429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_DRV_CFG, VA=init,
P1735 S_SUT_A429_MCB
E12 0 2638
V1736 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 2638
V1737 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2638
V1738 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2638
V1739 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2638
V1740 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
A1741 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=0, VA=init
P1742
E12 0 2642
V1743 P_A429_MCB RA=FORM=CH0, INIT=&S_SUT_A429_MCB, VA=init,
E12 0 2643
V1744 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 2652
V1745 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U1746  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A1747 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A1748 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A1749 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A1750 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A1751 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A1752 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A1753 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A1754 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A1755 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A1756 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A1757 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A1758 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V1759 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V1760 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V1761 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V1762 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V1763 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V1764 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1765 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1766 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
E12 0 327
E12 0 333
A1767 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A1768 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A1769 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A1770 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 333
A1771 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A1772 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={others=>K_00_SDI}, VA=init
E12 0 335
V1773 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 335
V1774 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 338
V1775 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 338
V1776 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 339
A1777 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={others=>K_A429_RAW}, VA=init
E12 0 343
E12 0 343
E12 0 343
E12 0 343
E12 0 347
A1778 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A1779 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A1780 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A1781 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A1782 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 358
E12 0 358
E12 0 358
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E16 0 2704
T1783 10
F1784 REQUIREMENT
C1785 |
C1786 | MAXIMUM NUMBER OF LANES. SINCE IT'S NOT FEASIBLE TO TEST WITH THE ACTUAL MAXIMUM NUMBER OF FDS, WE USE 10 LANES AS A MAXIMUM RANGE.
C1787 | ALL OF THEM ARE IN DIRECTION : SOURCE
C1788 |
C1789 | WHEN:
C1790 | I_NB_SPRT_LANES IS SET TO 10, I_NB_SPRT_FDS IS SET TO 0.
C1791 | E_LANE_DIRECTION IS SET TO K_A653_DRV_SOURCE.
C1792 |
C1793 | CHECK THAT:
C1794 | P_A429_CURRENT_PCB IS UPDATED.
C1795 | A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C1796 | OTHER STUBS ARE NOT CALLED.
C1797 |
C1798 | BEFORE CALL:
C1799 | =>  I_PARTITION_ID: 17
C1800 |     P_A429_PCT: &S_SUT_A429_PCT
C1801 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES: MAXIMUM NUMBER OF LANES (SINCE THE TEST WOULD BE TOO LONG WITH THE ACTUAL MAXIMUM NUMBER
C1802 |        OF LANES, WE USE 10 LANES AS A MAXIMUM RANGE FOR THIS VARIABLE).
C1803 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS: 0
C1804 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA: 0
C1805 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0..9]->I_NB_FDS: 0
C1806 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0..9]->I_FDS_INDEX: 0
C1807 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0..9]->E_LANE_DIRECTION: K_A653_DRV_SOURCE
C1808 |
C1809 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C1810 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM: (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C1811 |
C1812 | AFTER CALL:
C1813 | =>  ALL INIT
C1814 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
E14 0 2738
B1815 1
A1816 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_SOURCE,1=>K_A653_DRV_SOURCE,2=>K_A653_DRV_SOURCE,3=>K_
&A653_DRV_SOURCE,4=>K_A653_DRV_SOURCE,5=>K_A653_DRV_SOURCE,6=>K_A653_DRV_SOURCE,7=>K_A653_DRV_SOURCE,8=>K_A653_DRV_SOURCE,9=>K_A653_
&DRV_SOURCE,others=>K_A653_DRV_DESTINATION}, VA=init
A1817 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,9=>0,others=>0}, VA=init
A1818 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,9=>0,others=>0}, VA=init
A1819 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,1=>0,2=>0,3=>0,4=>0,5=>0,6=>0,7=>0,8=>0,9=>0,others=>0}, VA=init
P1820 S_SUT_SPRT_CFG
E12 0 2779
V1821 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=10, VA=init,
E12 0 2779
V1822 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 2779
V1823 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 2779
V1824 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2779
V1825 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 2779
V1826 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 2779
V1827 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=0, VA=init,
E12 0 2779
V1828 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=0, VA=init,
P1829
P1830 S_SUT_A429_PCT
E12 0 2785
V1831 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 2785
V1832 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2785
V1833 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 2785
V1834 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P1835
E12 0 2788
V1836 P_A429_MCB RA=FORM=CH0, INIT=0, VA=init,
A1837 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0)}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],1=>&A_SUT_ALLOCATED_MEMORY[4],2=>
&&A_SUT_ALLOCATED_MEMORY[8],3=>&A_SUT_ALLOCATED_MEMORY[12],4=>&A_SUT_ALLOCATED_MEMORY[16],5=>&A_SUT_ALLOCATED_MEMORY[20],6=>&A_SUT_A
&LLOCATED_MEMORY[24],7=>&A_SUT_ALLOCATED_MEMORY[28],8=>&A_SUT_ALLOCATED_MEMORY[32],9=>&A_SUT_ALLOCATED_MEMORY[36],others=>((T_PTR)0)
&}
P1838 S_SUT_CURRENT_PCB
E12 0 2805
V1839 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 2805
V1840 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 2805
V1841 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P1842
E12 0 2807
V1843 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A1844 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_SOURCE, 1         => (T_UINT
&32)&A_SUT_ALLOCATED_MEMORY[4], 2         => 0, 4         => K_A653_DRV_SOURCE, 5         => (T_UINT32) &A_SUT_ALLOCATED_MEMORY[8], 
&6         => 0, 8         => K_A653_DRV_SOURCE, 9         => (T_UINT32) &A_SUT_ALLOCATED_MEMORY[12], 10        => 0, 12        => K
&_A653_DRV_SOURCE, 13        => (T_UINT32) &A_SUT_ALLOCATED_MEMORY[16], 14        => 0, 16        => K_A653_DRV_SOURCE, 17        =>
& (T_UINT32) &A_SUT_ALLOCATED_MEMORY[20], 18        => 0, 20        => K_A653_DRV_SOURCE, 21        => (T_UINT32) &A_SUT_ALLOCATED_M
&EMORY[24], 22        => 0, 24        => K_A653_DRV_SOURCE, 25        => (T_UINT32) &A_SUT_ALLOCATED_MEMORY[28], 26        => 0, 28 
&       => K_A653_DRV_SOURCE, 29        => (T_UINT32) &A_SUT_ALLOCATED_MEMORY[32], 30        => 0, 32        => K_A653_DRV_SOURCE, 3
&3        => (T_UINT32) &A_SUT_ALLOCATED_MEMORY[36], 34        => 0, 36        => K_A653_DRV_SOURCE, 37        => (T_UINT32) &A_SUT_
&ALLOCATED_MEMORY[40], 38        => 0, others     => init}
E12 0 2843
V1845 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 2852
V1846 I_PARTITION_ID RA=FORM=CU64, INIT=17, VA=init,
E15 0 257
U1847  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
A1848 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
E12 0 263
A1849 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103UL}, VA=init
E12 0 265
A1850 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
E12 0 268
A1851 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A1852 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A1853 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A1854 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A1855 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A1856 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A1857 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A1858 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A1859 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V1860 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V1861 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V1862 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V1863 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V1864 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V1865 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1866 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V1867 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
V1868 P_A429_DRV_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 327
E12 0 333
A1869 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A1870 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A1871 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={others=>1}, VA=init
E12 0 333
A1872 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 333
A1873 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 333
A1874 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={others=>K_00_SDI}, VA=init
E12 0 335
V1875 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 335
V1876 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 338
V1877 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 338
V1878 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 339
A1879 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={others=>K_A429_RAW}, VA=init
E12 0 343
A1880 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A1881 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A1882 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 343
A1883 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A1884 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A1885 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A1886 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={others=>1}, VA=init
E12 0 347
A1887 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 347
A1888 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
V1889 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V1890 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 354
V1891 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V1892 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 354
V1893 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V1894 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V1895 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V1896 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V1897 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V1898 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V1899 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 354
V1900 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 354
V1901 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
E12 0 355
A1902 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A1903 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A1904 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A1905 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A1906 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A1907 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A1908 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A1909 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A1910 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A1911 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 355
A1912 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 355
A1913 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={others=>1}, VA=init
E12 0 358
A1914 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 358
A1915 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={others=>1}, VA=init
E12 0 358
A1916 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={others=>K_A653_DRV_SOURCE}, VA=init
E12 0 361
V1917 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 361
V1918 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
V1919 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
V1920 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 361
A1921 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
E12 0 367
V1922 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V1923 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V1924 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V1925 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 367
V1926 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 367
A1927 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
E16 0 2865
T1928 11
F1929 REQUIREMENT
C1930 |
C1931 | 2 LANES IN DESTINATION, 2 FDS AND 1 DS.
C1932 |
C1933 | WHEN:
C1934 | I_NB_SPRT_LANES IS SET TO 2 AND I_NB_SPRT_FDS IS SET TO 2, I_NB_DS_DATA IS SET TO 1.
C1935 | E_LANE_DIRECTION IS SET TO K_A653_DRV_DESTINATION.
C1936 |
C1937 | CHECK THAT:
C1938 | P_A429_CURRENT_PCB IS UPDATED.
C1939 | A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C1940 | A429_DBS_INIT_PCB_SPL_GATHER_ALLOC STUB IS CALLED TWICE.
C1941 | A429_DBS_GET_SPL_HW_INTERFACE_ID, A429_DBS_INIT_PCB_SPL_GATHER_ADDR AND A653_MAUD_GET_HW_INTERFACE_STATUS STUBS ARE CALLED THREE TIMES EACH.
C1942 | A653_MAUD_UPDATE_HW_INTERFACE_STATUS STUB IS CALLED FOUR TIMES.
C1943 |
C1944 | BEFORE CALL:
C1945 | =>  I_PARTITION_ID                                                     : 1
C1946 |     P_A429_PCT                                                         : &S_SUT_A429_PCT
C1947 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_LANES                            : 2
C1948 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_FDS                              : 2
C1949 |     P_A429_PCT->P_SPRT_CFG->I_NB_SPRT_DS_DATA                          : 1
C1950 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS               : 2
C1951 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->I_NB_FDS               : 1
C1952 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0 & 1]->I_FDS_INDEX        : 0
C1953 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_LANE_CFG[0]->E_LANE_DIRECTION       : K_A653_DRV_DESTINATION
C1954 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0 & 1]->I_NB_DS_DATA        : 1
C1955 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0 & 1]->I_DS_DATA_INDEX     : 5
C1956 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[0]->I_FS_OFFSET             : 1
C1957 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_FDS_CFG[1]->I_FS_OFFSET             : 2
C1958 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[5].I_DATA_USE_INDEX     : 5
C1959 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[5].I_DATA_USE_INDEX     : 6
C1960 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[5].I_IO_DATA_INDEX      : 4
C1961 |     P_A429_PCT->P_SPRT_CFG->P_SPRT_DS_DATA_CFG[5].I_DATA_OFFSET        : 6
C1962 |     P_A429_PCT->P_SPRT_CFG->P_DS_DATA_USE_CFG[5 & 6].E_DATA_TYPE       : K_A429_RAW
C1963 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_ID          : K_A429_MAX_NB_DEVICE
C1964 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID       : K_A429_MAX_RX_BUS_PER_DEVICE
C1965 |     P_A429_MCB->P_A429_HCT->P_HW_INTERFACE_CFG[0].E_DIRECTION          : K_A653_DRV_SOURCE
C1966 |     P_A429_MCB->P_A429_HCT->P_DEVICE_CFG[3].P_DORON_ADDR               : 0XFFFFFFFF
C1967 |     P_A429_MCB->P_A429_HCT->I_NB_IO                                    : 256
C1968 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[4]                          : &A_SUT_IO_DATA_CFG[I_IO_DATA_INDEX]
C1969 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[4]->I_REFRESH_RATE          : 0
C1970 |     P_A429_PCT->P_RX_IO_CFG->P_IO_DATA_CFG[4]->E_SDI_VALUE             : K_01_SDI
C1971 |     P_A429_DRV_CFG->I_DRIVER_ID                                        : K_A653_MAX_NB_DRIVERS-1
C1972 |     THE OUT PARAMETER OF THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ADDR    : ALL TO DEF (0X8FFFFFFFF), ALL TO MAX (0XFFFFFFFFF), ALL TO MAX (0XFFFFFFFFF)
C1973 |
C1974 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C1975 |     RETURN VALUE OF A653_HBOX_ALLOC_LOCAL_RAM              : (T_ADDR)&A_SUT_ALLOCATED_MEMORY
C1976 |     RETURN VALUE OF A429_DBS_GET_SPL_HW_INTERFACE_ID       : 1
C1977 |     RETURN VALUE OF A653_MAUD_GET_HW_INTERFACE_STATUS      : (T_A653_MAUD_HW_INTERFACE_STATUS*)0XFFFFFFFF
C1978 |
C1979 | AFTER CALL:
C1980 | =>  P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[0] = &A_SUT_ALLOCATED_MEMORY[0]
C1981 |     P_A429_CURRENT_PCB->P_ADDRESS_SPL_LANE_CB[1] = &A_SUT_ALLOCATED_MEMORY[28]
C1982 |     A_SUT_ALLOCATED_MEMORY[0]  = K_A653_DRV_DESTINATION,
C1983 |     A_SUT_ALLOCATED_MEMORY[1]  = (T_UINT32)&A_SUT_ALLOCATED_MEMORY[4]
C1984 |     A_SUT_ALLOCATED_MEMORY[2]  = INIT
C1985 |     A_SUT_ALLOCATED_MEMORY[4]  = 0
C1986 |     A_SUT_ALLOCATED_MEMORY[5]  = 1
C1987 |     A_SUT_ALLOCATED_MEMORY[6]  = 1
C1988 |     A_SUT_ALLOCATED_MEMORY[7]  = 0XFFFFFFFF,
C1989 |     A_SUT_ALLOCATED_MEMORY[8]  = ((4<<16) + 48 )
C1990 |     A_SUT_ALLOCATED_MEMORY[9]  = 0
C1991 |     A_SUT_ALLOCATED_MEMORY[10] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[16]))
C1992 |     A_SUT_ALLOCATED_MEMORY[11] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[12]))
C1993 |     A_SUT_ALLOCATED_MEMORY[12] = ((6<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF))
C1994 |     A_SUT_ALLOCATED_MEMORY[13] = K_A429_RAW
C1995 |     A_SUT_ALLOCATED_MEMORY[14] = K_01_SDI
C1996 |     A_SUT_ALLOCATED_MEMORY[15] = 0
C1997 |     A_SUT_ALLOCATED_MEMORY[16] = 1
C1998 |     A_SUT_ALLOCATED_MEMORY[17] = 1
C1999 |     A_SUT_ALLOCATED_MEMORY[18] = 1
C2000 |     A_SUT_ALLOCATED_MEMORY[19] = 0XFFFFFFFF
C2001 |     A_SUT_ALLOCATED_MEMORY[20] = ((4<<16) + 48 ) ,
C2002 |     A_SUT_ALLOCATED_MEMORY[21] = 0
C2003 |     A_SUT_ALLOCATED_MEMORY[22] = 0
C2004 |     A_SUT_ALLOCATED_MEMORY[23] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[24])),
C2005 |     A_SUT_ALLOCATED_MEMORY[24] = ((6<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF)),
C2006 |     A_SUT_ALLOCATED_MEMORY[25] = K_A429_RAW
C2007 |     A_SUT_ALLOCATED_MEMORY[26] = K_01_SDI
C2008 |     A_SUT_ALLOCATED_MEMORY[27] = 0
C2009 |     A_SUT_ALLOCATED_MEMORY[28] = K_A653_DRV_DESTINATION
C2010 |     A_SUT_ALLOCATED_MEMORY[29] = (T_UINT32)&A_SUT_ALLOCATED_MEMORY[32]
C2011 |     A_SUT_ALLOCATED_MEMORY[30] = INIT
C2012 |     A_SUT_ALLOCATED_MEMORY[31] = 0
C2013 |     A_SUT_ALLOCATED_MEMORY[32] = 0
C2014 |     A_SUT_ALLOCATED_MEMORY[33] = 1
C2015 |     A_SUT_ALLOCATED_MEMORY[34] = 1
C2016 |     A_SUT_ALLOCATED_MEMORY[35] = 0XFFFFFFFF
C2017 |     A_SUT_ALLOCATED_MEMORY[36] = ((4<<16) + 48 ) ,
C2018 |     A_SUT_ALLOCATED_MEMORY[37] = 0
C2019 |     A_SUT_ALLOCATED_MEMORY[38] = 0
C2020 |     A_SUT_ALLOCATED_MEMORY[39] = (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[40]))
C2021 |     A_SUT_ALLOCATED_MEMORY[40] = ((6<<16) + (K_SUT_DUMMY_INIT_VALUE & 0XFFFF))
C2022 |     A_SUT_ALLOCATED_MEMORY[41] = K_A429_RAW
C2023 |     A_SUT_ALLOCATED_MEMORY[42] = K_01_SDI
C2024 |     A_SUT_ALLOCATED_MEMORY[43] = 0
C2025 |     THE STUB A653_HBOX_ALLOC_LOCAL_RAM IS CALLED ONCE.
C2026 |     THE STUB A653_MAUD_UPDATE_HW_INTERFACE_STATUS IS CALLED FOUR TIMES.
C2027 |     THE STUB A429_DBS_GET_SPL_HW_INTERFACE_ID IS CALLED THREE TIMES.
C2028 |     THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ALLOC IS CALLED TWICE.
C2029 |     THE STUB A429_DBS_INIT_PCB_SPL_GATHER_ADDR IS CALLED THREE TIMES.
C2030 |     THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS IS CALLED THREE TIMES.
E14 0 2970
B2031 1
A2032 A_SUT_WRITE_DESC_MIN[0..3] RA=FORM=CU64, INIT={others=>0}, VA=init
A2033 A_SUT_WRITE_DESC_DEF[0..3] RA=FORM=CU64, INIT={others=>2415919103}, VA=init
A2034 A_SUT_WRITE_DESC_MAX[0..3] RA=FORM=CU64, INIT={others=>4294967295UL}, VA=init
A2035 A_SUT_DS_DATA_USE_CFG[0..393215].E_DATA_TYPE RA=FORM=CU0, INIT={5=>K_A429_RAW,6=>K_A429_RAW,others=>K_A429_OPAQUE_BNR}, VA=ini
&t
A2036 A_SUT_DS_DATA_CFG[0..131071].I_DATA_OFFSET RA=FORM=CU64, INIT={5=>6,6=>6,others=>0}, VA=init
A2037 A_SUT_DS_DATA_CFG[0..131071].I_DATA_SIZE RA=FORM=CU16, INIT={5=>0,6=>0,others=>0}, VA=init
A2038 A_SUT_DS_DATA_CFG[0..131071].I_DATA_BIT_NUMBER RA=FORM=CU16, INIT={5=>0,6=>0,others=>0}, VA=init
A2039 A_SUT_DS_DATA_CFG[0..131071].I_DATA_USE_INDEX RA=FORM=CU64, INIT={5=>5,6=>6,others=>0}, VA=init
A2040 A_SUT_DS_DATA_CFG[0..131071].I_IO_DATA_INDEX RA=FORM=CU64, INIT={5=>4,6=>4,others=>0}, VA=init
A2041 A_SUT_LANE_CFG[0..10].E_LANE_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_DESTINATION,1=>K_A653_DRV_DESTINATION,others=>K_A653_D
&RV_SOURCE}, VA=init
A2042 A_SUT_LANE_CFG[0..10].I_NB_FDS RA=FORM=CU64, INIT={0=>2,1=>1,others=>0}, VA=init
A2043 A_SUT_LANE_CFG[0..10].I_FDS_INDEX RA=FORM=CU64, INIT={0=>0,1=>0,others=>1}, VA=init
A2044 A_SUT_LANE_CFG[0..10].I_SPARE RA=FORM=CU64, INIT={0=>0,1=>0,others=>1}, VA=init
A2045 A_SUT_FDS_CFG[0..131071].I_FS_OFFSET RA=FORM=CU64, INIT={0=>1,1=>2,others=>1}, VA=init
A2046 A_SUT_FDS_CFG[0..131071].I_NB_DS_DATA RA=FORM=CU64, INIT={0=>1,1=>1,others=>0}, VA=init
A2047 A_SUT_FDS_CFG[0..131071].I_DS_DATA_INDEX RA=FORM=CU64, INIT={0=>5,1=>5,others=>0}, VA=init
A2048 A_SUT_FDS_CFG[0..131071].I_SPARE RA=FORM=CU64, INIT={0=>0,1=>1,others=>0}, VA=init
P2049 S_SUT_SPRT_CFG
E12 0 3030
V2050 S_SUT_SPRT_CFG.I_NB_SPRT_LANES RA=FORM=CU64, INIT=2, VA=init,
E12 0 3030
V2051 S_SUT_SPRT_CFG.P_SPRT_LANE_CFG RA=FORM=CH0, INIT=&A_SUT_LANE_CFG, VA=init,
E12 0 3030
V2052 S_SUT_SPRT_CFG.I_NB_SPRT_FDS RA=FORM=CU64, INIT=2, VA=init,
E12 0 3030
V2053 S_SUT_SPRT_CFG.P_SPRT_FDS_CFG RA=FORM=CH0, INIT=&A_SUT_FDS_CFG, VA=init,
E12 0 3030
V2054 S_SUT_SPRT_CFG.I_NB_SPRT_DS_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 3030
V2055 S_SUT_SPRT_CFG.P_SPRT_DS_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_CFG, VA=init,
E12 0 3030
V2056 S_SUT_SPRT_CFG.I_NB_SPRT_DATA_USE RA=FORM=CU64, INIT=1, VA=init,
E12 0 3030
V2057 S_SUT_SPRT_CFG.P_DS_DATA_USE_CFG RA=FORM=CH0, INIT=&A_SUT_DS_DATA_USE_CFG, VA=init,
P2058
P2059 S_SUT_TX_IO_CFG
E12 0 3034
V2060 S_SUT_TX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=1, VA=init,
E12 0 3034
V2061 S_SUT_TX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
P2062
A2063 A_SUT_IO_DATA_CFG[0..393215].I_BUS_ID RA=FORM=CU64, INIT={4=>0,others=>1}, VA=init
A2064 A_SUT_IO_DATA_CFG[0..393215].I_LABEL_ID RA=FORM=CU8, INIT={4=>1,others=>2}, VA=init
A2065 A_SUT_IO_DATA_CFG[0..393215].I_IO_MODE RA=FORM=CU8, INIT={4=>0,others=>1}, VA=init
A2066 A_SUT_IO_DATA_CFG[0..393215].I_QUEUING_LANE_INDEX RA=FORM=CU16, INIT={4=>0,others=>1}, VA=init
A2067 A_SUT_IO_DATA_CFG[0..393215].I_REFRESH_RATE RA=FORM=CU64, INIT={4=>0,others=>1}, VA=init
A2068 A_SUT_IO_DATA_CFG[0..393215].E_SDI_VALUE RA=FORM=CU0, INIT={4=>K_01_SDI,others=>K_00_SDI}, VA=init
P2069 S_SUT_RX_IO_CFG
E12 0 3052
V2070 S_SUT_RX_IO_CFG.I_NB_IO_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 3052
V2071 S_SUT_RX_IO_CFG.P_IO_DATA_CFG RA=FORM=CH0, INIT=&A_SUT_IO_DATA_CFG, VA=init,
P2072
P2073 S_SUT_A429_PCT
E12 0 3058
V2074 S_SUT_A429_PCT.P_SPRT_CFG RA=FORM=CH0, INIT=&S_SUT_SPRT_CFG, VA=init,
E12 0 3058
V2075 S_SUT_A429_PCT.P_QPRT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 3058
V2076 S_SUT_A429_PCT.P_RX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_RX_IO_CFG, VA=init,
E12 0 3058
V2077 S_SUT_A429_PCT.P_TX_IO_CFG RA=FORM=CH0, INIT=&S_SUT_TX_IO_CFG, VA=init,
P2078
A2079 A_SUT_ALLOCATED_MEMORY[0..199] RA=FORM=CU64, INIT={others=>19071267}, VA={0         => K_A653_DRV_DESTINATION, 1         => (T
&_UINT32)&A_SUT_ALLOCATED_MEMORY[4], 2         => init, 4         => 1, 5         => 1, 6         => 1, 7         => 0xFFFFFFFF, 8  
&       => ((4<<16) + 48 ) , 9         => 0 , 10        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[16])), 11        => (T_UINT32)(&(A_SU
&T_ALLOCATED_MEMORY[12])), 12        => ((6<<16) + ( 0x01230123  & 0xFFFF)), 13        => K_A429_RAW, 14        => K_01_SDI, 15     
&   => 0, 16        => 2, 17        => 1, 18        => 1, 19        => 0xFFFFFFFF, 20        => ((4<<16) + 48 ) , 21        => 0, 22
&        => 0, 23        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[24])), 24        => ((6<<16) + ( 0x01230123  & 0xFFFF)), 25        =
&> K_A429_RAW, 26        => K_01_SDI, 27        => 0, 28        => K_A653_DRV_DESTINATION, 29        => (T_UINT32)&A_SUT_ALLOCATED_M
&EMORY[32], 30        => init, 32        => 1, 33        => 1, 34        => 1, 35        => 0xFFFFFFFF, 36        => ((4<<16) + 48 )
& , 37        => 0, 38        => 0, 39        => (T_UINT32)(&(A_SUT_ALLOCATED_MEMORY[40])), 40        => ((6<<16) + ( 0x01230123  & 
&0xFFFF)), 41        => K_A429_RAW, 42        => K_01_SDI, 43        => 0, others    => init}
A2080 A_SUT_LANE_CB[0..11] RA=FORM=C, INIT={others=>((T_PTR)0),}, VA={0=>&A_SUT_ALLOCATED_MEMORY[0],1=>&A_SUT_ALLOCATED_MEMORY[28],o
&thers=>((T_PTR)0)}
P2081 S_SUT_CURRENT_PCB
E12 0 3115
V2082 S_SUT_CURRENT_PCB.P_ADDRESS_SPL_LANE_CB RA=FORM=CH0, INIT=&A_SUT_LANE_CB, VA=init,
E12 0 3115
V2083 S_SUT_CURRENT_PCB.P_ADDRESS_QNG_LANE_CB RA=FORM=CH0, INIT=0, VA=init,
E12 0 3115
V2084 S_SUT_CURRENT_PCB.P_MON_FIFO_OVERFLOW RA=FORM=CH0, INIT=0, VA=init,
P2085
E12 0 3118
V2086 P_A429_CURRENT_PCB RA=FORM=CH0, INIT=&S_SUT_CURRENT_PCB, VA=init,
A2087 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>4,others=>1}, VA=init
A2088 A_SUT_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>48,others=>1}, VA=init
A2089 A_SUT_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>K_A653_DRV_DESTINATION,others=>K_A653_DRV_SOURCE}, VA=init
A2090 A_SUT_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A2091 A_SUT_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={3=>0,others=>0}, VA=init
A2092 A_SUT_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A2093 A_SUT_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={3=>0,others=>0}, VA=init
A2094 A_SUT_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={3=>4294967295,others=>0}, VA=init
A2095 A_SUT_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A2096 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A2097 A_SUT_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A2098 A_SUT_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A2099 A_SUT_DEVICE_CFG[0..3].I_A429_MON_INIT_VALUE RA=FORM=CU64, INIT={3=>0,others=>0}, VA=init
A2100 A_SUT_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={3=>0,others=>0}, VA=init
A2101 A_SUT_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={3=>0,others=>0}, VA=init
P2102 S_SUT_HCT_CFG
E12 0 3140
V2103 S_SUT_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=0, VA=init,
E12 0 3140
V2104 S_SUT_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=A_SUT_DEVICE_CFG, VA=init,
E12 0 3140
V2105 S_SUT_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=256, VA=init,
E12 0 3140
V2106 S_SUT_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=A_SUT_HW_INTERFACE_CFG, VA=init,
E12 0 3140
V2107 S_SUT_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=0, VA=init,
E12 0 3140
V2108 S_SUT_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 3140
V2109 S_SUT_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 3140
V2110 S_SUT_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 3140
V2111 S_SUT_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 3140
V2112 S_SUT_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=0, VA=init,
E12 0 3140
V2113 S_SUT_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=0, VA=init,
E12 0 3140
V2114 S_SUT_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=0, VA=init,
E12 0 3140
V2115 S_SUT_HCT_CFG.I_ARINC_A429_LABEL_TEST RA=FORM=CU64, INIT=0, VA=init,
P2116
P2117 S_SUT_DRV_CFG
E12 0 3145
V2118 S_SUT_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=63, VA=init,
E12 0 3145
V2119 S_SUT_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 3145
V2120 S_SUT_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 3145
V2121 S_SUT_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
A2122 S_SUT_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=((T_PTR)0), VA=init
P2123
E12 0 3148
V2124 P_A429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_DRV_CFG, VA=init,
P2125 S_SUT_A429_MCB
E12 0 3159
V2126 S_SUT_A429_MCB.P_A429_HCT RA=FORM=CH0, INIT=&S_SUT_HCT_CFG, VA=init,
E12 0 3159
V2127 S_SUT_A429_MCB.P_A429_MCT RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 3159
V2128 S_SUT_A429_MCB.P_A429_HISS RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 3159
V2129 S_SUT_A429_MCB.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 3159
V2130 S_SUT_A429_MCB.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
A2131 S_SUT_A429_MCB.A_SPARE[0..2] RA=FORM=CU64, INIT=0, VA=init
P2132
E12 0 3163
V2133 P_A429_MCB RA=FORM=CH0, INIT=&S_SUT_A429_MCB, VA=init,
E12 0 3164
V2134 P_A429_PCT RA=FORM=CH0, INIT=&S_SUT_A429_PCT, VA=init,
E12 0 3173
V2135 I_PARTITION_ID RA=FORM=CU64, INIT=1, VA=init,
E15 0 257
U2136  ENV_A429_DBS_INIT_PCB_SPL
E12 0 258
E12 0 261
E12 0 263
E12 0 265
E12 0 268
A2137 A_SUT_WRITE_DESC_1[0..3] RA=FORM=CU64, INIT={others=>286331153UL}, VA=init
E12 0 270
A2138 A_SUT_WRITE_DESC_2[0..3] RA=FORM=CU64, INIT={others=>572662306UL}, VA=init
E12 0 272
A2139 A_SUT_WRITE_DESC_3[0..3] RA=FORM=CU64, INIT={others=>858993459UL}, VA=init
E12 0 274
A2140 A_SUT_WRITE_DESC_4[0..3] RA=FORM=CU64, INIT={others=>1145324612UL}, VA=init
E12 0 276
A2141 A_SUT_WRITE_DESC_5[0..3] RA=FORM=CU64, INIT={others=>1431655765UL}, VA=init
E12 0 278
A2142 A_SUT_WRITE_DESC_6[0..3] RA=FORM=CU64, INIT={others=>1717986918UL}, VA=init
E12 0 280
A2143 A_SUT_WRITE_DESC_7[0..3] RA=FORM=CU64, INIT={others=>2004318071UL}, VA=init
E12 0 282
A2144 A_SUT_WRITE_DESC_8[0..3] RA=FORM=CU64, INIT={others=>2290649224UL}, VA=init
E12 0 284
A2145 A_SUT_WRITE_DESC_9[0..3] RA=FORM=CU64, INIT={others=>2576980377UL}, VA=init
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 290
E12 0 298
V2146 S_SUT_QPRT_CFG.I_NB_QPRT_LANES RA=FORM=CU64, INIT=12, VA=init,
E12 0 298
V2147 S_SUT_QPRT_CFG.P_QPRT_LANE_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 298
V2148 S_SUT_QPRT_CFG.I_NB_QPRT_DATA RA=FORM=CU64, INIT=0, VA=init,
E12 0 298
V2149 S_SUT_QPRT_CFG.P_QPRT_DATA_CFG RA=FORM=CH0, INIT=((T_PTR)0), VA=init,
E12 0 304
E12 0 304
E12 0 304
E12 0 304
E12 0 306
E12 0 309
E12 0 314
V2150 S_SUT_LANE_CFG.E_LANE_DIRECTION RA=FORM=CU0, INIT=K_A653_DRV_SOURCE, VA=init,
E12 0 314
V2151 S_SUT_LANE_CFG.I_NB_FDS RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V2152 S_SUT_LANE_CFG.I_FDS_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 314
V2153 S_SUT_LANE_CFG.I_SPARE RA=FORM=CU64, INIT=0, VA=init,
E12 0 317
E12 0 320
E12 0 320
E12 0 320
E12 0 323
E12 0 326
E12 0 327
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 333
E12 0 335
E12 0 335
E12 0 338
E12 0 338
E12 0 339
E12 0 343
E12 0 343
E12 0 343
E12 0 343
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 347
E12 0 350
E12 0 350
E12 0 350
E12 0 350
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 355
E12 0 358
E12 0 358
E12 0 358
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 361
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
E12 0 367
