# FFT-16-point
RTL implementation of a 16-point FFT in Verilog using pipelined architecture. Designed for FPGA deployment with optimized butterfly units and twiddle factor management. Supports fixed-point arithmetic and verified through simulation testbenches.
