
l_gw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1b4  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  0800c2ec  0800c2ec  0000d2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c5fc  0800c5fc  0000e01c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c5fc  0800c5fc  0000d5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c604  0800c604  0000e01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c604  0800c604  0000d604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c608  0800c608  0000d608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  0800c60c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c4  2000001c  0800c628  0000e01c  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  200006e0  0800c628  0000e6e0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000e01c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022f07  00000000  00000000  0000e046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000057ed  00000000  00000000  00030f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002240  00000000  00000000  00036740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000019ef  00000000  00000000  00038980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002152d  00000000  00000000  0003a36f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024d32  00000000  00000000  0005b89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bd5c1  00000000  00000000  000805ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013db8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008e48  00000000  00000000  0013dbd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  00146a1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000001c 	.word	0x2000001c
 8000154:	00000000 	.word	0x00000000
 8000158:	0800c2d4 	.word	0x0800c2d4

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000020 	.word	0x20000020
 8000174:	0800c2d4 	.word	0x0800c2d4

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295
 8000198:	f04f 30ff 	movne.w	r0, #4294967295
 800019c:	f000 b988 	b.w	80004b0 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f000 f806 	bl	80001b8 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__udivmoddi4>:
 80001b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001bc:	9d08      	ldr	r5, [sp, #32]
 80001be:	468e      	mov	lr, r1
 80001c0:	4604      	mov	r4, r0
 80001c2:	4688      	mov	r8, r1
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d14a      	bne.n	800025e <__udivmoddi4+0xa6>
 80001c8:	428a      	cmp	r2, r1
 80001ca:	4617      	mov	r7, r2
 80001cc:	d962      	bls.n	8000294 <__udivmoddi4+0xdc>
 80001ce:	fab2 f682 	clz	r6, r2
 80001d2:	b14e      	cbz	r6, 80001e8 <__udivmoddi4+0x30>
 80001d4:	f1c6 0320 	rsb	r3, r6, #32
 80001d8:	fa01 f806 	lsl.w	r8, r1, r6
 80001dc:	fa20 f303 	lsr.w	r3, r0, r3
 80001e0:	40b7      	lsls	r7, r6
 80001e2:	ea43 0808 	orr.w	r8, r3, r8
 80001e6:	40b4      	lsls	r4, r6
 80001e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001ec:	fa1f fc87 	uxth.w	ip, r7
 80001f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001f4:	0c23      	lsrs	r3, r4, #16
 80001f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80001fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000202:	429a      	cmp	r2, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x62>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f101 30ff 	add.w	r0, r1, #4294967295
 800020c:	f080 80ea 	bcs.w	80003e4 <__udivmoddi4+0x22c>
 8000210:	429a      	cmp	r2, r3
 8000212:	f240 80e7 	bls.w	80003e4 <__udivmoddi4+0x22c>
 8000216:	3902      	subs	r1, #2
 8000218:	443b      	add	r3, r7
 800021a:	1a9a      	subs	r2, r3, r2
 800021c:	b2a3      	uxth	r3, r4
 800021e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000222:	fb0e 2210 	mls	r2, lr, r0, r2
 8000226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800022a:	fb00 fc0c 	mul.w	ip, r0, ip
 800022e:	459c      	cmp	ip, r3
 8000230:	d909      	bls.n	8000246 <__udivmoddi4+0x8e>
 8000232:	18fb      	adds	r3, r7, r3
 8000234:	f100 32ff 	add.w	r2, r0, #4294967295
 8000238:	f080 80d6 	bcs.w	80003e8 <__udivmoddi4+0x230>
 800023c:	459c      	cmp	ip, r3
 800023e:	f240 80d3 	bls.w	80003e8 <__udivmoddi4+0x230>
 8000242:	443b      	add	r3, r7
 8000244:	3802      	subs	r0, #2
 8000246:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800024a:	eba3 030c 	sub.w	r3, r3, ip
 800024e:	2100      	movs	r1, #0
 8000250:	b11d      	cbz	r5, 800025a <__udivmoddi4+0xa2>
 8000252:	40f3      	lsrs	r3, r6
 8000254:	2200      	movs	r2, #0
 8000256:	e9c5 3200 	strd	r3, r2, [r5]
 800025a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025e:	428b      	cmp	r3, r1
 8000260:	d905      	bls.n	800026e <__udivmoddi4+0xb6>
 8000262:	b10d      	cbz	r5, 8000268 <__udivmoddi4+0xb0>
 8000264:	e9c5 0100 	strd	r0, r1, [r5]
 8000268:	2100      	movs	r1, #0
 800026a:	4608      	mov	r0, r1
 800026c:	e7f5      	b.n	800025a <__udivmoddi4+0xa2>
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d146      	bne.n	8000304 <__udivmoddi4+0x14c>
 8000276:	4573      	cmp	r3, lr
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xc8>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 8105 	bhi.w	800048a <__udivmoddi4+0x2d2>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb6e 0203 	sbc.w	r2, lr, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4690      	mov	r8, r2
 800028a:	2d00      	cmp	r5, #0
 800028c:	d0e5      	beq.n	800025a <__udivmoddi4+0xa2>
 800028e:	e9c5 4800 	strd	r4, r8, [r5]
 8000292:	e7e2      	b.n	800025a <__udivmoddi4+0xa2>
 8000294:	2a00      	cmp	r2, #0
 8000296:	f000 8090 	beq.w	80003ba <__udivmoddi4+0x202>
 800029a:	fab2 f682 	clz	r6, r2
 800029e:	2e00      	cmp	r6, #0
 80002a0:	f040 80a4 	bne.w	80003ec <__udivmoddi4+0x234>
 80002a4:	1a8a      	subs	r2, r1, r2
 80002a6:	0c03      	lsrs	r3, r0, #16
 80002a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ac:	b280      	uxth	r0, r0
 80002ae:	b2bc      	uxth	r4, r7
 80002b0:	2101      	movs	r1, #1
 80002b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002be:	fb04 f20c 	mul.w	r2, r4, ip
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d907      	bls.n	80002d6 <__udivmoddi4+0x11e>
 80002c6:	18fb      	adds	r3, r7, r3
 80002c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002cc:	d202      	bcs.n	80002d4 <__udivmoddi4+0x11c>
 80002ce:	429a      	cmp	r2, r3
 80002d0:	f200 80e0 	bhi.w	8000494 <__udivmoddi4+0x2dc>
 80002d4:	46c4      	mov	ip, r8
 80002d6:	1a9b      	subs	r3, r3, r2
 80002d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80002dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80002e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002e4:	fb02 f404 	mul.w	r4, r2, r4
 80002e8:	429c      	cmp	r4, r3
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0x144>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x142>
 80002f4:	429c      	cmp	r4, r3
 80002f6:	f200 80ca 	bhi.w	800048e <__udivmoddi4+0x2d6>
 80002fa:	4602      	mov	r2, r0
 80002fc:	1b1b      	subs	r3, r3, r4
 80002fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000302:	e7a5      	b.n	8000250 <__udivmoddi4+0x98>
 8000304:	f1c1 0620 	rsb	r6, r1, #32
 8000308:	408b      	lsls	r3, r1
 800030a:	fa22 f706 	lsr.w	r7, r2, r6
 800030e:	431f      	orrs	r7, r3
 8000310:	fa0e f401 	lsl.w	r4, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fa2e fe06 	lsr.w	lr, lr, r6
 800031c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000320:	4323      	orrs	r3, r4
 8000322:	fa00 f801 	lsl.w	r8, r0, r1
 8000326:	fa1f fc87 	uxth.w	ip, r7
 800032a:	fbbe f0f9 	udiv	r0, lr, r9
 800032e:	0c1c      	lsrs	r4, r3, #16
 8000330:	fb09 ee10 	mls	lr, r9, r0, lr
 8000334:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000338:	fb00 fe0c 	mul.w	lr, r0, ip
 800033c:	45a6      	cmp	lr, r4
 800033e:	fa02 f201 	lsl.w	r2, r2, r1
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x1a0>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 3aff 	add.w	sl, r0, #4294967295
 800034a:	f080 809c 	bcs.w	8000486 <__udivmoddi4+0x2ce>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f240 8099 	bls.w	8000486 <__udivmoddi4+0x2ce>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 040e 	sub.w	r4, r4, lr
 800035c:	fa1f fe83 	uxth.w	lr, r3
 8000360:	fbb4 f3f9 	udiv	r3, r4, r9
 8000364:	fb09 4413 	mls	r4, r9, r3, r4
 8000368:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800036c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000370:	45a4      	cmp	ip, r4
 8000372:	d908      	bls.n	8000386 <__udivmoddi4+0x1ce>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f103 3eff 	add.w	lr, r3, #4294967295
 800037a:	f080 8082 	bcs.w	8000482 <__udivmoddi4+0x2ca>
 800037e:	45a4      	cmp	ip, r4
 8000380:	d97f      	bls.n	8000482 <__udivmoddi4+0x2ca>
 8000382:	3b02      	subs	r3, #2
 8000384:	443c      	add	r4, r7
 8000386:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800038a:	eba4 040c 	sub.w	r4, r4, ip
 800038e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000392:	4564      	cmp	r4, ip
 8000394:	4673      	mov	r3, lr
 8000396:	46e1      	mov	r9, ip
 8000398:	d362      	bcc.n	8000460 <__udivmoddi4+0x2a8>
 800039a:	d05f      	beq.n	800045c <__udivmoddi4+0x2a4>
 800039c:	b15d      	cbz	r5, 80003b6 <__udivmoddi4+0x1fe>
 800039e:	ebb8 0203 	subs.w	r2, r8, r3
 80003a2:	eb64 0409 	sbc.w	r4, r4, r9
 80003a6:	fa04 f606 	lsl.w	r6, r4, r6
 80003aa:	fa22 f301 	lsr.w	r3, r2, r1
 80003ae:	431e      	orrs	r6, r3
 80003b0:	40cc      	lsrs	r4, r1
 80003b2:	e9c5 6400 	strd	r6, r4, [r5]
 80003b6:	2100      	movs	r1, #0
 80003b8:	e74f      	b.n	800025a <__udivmoddi4+0xa2>
 80003ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80003be:	0c01      	lsrs	r1, r0, #16
 80003c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003ca:	463b      	mov	r3, r7
 80003cc:	4638      	mov	r0, r7
 80003ce:	463c      	mov	r4, r7
 80003d0:	46b8      	mov	r8, r7
 80003d2:	46be      	mov	lr, r7
 80003d4:	2620      	movs	r6, #32
 80003d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003da:	eba2 0208 	sub.w	r2, r2, r8
 80003de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003e2:	e766      	b.n	80002b2 <__udivmoddi4+0xfa>
 80003e4:	4601      	mov	r1, r0
 80003e6:	e718      	b.n	800021a <__udivmoddi4+0x62>
 80003e8:	4610      	mov	r0, r2
 80003ea:	e72c      	b.n	8000246 <__udivmoddi4+0x8e>
 80003ec:	f1c6 0220 	rsb	r2, r6, #32
 80003f0:	fa2e f302 	lsr.w	r3, lr, r2
 80003f4:	40b7      	lsls	r7, r6
 80003f6:	40b1      	lsls	r1, r6
 80003f8:	fa20 f202 	lsr.w	r2, r0, r2
 80003fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000400:	430a      	orrs	r2, r1
 8000402:	fbb3 f8fe 	udiv	r8, r3, lr
 8000406:	b2bc      	uxth	r4, r7
 8000408:	fb0e 3318 	mls	r3, lr, r8, r3
 800040c:	0c11      	lsrs	r1, r2, #16
 800040e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000412:	fb08 f904 	mul.w	r9, r8, r4
 8000416:	40b0      	lsls	r0, r6
 8000418:	4589      	cmp	r9, r1
 800041a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800041e:	b280      	uxth	r0, r0
 8000420:	d93e      	bls.n	80004a0 <__udivmoddi4+0x2e8>
 8000422:	1879      	adds	r1, r7, r1
 8000424:	f108 3cff 	add.w	ip, r8, #4294967295
 8000428:	d201      	bcs.n	800042e <__udivmoddi4+0x276>
 800042a:	4589      	cmp	r9, r1
 800042c:	d81f      	bhi.n	800046e <__udivmoddi4+0x2b6>
 800042e:	eba1 0109 	sub.w	r1, r1, r9
 8000432:	fbb1 f9fe 	udiv	r9, r1, lr
 8000436:	fb09 f804 	mul.w	r8, r9, r4
 800043a:	fb0e 1119 	mls	r1, lr, r9, r1
 800043e:	b292      	uxth	r2, r2
 8000440:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000444:	4542      	cmp	r2, r8
 8000446:	d229      	bcs.n	800049c <__udivmoddi4+0x2e4>
 8000448:	18ba      	adds	r2, r7, r2
 800044a:	f109 31ff 	add.w	r1, r9, #4294967295
 800044e:	d2c4      	bcs.n	80003da <__udivmoddi4+0x222>
 8000450:	4542      	cmp	r2, r8
 8000452:	d2c2      	bcs.n	80003da <__udivmoddi4+0x222>
 8000454:	f1a9 0102 	sub.w	r1, r9, #2
 8000458:	443a      	add	r2, r7
 800045a:	e7be      	b.n	80003da <__udivmoddi4+0x222>
 800045c:	45f0      	cmp	r8, lr
 800045e:	d29d      	bcs.n	800039c <__udivmoddi4+0x1e4>
 8000460:	ebbe 0302 	subs.w	r3, lr, r2
 8000464:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000468:	3801      	subs	r0, #1
 800046a:	46e1      	mov	r9, ip
 800046c:	e796      	b.n	800039c <__udivmoddi4+0x1e4>
 800046e:	eba7 0909 	sub.w	r9, r7, r9
 8000472:	4449      	add	r1, r9
 8000474:	f1a8 0c02 	sub.w	ip, r8, #2
 8000478:	fbb1 f9fe 	udiv	r9, r1, lr
 800047c:	fb09 f804 	mul.w	r8, r9, r4
 8000480:	e7db      	b.n	800043a <__udivmoddi4+0x282>
 8000482:	4673      	mov	r3, lr
 8000484:	e77f      	b.n	8000386 <__udivmoddi4+0x1ce>
 8000486:	4650      	mov	r0, sl
 8000488:	e766      	b.n	8000358 <__udivmoddi4+0x1a0>
 800048a:	4608      	mov	r0, r1
 800048c:	e6fd      	b.n	800028a <__udivmoddi4+0xd2>
 800048e:	443b      	add	r3, r7
 8000490:	3a02      	subs	r2, #2
 8000492:	e733      	b.n	80002fc <__udivmoddi4+0x144>
 8000494:	f1ac 0c02 	sub.w	ip, ip, #2
 8000498:	443b      	add	r3, r7
 800049a:	e71c      	b.n	80002d6 <__udivmoddi4+0x11e>
 800049c:	4649      	mov	r1, r9
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x222>
 80004a0:	eba1 0109 	sub.w	r1, r1, r9
 80004a4:	46c4      	mov	ip, r8
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	e7c4      	b.n	800043a <__udivmoddi4+0x282>

080004b0 <__aeabi_idiv0>:
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop

080004b4 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b083      	sub	sp, #12
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80004bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80004c4:	f023 0218 	bic.w	r2, r3, #24
 80004c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	4313      	orrs	r3, r2
 80004d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80004d4:	bf00      	nop
 80004d6:	370c      	adds	r7, #12
 80004d8:	46bd      	mov	sp, r7
 80004da:	bc80      	pop	{r7}
 80004dc:	4770      	bx	lr

080004de <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004de:	b480      	push	{r7}
 80004e0:	b085      	sub	sp, #20
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80004e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	4313      	orrs	r3, r2
 80004f4:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80004f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	4013      	ands	r3, r2
 8000500:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000502:	68fb      	ldr	r3, [r7, #12]
}
 8000504:	bf00      	nop
 8000506:	3714      	adds	r7, #20
 8000508:	46bd      	mov	sp, r7
 800050a:	bc80      	pop	{r7}
 800050c:	4770      	bx	lr

0800050e <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800050e:	b480      	push	{r7}
 8000510:	b085      	sub	sp, #20
 8000512:	af00      	add	r7, sp, #0
 8000514:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000516:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800051a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800051c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4313      	orrs	r3, r2
 8000524:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000526:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800052a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	4013      	ands	r3, r2
 8000530:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000532:	68fb      	ldr	r3, [r7, #12]
}
 8000534:	bf00      	nop
 8000536:	3714      	adds	r7, #20
 8000538:	46bd      	mov	sp, r7
 800053a:	bc80      	pop	{r7}
 800053c:	4770      	bx	lr
	...

08000540 <LL_SYSCFG_EnableFastModePlus>:
  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2
  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 8000548:	4b05      	ldr	r3, [pc, #20]	@ (8000560 <LL_SYSCFG_EnableFastModePlus+0x20>)
 800054a:	685a      	ldr	r2, [r3, #4]
 800054c:	4904      	ldr	r1, [pc, #16]	@ (8000560 <LL_SYSCFG_EnableFastModePlus+0x20>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4313      	orrs	r3, r2
 8000552:	604b      	str	r3, [r1, #4]
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	bc80      	pop	{r7}
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	40010000 	.word	0x40010000

08000564 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000568:	f001 fa26 	bl	80019b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056c:	f000 f812 	bl	8000594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000570:	f000 fa18 	bl	80009a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000574:	f000 fa04 	bl	8000980 <MX_DMA_Init>
  MX_SPI1_Init();
 8000578:	f000 f9b2 	bl	80008e0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800057c:	f000 f90a 	bl	8000794 <MX_USART1_UART_Init>
  MX_SubGHz_Phy_Init();
 8000580:	f00a fd61 	bl	800b046 <MX_SubGHz_Phy_Init>
  MX_LPUART1_UART_Init();
 8000584:	f000 f8b2 	bl	80006ec <MX_LPUART1_UART_Init>
  MX_ADC_Init();
 8000588:	f000 f862 	bl	8000650 <MX_ADC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_SubGHz_Phy_Process();
 800058c:	f00a fd63 	bl	800b056 <MX_SubGHz_Phy_Process>
 8000590:	e7fc      	b.n	800058c <main+0x28>
	...

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b09a      	sub	sp, #104	@ 0x68
 8000598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059a:	f107 0320 	add.w	r3, r7, #32
 800059e:	2248      	movs	r2, #72	@ 0x48
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f00b fe6a 	bl	800c27c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a8:	f107 0308 	add.w	r3, r7, #8
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
 80005b6:	611a      	str	r2, [r3, #16]
 80005b8:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005ba:	f002 fc3b 	bl	8002e34 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80005be:	2000      	movs	r0, #0
 80005c0:	f7ff ff78 	bl	80004b4 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005c4:	4b21      	ldr	r3, [pc, #132]	@ (800064c <SystemClock_Config+0xb8>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80005cc:	4a1f      	ldr	r2, [pc, #124]	@ (800064c <SystemClock_Config+0xb8>)
 80005ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80005d2:	6013      	str	r3, [r2, #0]
 80005d4:	4b1d      	ldr	r3, [pc, #116]	@ (800064c <SystemClock_Config+0xb8>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 80005e0:	2326      	movs	r3, #38	@ 0x26
 80005e2:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005e4:	2381      	movs	r3, #129	@ 0x81
 80005e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005ec:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005ee:	2301      	movs	r3, #1
 80005f0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005f2:	2340      	movs	r3, #64	@ 0x40
 80005f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80005f6:	2300      	movs	r3, #0
 80005f8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 80005fa:	2380      	movs	r3, #128	@ 0x80
 80005fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005fe:	2300      	movs	r3, #0
 8000600:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000602:	f107 0320 	add.w	r3, r7, #32
 8000606:	4618      	mov	r0, r3
 8000608:	f002 ff60 	bl	80034cc <HAL_RCC_OscConfig>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000612:	f000 fa8b 	bl	8000b2c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000616:	234f      	movs	r3, #79	@ 0x4f
 8000618:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800061e:	2300      	movs	r3, #0
 8000620:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000622:	2300      	movs	r3, #0
 8000624:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000626:	2300      	movs	r3, #0
 8000628:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800062e:	f107 0308 	add.w	r3, r7, #8
 8000632:	2100      	movs	r1, #0
 8000634:	4618      	mov	r0, r3
 8000636:	f003 facb 	bl	8003bd0 <HAL_RCC_ClockConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000640:	f000 fa74 	bl	8000b2c <Error_Handler>
  }
}
 8000644:	bf00      	nop
 8000646:	3768      	adds	r7, #104	@ 0x68
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	58000400 	.word	0x58000400

08000650 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
void MX_ADC_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000654:	4b23      	ldr	r3, [pc, #140]	@ (80006e4 <MX_ADC_Init+0x94>)
 8000656:	4a24      	ldr	r2, [pc, #144]	@ (80006e8 <MX_ADC_Init+0x98>)
 8000658:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 800065a:	4b22      	ldr	r3, [pc, #136]	@ (80006e4 <MX_ADC_Init+0x94>)
 800065c:	f44f 1210 	mov.w	r2, #2359296	@ 0x240000
 8000660:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000662:	4b20      	ldr	r3, [pc, #128]	@ (80006e4 <MX_ADC_Init+0x94>)
 8000664:	2200      	movs	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000668:	4b1e      	ldr	r3, [pc, #120]	@ (80006e4 <MX_ADC_Init+0x94>)
 800066a:	2200      	movs	r2, #0
 800066c:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800066e:	4b1d      	ldr	r3, [pc, #116]	@ (80006e4 <MX_ADC_Init+0x94>)
 8000670:	2200      	movs	r2, #0
 8000672:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000674:	4b1b      	ldr	r3, [pc, #108]	@ (80006e4 <MX_ADC_Init+0x94>)
 8000676:	2204      	movs	r2, #4
 8000678:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800067a:	4b1a      	ldr	r3, [pc, #104]	@ (80006e4 <MX_ADC_Init+0x94>)
 800067c:	2200      	movs	r2, #0
 800067e:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000680:	4b18      	ldr	r3, [pc, #96]	@ (80006e4 <MX_ADC_Init+0x94>)
 8000682:	2200      	movs	r2, #0
 8000684:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000686:	4b17      	ldr	r3, [pc, #92]	@ (80006e4 <MX_ADC_Init+0x94>)
 8000688:	2200      	movs	r2, #0
 800068a:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 800068c:	4b15      	ldr	r3, [pc, #84]	@ (80006e4 <MX_ADC_Init+0x94>)
 800068e:	2201      	movs	r2, #1
 8000690:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000692:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <MX_ADC_Init+0x94>)
 8000694:	2200      	movs	r2, #0
 8000696:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800069a:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <MX_ADC_Init+0x94>)
 800069c:	2200      	movs	r2, #0
 800069e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006a0:	4b10      	ldr	r3, [pc, #64]	@ (80006e4 <MX_ADC_Init+0x94>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 80006a6:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <MX_ADC_Init+0x94>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006ae:	4b0d      	ldr	r3, [pc, #52]	@ (80006e4 <MX_ADC_Init+0x94>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80006b4:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <MX_ADC_Init+0x94>)
 80006b6:	2207      	movs	r2, #7
 80006b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80006ba:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <MX_ADC_Init+0x94>)
 80006bc:	2207      	movs	r2, #7
 80006be:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80006c0:	4b08      	ldr	r3, [pc, #32]	@ (80006e4 <MX_ADC_Init+0x94>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80006c8:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <MX_ADC_Init+0x94>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80006ce:	4805      	ldr	r0, [pc, #20]	@ (80006e4 <MX_ADC_Init+0x94>)
 80006d0:	f001 fa8c 	bl	8001bec <HAL_ADC_Init>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_ADC_Init+0x8e>
  {
    Error_Handler();
 80006da:	f000 fa27 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000038 	.word	0x20000038
 80006e8:	40012400 	.word	0x40012400

080006ec <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006f0:	4b26      	ldr	r3, [pc, #152]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 80006f2:	4a27      	ldr	r2, [pc, #156]	@ (8000790 <MX_LPUART1_UART_Init+0xa4>)
 80006f4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006f6:	4b25      	ldr	r3, [pc, #148]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 80006f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006fc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006fe:	4b23      	ldr	r3, [pc, #140]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000704:	4b21      	ldr	r3, [pc, #132]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800070a:	4b20      	ldr	r3, [pc, #128]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000710:	4b1e      	ldr	r3, [pc, #120]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000712:	220c      	movs	r2, #12
 8000714:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000716:	4b1d      	ldr	r3, [pc, #116]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000718:	2200      	movs	r2, #0
 800071a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800071c:	4b1b      	ldr	r3, [pc, #108]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 800071e:	2200      	movs	r2, #0
 8000720:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000722:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000724:	2200      	movs	r2, #0
 8000726:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000728:	4b18      	ldr	r3, [pc, #96]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 800072a:	2230      	movs	r2, #48	@ 0x30
 800072c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800072e:	4b17      	ldr	r3, [pc, #92]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000730:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000734:	63da      	str	r2, [r3, #60]	@ 0x3c
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000736:	4b15      	ldr	r3, [pc, #84]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000738:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800073c:	641a      	str	r2, [r3, #64]	@ 0x40
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800073e:	4b13      	ldr	r3, [pc, #76]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000740:	2200      	movs	r2, #0
 8000742:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000744:	4811      	ldr	r0, [pc, #68]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000746:	f005 f856 	bl	80057f6 <HAL_UART_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8000750:	f000 f9ec 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000754:	2100      	movs	r1, #0
 8000756:	480d      	ldr	r0, [pc, #52]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 8000758:	f007 f984 	bl	8007a64 <HAL_UARTEx_SetTxFifoThreshold>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8000762:	f000 f9e3 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000766:	2100      	movs	r1, #0
 8000768:	4808      	ldr	r0, [pc, #32]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 800076a:	f007 f9b9 	bl	8007ae0 <HAL_UARTEx_SetRxFifoThreshold>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000774:	f000 f9da 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000778:	4804      	ldr	r0, [pc, #16]	@ (800078c <MX_LPUART1_UART_Init+0xa0>)
 800077a:	f007 f93b 	bl	80079f4 <HAL_UARTEx_DisableFifoMode>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_LPUART1_UART_Init+0x9c>
  {
    Error_Handler();
 8000784:	f000 f9d2 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}
 800078c:	2000009c 	.word	0x2000009c
 8000790:	40008000 	.word	0x40008000

08000794 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000798:	4b26      	ldr	r3, [pc, #152]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 800079a:	4a27      	ldr	r2, [pc, #156]	@ (8000838 <MX_USART1_UART_Init+0xa4>)
 800079c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800079e:	4b25      	ldr	r3, [pc, #148]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007a0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80007a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007a6:	4b23      	ldr	r3, [pc, #140]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007ac:	4b21      	ldr	r3, [pc, #132]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007b2:	4b20      	ldr	r3, [pc, #128]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007ba:	220c      	movs	r2, #12
 80007bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007be:	4b1d      	ldr	r3, [pc, #116]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007d0:	4b18      	ldr	r3, [pc, #96]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80007d6:	4b17      	ldr	r3, [pc, #92]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007d8:	2230      	movs	r2, #48	@ 0x30
 80007da:	629a      	str	r2, [r3, #40]	@ 0x28
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80007dc:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80007e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80007e4:	4b13      	ldr	r3, [pc, #76]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007ea:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007ec:	4811      	ldr	r0, [pc, #68]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 80007ee:	f005 f802 	bl	80057f6 <HAL_UART_Init>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 80007f8:	f000 f998 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007fc:	2100      	movs	r1, #0
 80007fe:	480d      	ldr	r0, [pc, #52]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 8000800:	f007 f930 	bl	8007a64 <HAL_UARTEx_SetTxFifoThreshold>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 800080a:	f000 f98f 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800080e:	2100      	movs	r1, #0
 8000810:	4808      	ldr	r0, [pc, #32]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 8000812:	f007 f965 	bl	8007ae0 <HAL_UARTEx_SetRxFifoThreshold>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800081c:	f000 f986 	bl	8000b2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000820:	4804      	ldr	r0, [pc, #16]	@ (8000834 <MX_USART1_UART_Init+0xa0>)
 8000822:	f007 f8e7 	bl	80079f4 <HAL_UARTEx_DisableFifoMode>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_USART1_UART_Init+0x9c>
  {
    Error_Handler();
 800082c:	f000 f97e 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000130 	.word	0x20000130
 8000838:	40013800 	.word	0x40013800

0800083c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
void MX_RTC_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b08c      	sub	sp, #48	@ 0x30
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	222c      	movs	r2, #44	@ 0x2c
 8000846:	2100      	movs	r1, #0
 8000848:	4618      	mov	r0, r3
 800084a:	f00b fd17 	bl	800c27c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800084e:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <MX_RTC_Init+0x9c>)
 8000850:	4a22      	ldr	r2, [pc, #136]	@ (80008dc <MX_RTC_Init+0xa0>)
 8000852:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8000854:	4b20      	ldr	r3, [pc, #128]	@ (80008d8 <MX_RTC_Init+0x9c>)
 8000856:	221f      	movs	r2, #31
 8000858:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800085a:	4b1f      	ldr	r3, [pc, #124]	@ (80008d8 <MX_RTC_Init+0x9c>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000860:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <MX_RTC_Init+0x9c>)
 8000862:	2200      	movs	r2, #0
 8000864:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000866:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <MX_RTC_Init+0x9c>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_RTC_Init+0x9c>)
 800086e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000872:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000874:	4b18      	ldr	r3, [pc, #96]	@ (80008d8 <MX_RTC_Init+0x9c>)
 8000876:	2200      	movs	r2, #0
 8000878:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 800087a:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <MX_RTC_Init+0x9c>)
 800087c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000880:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000882:	4815      	ldr	r0, [pc, #84]	@ (80008d8 <MX_RTC_Init+0x9c>)
 8000884:	f003 fe60 	bl	8004548 <HAL_RTC_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 800088e:	f000 f94d 	bl	8000b2c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8000892:	4811      	ldr	r0, [pc, #68]	@ (80008d8 <MX_RTC_Init+0x9c>)
 8000894:	f004 f960 	bl	8004b58 <HAL_RTCEx_SetSSRU_IT>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800089e:	f000 f945 	bl	8000b2c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80008a2:	2300      	movs	r3, #0
 80008a4:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80008aa:	2300      	movs	r3, #0
 80008ac:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80008ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008b2:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80008b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2200      	movs	r2, #0
 80008be:	4619      	mov	r1, r3
 80008c0:	4805      	ldr	r0, [pc, #20]	@ (80008d8 <MX_RTC_Init+0x9c>)
 80008c2:	f003 fecd 	bl	8004660 <HAL_RTC_SetAlarm_IT>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80008cc:	f000 f92e 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	3730      	adds	r7, #48	@ 0x30
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20000224 	.word	0x20000224
 80008dc:	40002800 	.word	0x40002800

080008e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000954 <MX_SPI1_Init+0x74>)
 80008e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000958 <MX_SPI1_Init+0x78>)
 80008e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <MX_SPI1_Init+0x74>)
 80008ec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008f2:	4b18      	ldr	r3, [pc, #96]	@ (8000954 <MX_SPI1_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008f8:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <MX_SPI1_Init+0x74>)
 80008fa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80008fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000900:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <MX_SPI1_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000906:	4b13      	ldr	r3, [pc, #76]	@ (8000954 <MX_SPI1_Init+0x74>)
 8000908:	2200      	movs	r2, #0
 800090a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_SPI1_Init+0x74>)
 800090e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000912:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000914:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <MX_SPI1_Init+0x74>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800091a:	4b0e      	ldr	r3, [pc, #56]	@ (8000954 <MX_SPI1_Init+0x74>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000920:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <MX_SPI1_Init+0x74>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000926:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <MX_SPI1_Init+0x74>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800092c:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <MX_SPI1_Init+0x74>)
 800092e:	2207      	movs	r2, #7
 8000930:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000932:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <MX_SPI1_Init+0x74>)
 8000934:	2200      	movs	r2, #0
 8000936:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <MX_SPI1_Init+0x74>)
 800093a:	2208      	movs	r2, #8
 800093c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800093e:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_SPI1_Init+0x74>)
 8000940:	f004 f998 	bl	8004c74 <HAL_SPI_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800094a:	f000 f8ef 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	2000025c 	.word	0x2000025c
 8000958:	40013000 	.word	0x40013000

0800095c <MX_SUBGHZ_Init>:
  * @brief SUBGHZ Initialization Function
  * @param None
  * @retval None
  */
void MX_SUBGHZ_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_2;
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <MX_SUBGHZ_Init+0x20>)
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	@ (800097c <MX_SUBGHZ_Init+0x20>)
 8000968:	f004 faf2 	bl	8004f50 <HAL_SUBGHZ_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000972:	f000 f8db 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200002c0 	.word	0x200002c0

08000980 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000984:	2004      	movs	r0, #4
 8000986:	f7ff fdaa 	bl	80004de <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800098a:	2001      	movs	r0, #1
 800098c:	f7ff fda7 	bl	80004de <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000990:	2200      	movs	r2, #0
 8000992:	2100      	movs	r1, #0
 8000994:	200c      	movs	r0, #12
 8000996:	f001 fbb8 	bl	800210a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800099a:	200c      	movs	r0, #12
 800099c:	f001 fbcf 	bl	800213e <HAL_NVIC_EnableIRQ>

}
 80009a0:	bf00      	nop
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b8:	2002      	movs	r0, #2
 80009ba:	f7ff fda8 	bl	800050e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	2001      	movs	r0, #1
 80009c0:	f7ff fda5 	bl	800050e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c4:	2080      	movs	r0, #128	@ 0x80
 80009c6:	f7ff fda2 	bl	800050e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ca:	2004      	movs	r0, #4
 80009cc:	f7ff fd9f 	bl	800050e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25Q128_CS_GPIO_Port, W25Q128_CS_Pin, GPIO_PIN_SET);
 80009d0:	2201      	movs	r2, #1
 80009d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009d6:	4852      	ldr	r0, [pc, #328]	@ (8000b20 <MX_GPIO_Init+0x17c>)
 80009d8:	f002 f9f2 	bl	8002dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PWR_KEY_Pin|LED0_Pin|LED1_Pin|RF_TXEN_Pin
 80009dc:	2200      	movs	r2, #0
 80009de:	21f2      	movs	r1, #242	@ 0xf2
 80009e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e4:	f002 f9ec 	bl	8002dc0 <HAL_GPIO_WritePin>
                          |RF_RXEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CATM1_PWR_GPIO_Port, CATM1_PWR_Pin, GPIO_PIN_RESET);
 80009e8:	2200      	movs	r2, #0
 80009ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009ee:	484c      	ldr	r0, [pc, #304]	@ (8000b20 <MX_GPIO_Init+0x17c>)
 80009f0:	f002 f9e6 	bl	8002dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_EN_GPIO_Port, BT_EN_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009fa:	484a      	ldr	r0, [pc, #296]	@ (8000b24 <MX_GPIO_Init+0x180>)
 80009fc:	f002 f9e0 	bl	8002dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : W25Q128_CS_Pin */
  GPIO_InitStruct.Pin = W25Q128_CS_Pin;
 8000a00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a06:	2301      	movs	r3, #1
 8000a08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a0e:	2303      	movs	r3, #3
 8000a10:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(W25Q128_CS_GPIO_Port, &GPIO_InitStruct);
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	4619      	mov	r1, r3
 8000a16:	4842      	ldr	r0, [pc, #264]	@ (8000b20 <MX_GPIO_Init+0x17c>)
 8000a18:	f001 ffa4 	bl	8002964 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000a1c:	f641 4301 	movw	r3, #7169	@ 0x1c01
 8000a20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a22:	2303      	movs	r3, #3
 8000a24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a32:	f001 ff97 	bl	8002964 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_KEY_Pin LED0_Pin LED1_Pin RF_TXEN_Pin
                           RF_RXEN_Pin */
  GPIO_InitStruct.Pin = PWR_KEY_Pin|LED0_Pin|LED1_Pin|RF_TXEN_Pin
 8000a36:	23f2      	movs	r3, #242	@ 0xf2
 8000a38:	607b      	str	r3, [r7, #4]
                          |RF_RXEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a4e:	f001 ff89 	bl	8002964 <HAL_GPIO_Init>

  /*Configure GPIO pins : OP_KEY_Pin TEST_KEY_Pin */
  GPIO_InitStruct.Pin = OP_KEY_Pin|TEST_KEY_Pin;
 8000a52:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000a56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a58:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a62:	1d3b      	adds	r3, r7, #4
 8000a64:	4619      	mov	r1, r3
 8000a66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a6a:	f001 ff7b 	bl	8002964 <HAL_GPIO_Init>

  /*Configure GPIO pin : BATT_LVL_Pin */
  GPIO_InitStruct.Pin = BATT_LVL_Pin;
 8000a6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a74:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a78:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BATT_LVL_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	4619      	mov	r1, r3
 8000a82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a86:	f001 ff6d 	bl	8002964 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a8a:	2308      	movs	r3, #8
 8000a8c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4823      	ldr	r0, [pc, #140]	@ (8000b28 <MX_GPIO_Init+0x184>)
 8000a9c:	f001 ff62 	bl	8002964 <HAL_GPIO_Init>

  /*Configure GPIO pin : TH_Pin */
  GPIO_InitStruct.Pin = TH_Pin;
 8000aa0:	2304      	movs	r3, #4
 8000aa2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(TH_GPIO_Port, &GPIO_InitStruct);
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	4619      	mov	r1, r3
 8000ab0:	481b      	ldr	r0, [pc, #108]	@ (8000b20 <MX_GPIO_Init+0x17c>)
 8000ab2:	f001 ff57 	bl	8002964 <HAL_GPIO_Init>

  /*Configure GPIO pin : CATM1_PWR_Pin */
  GPIO_InitStruct.Pin = CATM1_PWR_Pin;
 8000ab6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000aba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abc:	2301      	movs	r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(CATM1_PWR_GPIO_Port, &GPIO_InitStruct);
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	4619      	mov	r1, r3
 8000acc:	4814      	ldr	r0, [pc, #80]	@ (8000b20 <MX_GPIO_Init+0x17c>)
 8000ace:	f001 ff49 	bl	8002964 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_EN_Pin */
  GPIO_InitStruct.Pin = BT_EN_Pin;
 8000ad2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BT_EN_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	480e      	ldr	r0, [pc, #56]	@ (8000b24 <MX_GPIO_Init+0x180>)
 8000aea:	f001 ff3b 	bl	8002964 <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB8);
 8000aee:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000af2:	f7ff fd25 	bl	8000540 <LL_SYSCFG_EnableFastModePlus>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2100      	movs	r1, #0
 8000afa:	2016      	movs	r0, #22
 8000afc:	f001 fb05 	bl	800210a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b00:	2016      	movs	r0, #22
 8000b02:	f001 fb1c 	bl	800213e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b06:	2200      	movs	r2, #0
 8000b08:	2100      	movs	r1, #0
 8000b0a:	2029      	movs	r0, #41	@ 0x29
 8000b0c:	f001 fafd 	bl	800210a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b10:	2029      	movs	r0, #41	@ 0x29
 8000b12:	f001 fb14 	bl	800213e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b16:	bf00      	nop
 8000b18:	3718      	adds	r7, #24
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	48000400 	.word	0x48000400
 8000b24:	48000800 	.word	0x48000800
 8000b28:	48001c00 	.word	0x48001c00

08000b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b30:	b672      	cpsid	i
}
 8000b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <Error_Handler+0x8>

08000b38 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8000b3c:	4b03      	ldr	r3, [pc, #12]	@ (8000b4c <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8000b3e:	2201      	movs	r2, #1
 8000b40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr
 8000b4c:	58000400 	.word	0x58000400

08000b50 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr

08000b5c <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bc80      	pop	{r7}
 8000b66:	4770      	bx	lr

08000b68 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8000b6c:	f000 ff90 	bl	8001a90 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8000b70:	f7ff ffe2 	bl	8000b38 <LL_PWR_ClearFlag_C1STOP_C1STB>
#if 0
  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
  /* USER CODE BEGIN EnterStopMode_3 */
#endif
  HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
 8000b74:	2001      	movs	r0, #1
 8000b76:	f002 f9ef 	bl	8002f58 <HAL_PWREx_EnterSTOP1Mode>
  /* USER CODE END EnterStopMode_3 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */
	SystemClock_Config();
 8000b82:	f7ff fd07 	bl	8000594 <SystemClock_Config>
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
#endif
  HAL_ResumeTick();
 8000b86:	f000 ff91 	bl	8001aac <HAL_ResumeTick>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8000b92:	f000 ff7d 	bl	8001a90 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000b96:	2101      	movs	r1, #1
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f002 f959 	bl	8002e50 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8000ba6:	f000 ff81 	bl	8001aac <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}

08000bae <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000bb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000bba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000bbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bc80      	pop	{r7}
 8000bcc:	4770      	bx	lr

08000bce <LL_AHB2_GRP1_EnableClock>:
{
 8000bce:	b480      	push	{r7}
 8000bd0:	b085      	sub	sp, #20
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000bd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bdc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4313      	orrs	r3, r2
 8000be4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000be6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000bea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	4013      	ands	r3, r2
 8000bf0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
}
 8000bf4:	bf00      	nop
 8000bf6:	3714      	adds	r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr

08000bfe <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	b085      	sub	sp, #20
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000c06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c0a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000c0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000c16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c1a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c22:	68fb      	ldr	r3, [r7, #12]
}
 8000c24:	bf00      	nop
 8000c26:	3714      	adds	r7, #20
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc80      	pop	{r7}
 8000c2c:	4770      	bx	lr

08000c2e <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3

  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	b085      	sub	sp, #20
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000c36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000c3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000c46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c52:	68fb      	ldr	r3, [r7, #12]
}
 8000c54:	bf00      	nop
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr

08000c5e <LL_APB1_GRP2_DisableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	b083      	sub	sp, #12
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8000c66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c74:	4013      	ands	r3, r2
 8000c76:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8000c78:	bf00      	nop
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bc80      	pop	{r7}
 8000c80:	4770      	bx	lr

08000c82 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c82:	b480      	push	{r7}
 8000c84:	b085      	sub	sp, #20
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c8e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000c90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c9e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
}
 8000ca8:	bf00      	nop
 8000caa:	3714      	adds	r7, #20
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr

08000cb2 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	b083      	sub	sp, #12
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000cba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cbe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	43db      	mvns	r3, r3
 8000cc4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000cc8:	4013      	ands	r3, r2
 8000cca:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8000ccc:	bf00      	nop
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr

08000cd6 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b085      	sub	sp, #20
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000cde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ce2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000ce4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000cee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cf2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
}
 8000cfc:	bf00      	nop
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr

08000d06 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d06:	b480      	push	{r7}
 8000d08:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr
	...

08000d14 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b090      	sub	sp, #64	@ 0x40
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d1c:	f107 0308 	add.w	r3, r7, #8
 8000d20:	2238      	movs	r2, #56	@ 0x38
 8000d22:	2100      	movs	r1, #0
 8000d24:	4618      	mov	r0, r3
 8000d26:	f00b faa9 	bl	800c27c <memset>
  if(hadc->Instance==ADC)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d64 <HAL_ADC_MspInit+0x50>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d113      	bne.n	8000d5c <HAL_ADC_MspInit+0x48>

    /* USER CODE END ADC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d34:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000d38:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 8000d3a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d3e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d40:	f107 0308 	add.w	r3, r7, #8
 8000d44:	4618      	mov	r0, r3
 8000d46:	f003 fae5 	bl	8004314 <HAL_RCCEx_PeriphCLKConfig>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <HAL_ADC_MspInit+0x40>
    {
      Error_Handler();
 8000d50:	f7ff feec 	bl	8000b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d54:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d58:	f7ff ff93 	bl	8000c82 <LL_APB2_GRP1_EnableClock>

    /* USER CODE END ADC_MspInit 1 */

  }

}
 8000d5c:	bf00      	nop
 8000d5e:	3740      	adds	r7, #64	@ 0x40
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40012400 	.word	0x40012400

08000d68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b096      	sub	sp, #88	@ 0x58
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d70:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d80:	f107 030c 	add.w	r3, r7, #12
 8000d84:	2238      	movs	r2, #56	@ 0x38
 8000d86:	2100      	movs	r1, #0
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f00b fa77 	bl	800c27c <memset>
  if(huart->Instance==LPUART1)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a48      	ldr	r2, [pc, #288]	@ (8000eb4 <HAL_UART_MspInit+0x14c>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d12e      	bne.n	8000df6 <HAL_UART_MspInit+0x8e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000d98:	2320      	movs	r3, #32
 8000d9a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 8000d9c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000da0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000da2:	f107 030c 	add.w	r3, r7, #12
 8000da6:	4618      	mov	r0, r3
 8000da8:	f003 fab4 	bl	8004314 <HAL_RCCEx_PeriphCLKConfig>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000db2:	f7ff febb 	bl	8000b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000db6:	2001      	movs	r0, #1
 8000db8:	f7ff ff39 	bl	8000c2e <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f7ff ff06 	bl	8000bce <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = CATM1_RX_Pin|CATM1_TX_Pin;
 8000dc2:	230c      	movs	r3, #12
 8000dc4:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000dd2:	2308      	movs	r3, #8
 8000dd4:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de0:	f001 fdc0 	bl	8002964 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2100      	movs	r1, #0
 8000de8:	2026      	movs	r0, #38	@ 0x26
 8000dea:	f001 f98e 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000dee:	2026      	movs	r0, #38	@ 0x26
 8000df0:	f001 f9a5 	bl	800213e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8000df4:	e05a      	b.n	8000eac <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART1)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a2f      	ldr	r2, [pc, #188]	@ (8000eb8 <HAL_UART_MspInit+0x150>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d155      	bne.n	8000eac <HAL_UART_MspInit+0x144>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e00:	2301      	movs	r3, #1
 8000e02:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8000e04:	4b2d      	ldr	r3, [pc, #180]	@ (8000ebc <HAL_UART_MspInit+0x154>)
 8000e06:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e08:	f107 030c 	add.w	r3, r7, #12
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f003 fa81 	bl	8004314 <HAL_RCCEx_PeriphCLKConfig>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <HAL_UART_MspInit+0xb4>
      Error_Handler();
 8000e18:	f7ff fe88 	bl	8000b2c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e1c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000e20:	f7ff ff2f 	bl	8000c82 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e24:	2002      	movs	r0, #2
 8000e26:	f7ff fed2 	bl	8000bce <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = BLE_TX_Pin|BLE_RX_Pin;
 8000e2a:	23c0      	movs	r3, #192	@ 0xc0
 8000e2c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e3a:	2307      	movs	r3, #7
 8000e3c:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000e42:	4619      	mov	r1, r3
 8000e44:	481e      	ldr	r0, [pc, #120]	@ (8000ec0 <HAL_UART_MspInit+0x158>)
 8000e46:	f001 fd8d 	bl	8002964 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8000e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e4c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ec8 <HAL_UART_MspInit+0x160>)
 8000e4e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8000e50:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e52:	2212      	movs	r2, #18
 8000e54:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e56:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e58:	2210      	movs	r2, #16
 8000e5a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e5c:	4b19      	ldr	r3, [pc, #100]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e62:	4b18      	ldr	r3, [pc, #96]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e64:	2280      	movs	r2, #128	@ 0x80
 8000e66:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e68:	4b16      	ldr	r3, [pc, #88]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e6e:	4b15      	ldr	r3, [pc, #84]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000e74:	4b13      	ldr	r3, [pc, #76]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e7a:	4b12      	ldr	r3, [pc, #72]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000e80:	4810      	ldr	r0, [pc, #64]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e82:	f001 f985 	bl	8002190 <HAL_DMA_Init>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <HAL_UART_MspInit+0x128>
      Error_Handler();
 8000e8c:	f7ff fe4e 	bl	8000b2c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4a0c      	ldr	r2, [pc, #48]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e94:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000e96:	4a0b      	ldr	r2, [pc, #44]	@ (8000ec4 <HAL_UART_MspInit+0x15c>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	2024      	movs	r0, #36	@ 0x24
 8000ea2:	f001 f932 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ea6:	2024      	movs	r0, #36	@ 0x24
 8000ea8:	f001 f949 	bl	800213e <HAL_NVIC_EnableIRQ>
}
 8000eac:	bf00      	nop
 8000eae:	3758      	adds	r7, #88	@ 0x58
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40008000 	.word	0x40008000
 8000eb8:	40013800 	.word	0x40013800
 8000ebc:	00030002 	.word	0x00030002
 8000ec0:	48000400 	.word	0x48000400
 8000ec4:	200001c4 	.word	0x200001c4
 8000ec8:	4002001c 	.word	0x4002001c

08000ecc <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==LPUART1)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a13      	ldr	r2, [pc, #76]	@ (8000f28 <HAL_UART_MspDeInit+0x5c>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d10b      	bne.n	8000ef6 <HAL_UART_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN LPUART1_MspDeInit 0 */

    /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8000ede:	2001      	movs	r0, #1
 8000ee0:	f7ff febd 	bl	8000c5e <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, CATM1_RX_Pin|CATM1_TX_Pin);
 8000ee4:	210c      	movs	r1, #12
 8000ee6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eea:	f001 fe9b 	bl	8002c24 <HAL_GPIO_DeInit>

    /* LPUART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8000eee:	2026      	movs	r0, #38	@ 0x26
 8000ef0:	f001 f933 	bl	800215a <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART1_MspDeInit 1 */

    /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8000ef4:	e014      	b.n	8000f20 <HAL_UART_MspDeInit+0x54>
  else if(huart->Instance==USART1)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a0c      	ldr	r2, [pc, #48]	@ (8000f2c <HAL_UART_MspDeInit+0x60>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d10f      	bne.n	8000f20 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART1_CLK_DISABLE();
 8000f00:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000f04:	f7ff fed5 	bl	8000cb2 <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, BLE_TX_Pin|BLE_RX_Pin);
 8000f08:	21c0      	movs	r1, #192	@ 0xc0
 8000f0a:	4809      	ldr	r0, [pc, #36]	@ (8000f30 <HAL_UART_MspDeInit+0x64>)
 8000f0c:	f001 fe8a 	bl	8002c24 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000f14:	4618      	mov	r0, r3
 8000f16:	f001 f9e3 	bl	80022e0 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000f1a:	2024      	movs	r0, #36	@ 0x24
 8000f1c:	f001 f91d 	bl	800215a <HAL_NVIC_DisableIRQ>
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40008000 	.word	0x40008000
 8000f2c:	40013800 	.word	0x40013800
 8000f30:	48000400 	.word	0x48000400

08000f34 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b090      	sub	sp, #64	@ 0x40
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f3c:	f107 0308 	add.w	r3, r7, #8
 8000f40:	2238      	movs	r2, #56	@ 0x38
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f00b f999 	bl	800c27c <memset>
  if(hrtc->Instance==RTC)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a16      	ldr	r2, [pc, #88]	@ (8000fa8 <HAL_RTC_MspInit+0x74>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d125      	bne.n	8000fa0 <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f58:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000f5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f60:	f107 0308 	add.w	r3, r7, #8
 8000f64:	4618      	mov	r0, r3
 8000f66:	f003 f9d5 	bl	8004314 <HAL_RCCEx_PeriphCLKConfig>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000f70:	f7ff fddc 	bl	8000b2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f74:	f7ff fe1b 	bl	8000bae <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000f78:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f7c:	f7ff fe3f 	bl	8000bfe <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2100      	movs	r1, #0
 8000f84:	2002      	movs	r0, #2
 8000f86:	f001 f8c0 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8000f8a:	2002      	movs	r0, #2
 8000f8c:	f001 f8d7 	bl	800213e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2100      	movs	r1, #0
 8000f94:	202a      	movs	r0, #42	@ 0x2a
 8000f96:	f001 f8b8 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000f9a:	202a      	movs	r0, #42	@ 0x2a
 8000f9c:	f001 f8cf 	bl	800213e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000fa0:	bf00      	nop
 8000fa2:	3740      	adds	r7, #64	@ 0x40
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40002800 	.word	0x40002800

08000fac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a0e      	ldr	r2, [pc, #56]	@ (8001004 <HAL_SPI_MspInit+0x58>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d116      	bne.n	8000ffc <HAL_SPI_MspInit+0x50>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fce:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000fd2:	f7ff fe56 	bl	8000c82 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	f7ff fdf9 	bl	8000bce <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000fdc:	2338      	movs	r3, #56	@ 0x38
 8000fde:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fec:	2305      	movs	r3, #5
 8000fee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4804      	ldr	r0, [pc, #16]	@ (8001008 <HAL_SPI_MspInit+0x5c>)
 8000ff8:	f001 fcb4 	bl	8002964 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000ffc:	bf00      	nop
 8000ffe:	3720      	adds	r7, #32
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40013000 	.word	0x40013000
 8001008:	48000400 	.word	0x48000400

0800100c <HAL_SUBGHZ_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsubghz: SUBGHZ handle pointer
  * @retval None
  */
void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* hsubghz)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN SUBGHZ_MspInit 0 */

    /* USER CODE END SUBGHZ_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001014:	2001      	movs	r0, #1
 8001016:	f7ff fe5e 	bl	8000cd6 <LL_APB3_GRP1_EnableClock>
    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2100      	movs	r1, #0
 800101e:	2032      	movs	r0, #50	@ 0x32
 8001020:	f001 f873 	bl	800210a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001024:	2032      	movs	r0, #50	@ 0x32
 8001026:	f001 f88a 	bl	800213e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SUBGHZ_MspInit 1 */

    /* USER CODE END SUBGHZ_MspInit 1 */

}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001032:	b480      	push	{r7}
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001036:	bf00      	nop
 8001038:	e7fd      	b.n	8001036 <NMI_Handler+0x4>

0800103a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800103e:	bf00      	nop
 8001040:	e7fd      	b.n	800103e <HardFault_Handler+0x4>

08001042 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001042:	b480      	push	{r7}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001046:	bf00      	nop
 8001048:	e7fd      	b.n	8001046 <MemManage_Handler+0x4>

0800104a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800104e:	bf00      	nop
 8001050:	e7fd      	b.n	800104e <BusFault_Handler+0x4>

08001052 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001056:	bf00      	nop
 8001058:	e7fd      	b.n	8001056 <UsageFault_Handler+0x4>

0800105a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr

08001066 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr

08001072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr

0800107e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001082:	f000 fcf3 	bl	8001a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001090:	4802      	ldr	r0, [pc, #8]	@ (800109c <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001092:	f003 fd9d 	bl	8004bd0 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000224 	.word	0x20000224

080010a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80010a4:	4802      	ldr	r0, [pc, #8]	@ (80010b0 <DMA1_Channel2_IRQHandler+0x10>)
 80010a6:	f001 faed 	bl	8002684 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	200001c4 	.word	0x200001c4

080010b4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [9:5] Interrupt.
  */
void EXTI9_5_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OP_KEY_Pin);
 80010b8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80010bc:	f001 fe98 	bl	8002df0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BATT_LVL_Pin);
 80010c0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010c4:	f001 fe94 	bl	8002df0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}

080010cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010d0:	4802      	ldr	r0, [pc, #8]	@ (80010dc <USART1_IRQHandler+0x10>)
 80010d2:	f004 fcad 	bl	8005a30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000130 	.word	0x20000130

080010e0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80010e4:	4802      	ldr	r0, [pc, #8]	@ (80010f0 <LPUART1_IRQHandler+0x10>)
 80010e6:	f004 fca3 	bl	8005a30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	2000009c 	.word	0x2000009c

080010f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TEST_KEY_Pin);
 80010f8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80010fc:	f001 fe78 	bl	8002df0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}

08001104 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <RTC_Alarm_IRQHandler+0x10>)
 800110a:	f003 fc11 	bl	8004930 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000224 	.word	0x20000224

08001118 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 800111c:	4802      	ldr	r0, [pc, #8]	@ (8001128 <SUBGHZ_Radio_IRQHandler+0x10>)
 800111e:	f004 f999 	bl	8005454 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200002c0 	.word	0x200002c0

0800112c <LL_RCC_SetClkAfterWakeFromStop>:
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800113e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4313      	orrs	r3, r2
 8001146:	608b      	str	r3, [r1, #8]
}
 8001148:	bf00      	nop
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	bc80      	pop	{r7}
 8001150:	4770      	bx	lr
	...

08001154 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001158:	2000      	movs	r0, #0
 800115a:	f7ff ffe7 	bl	800112c <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 800115e:	f00a fd19 	bl	800bb94 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <SystemApp_Init+0x38>)
 8001164:	2201      	movs	r2, #1
 8001166:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8001168:	f000 f88c 	bl	8001284 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 800116c:	f00a ffa2 	bl	800c0b4 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001170:	4807      	ldr	r0, [pc, #28]	@ (8001190 <SystemApp_Init+0x3c>)
 8001172:	f00a ffbb 	bl	800c0ec <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001176:	2002      	movs	r0, #2
 8001178:	f00a ffc6 	bl	800c108 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Init low power manager*/
  UTIL_LPM_Init();
 800117c:	f00a f812 	bl	800b1a4 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001180:	2101      	movs	r1, #1
 8001182:	2001      	movs	r0, #1
 8001184:	f00a f84e 	bl	800b224 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	200002cc 	.word	0x200002cc
 8001190:	080011a1 	.word	0x080011a1

08001194 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001198:	f00a f874 	bl	800b284 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}

080011a0 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af02      	add	r7, sp, #8
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80011aa:	f107 0308 	add.w	r3, r7, #8
 80011ae:	4618      	mov	r0, r3
 80011b0:	f00a f912 	bl	800b3d8 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011ba:	9200      	str	r2, [sp, #0]
 80011bc:	4a07      	ldr	r2, [pc, #28]	@ (80011dc <TimestampNow+0x3c>)
 80011be:	2110      	movs	r1, #16
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f000 f815 	bl	80011f0 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7fe ffd6 	bl	8000178 <strlen>
 80011cc:	4603      	mov	r3, r0
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80011d4:	bf00      	nop
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	0800c2ec 	.word	0x0800c2ec

080011e0 <UTIL_ADV_TRACE_PostSendHook>:

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80011e4:	2100      	movs	r1, #0
 80011e6:	2002      	movs	r0, #2
 80011e8:	f009 ffec 	bl	800b1c4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80011f0:	b40c      	push	{r2, r3}
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b084      	sub	sp, #16
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	6078      	str	r0, [r7, #4]
 80011fa:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80011fc:	f107 031c 	add.w	r3, r7, #28
 8001200:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001202:	6839      	ldr	r1, [r7, #0]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f00a fa31 	bl	800b670 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001218:	b002      	add	sp, #8
 800121a:	4770      	bx	lr

0800121c <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <HAL_GetTick+0x24>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d002      	beq.n	8001234 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 800122e:	f000 f8f9 	bl	8001424 <TIMER_IF_GetTimerValue>
 8001232:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8001234:	687b      	ldr	r3, [r7, #4]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	200002cc 	.word	0x200002cc

08001244 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4618      	mov	r0, r3
 8001250:	f000 f96f 	bl	8001532 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001264:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <LL_EXTI_EnableIT_32_63+0x24>)
 8001266:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800126a:	4905      	ldr	r1, [pc, #20]	@ (8001280 <LL_EXTI_EnableIT_32_63+0x24>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4313      	orrs	r3, r2
 8001270:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	58000800 	.word	0x58000800

08001284 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  HAL_DBGMCU_DisableDBGSleepMode();
  HAL_DBGMCU_DisableDBGStopMode();
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8001288:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800128c:	f7ff ffe6 	bl	800125c <LL_EXTI_EnableIT_32_63>
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 8001290:	f000 fc1a 	bl	8001ac8 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8001294:	f000 fc1e 	bl	8001ad4 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8001298:	f000 fc22 	bl	8001ae0 <HAL_DBGMCU_EnableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}

080012a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr

080012ac <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(const RTC_TypeDef *RTCx)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
	...

080012c4 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80012ca:	2300      	movs	r3, #0
 80012cc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 80012ce:	4b14      	ldr	r3, [pc, #80]	@ (8001320 <TIMER_IF_Init+0x5c>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	f083 0301 	eor.w	r3, r3, #1
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d01b      	beq.n	8001314 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80012dc:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <TIMER_IF_Init+0x60>)
 80012de:	f04f 32ff 	mov.w	r2, #4294967295
 80012e2:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 80012e4:	f7ff faaa 	bl	800083c <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 80012e8:	f000 f856 	bl	8001398 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80012ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012f0:	480c      	ldr	r0, [pc, #48]	@ (8001324 <TIMER_IF_Init+0x60>)
 80012f2:	f003 fac1 	bl	8004878 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80012f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <TIMER_IF_Init+0x60>)
 80012f8:	f04f 32ff 	mov.w	r2, #4294967295
 80012fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80012fe:	4809      	ldr	r0, [pc, #36]	@ (8001324 <TIMER_IF_Init+0x60>)
 8001300:	f003 fbf8 	bl	8004af4 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8001304:	2000      	movs	r0, #0
 8001306:	f000 f9d3 	bl	80016b0 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800130a:	f000 f85f 	bl	80013cc <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 800130e:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <TIMER_IF_Init+0x5c>)
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8001314:	79fb      	ldrb	r3, [r7, #7]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200002cd 	.word	0x200002cd
 8001324:	20000224 	.word	0x20000224

08001328 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08e      	sub	sp, #56	@ 0x38
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8001336:	f107 0308 	add.w	r3, r7, #8
 800133a:	222c      	movs	r2, #44	@ 0x2c
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f00a ff9c 	bl	800c27c <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8001344:	f000 f828 	bl	8001398 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <TIMER_IF_StartTimer+0x68>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	4413      	add	r3, r2
 8001350:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001352:	2300      	movs	r3, #0
 8001354:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	43db      	mvns	r3, r3
 800135a:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800135c:	2300      	movs	r3, #0
 800135e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001360:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001364:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001366:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800136a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800136c:	f107 0308 	add.w	r3, r7, #8
 8001370:	2201      	movs	r2, #1
 8001372:	4619      	mov	r1, r3
 8001374:	4807      	ldr	r0, [pc, #28]	@ (8001394 <TIMER_IF_StartTimer+0x6c>)
 8001376:	f003 f973 	bl	8004660 <HAL_RTC_SetAlarm_IT>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8001380:	f7ff fbd4 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8001384:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8001388:	4618      	mov	r0, r3
 800138a:	3738      	adds	r7, #56	@ 0x38
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200002d0 	.word	0x200002d0
 8001394:	20000224 	.word	0x20000224

08001398 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800139e:	2300      	movs	r3, #0
 80013a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80013a2:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <TIMER_IF_StopTimer+0x2c>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80013a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013ac:	4806      	ldr	r0, [pc, #24]	@ (80013c8 <TIMER_IF_StopTimer+0x30>)
 80013ae:	f003 fa63 	bl	8004878 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80013b2:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <TIMER_IF_StopTimer+0x30>)
 80013b4:	f04f 32ff 	mov.w	r2, #4294967295
 80013b8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80013ba:	79fb      	ldrb	r3, [r7, #7]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40002800 	.word	0x40002800
 80013c8:	20000224 	.word	0x20000224

080013cc <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 80013d0:	f000 f98e 	bl	80016f0 <GetTimerTicks>
 80013d4:	4603      	mov	r3, r0
 80013d6:	4a03      	ldr	r2, [pc, #12]	@ (80013e4 <TIMER_IF_SetTimerContext+0x18>)
 80013d8:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80013da:	4b02      	ldr	r3, [pc, #8]	@ (80013e4 <TIMER_IF_SetTimerContext+0x18>)
 80013dc:	681b      	ldr	r3, [r3, #0]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200002d0 	.word	0x200002d0

080013e8 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80013ec:	4b02      	ldr	r3, [pc, #8]	@ (80013f8 <TIMER_IF_GetTimerContext+0x10>)
 80013ee:	681b      	ldr	r3, [r3, #0]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr
 80013f8:	200002d0 	.word	0x200002d0

080013fc <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8001406:	f000 f973 	bl	80016f0 <GetTimerTicks>
 800140a:	4602      	mov	r2, r0
 800140c:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <TIMER_IF_GetTimerElapsedTime+0x24>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8001414:	687b      	ldr	r3, [r7, #4]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	200002d0 	.word	0x200002d0

08001424 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <TIMER_IF_GetTimerValue+0x24>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d002      	beq.n	800143c <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8001436:	f000 f95b 	bl	80016f0 <GetTimerTicks>
 800143a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 800143c:	687b      	ldr	r3, [r7, #4]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200002cd 	.word	0x200002cd

0800144c <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8001456:	2303      	movs	r3, #3
 8001458:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 800145a:	687b      	ldr	r3, [r7, #4]
}
 800145c:	4618      	mov	r0, r3
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr

08001466 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8001466:	b5b0      	push	{r4, r5, r7, lr}
 8001468:	b084      	sub	sp, #16
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 800146e:	2100      	movs	r1, #0
 8001470:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	2000      	movs	r0, #0
 8001476:	460a      	mov	r2, r1
 8001478:	4603      	mov	r3, r0
 800147a:	0d95      	lsrs	r5, r2, #22
 800147c:	0294      	lsls	r4, r2, #10
 800147e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001482:	f04f 0300 	mov.w	r3, #0
 8001486:	4620      	mov	r0, r4
 8001488:	4629      	mov	r1, r5
 800148a:	f7fe fe7d 	bl	8000188 <__aeabi_uldivmod>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	4613      	mov	r3, r2
 8001494:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bdb0      	pop	{r4, r5, r7, pc}

080014a0 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80014a0:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80014aa:	2100      	movs	r1, #0
 80014ac:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	2000      	movs	r0, #0
 80014b2:	460c      	mov	r4, r1
 80014b4:	4605      	mov	r5, r0
 80014b6:	4620      	mov	r0, r4
 80014b8:	4629      	mov	r1, r5
 80014ba:	f04f 0a00 	mov.w	sl, #0
 80014be:	f04f 0b00 	mov.w	fp, #0
 80014c2:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80014c6:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80014ca:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80014ce:	4650      	mov	r0, sl
 80014d0:	4659      	mov	r1, fp
 80014d2:	1b02      	subs	r2, r0, r4
 80014d4:	eb61 0305 	sbc.w	r3, r1, r5
 80014d8:	f04f 0000 	mov.w	r0, #0
 80014dc:	f04f 0100 	mov.w	r1, #0
 80014e0:	0099      	lsls	r1, r3, #2
 80014e2:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80014e6:	0090      	lsls	r0, r2, #2
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	eb12 0804 	adds.w	r8, r2, r4
 80014f0:	eb43 0905 	adc.w	r9, r3, r5
 80014f4:	f04f 0200 	mov.w	r2, #0
 80014f8:	f04f 0300 	mov.w	r3, #0
 80014fc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001500:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001504:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001508:	4690      	mov	r8, r2
 800150a:	4699      	mov	r9, r3
 800150c:	4640      	mov	r0, r8
 800150e:	4649      	mov	r1, r9
 8001510:	f04f 0200 	mov.w	r2, #0
 8001514:	f04f 0300 	mov.w	r3, #0
 8001518:	0a82      	lsrs	r2, r0, #10
 800151a:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800151e:	0a8b      	lsrs	r3, r1, #10
 8001520:	4613      	mov	r3, r2
 8001522:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8001524:	68fb      	ldr	r3, [r7, #12]
}
 8001526:	4618      	mov	r0, r3
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001530:	4770      	bx	lr

08001532 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b084      	sub	sp, #16
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7ff ff93 	bl	8001466 <TIMER_IF_Convert_ms2Tick>
 8001540:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8001542:	f000 f8d5 	bl	80016f0 <GetTimerTicks>
 8001546:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001548:	e000      	b.n	800154c <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 800154a:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800154c:	f000 f8d0 	bl	80016f0 <GetTimerTicks>
 8001550:	4602      	mov	r2, r0
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	429a      	cmp	r2, r3
 800155a:	d8f6      	bhi.n	800154a <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b082      	sub	sp, #8
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 800156e:	f00a fc5f 	bl	800be30 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b084      	sub	sp, #16
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8001582:	f000 f8a5 	bl	80016d0 <TIMER_IF_BkUp_Read_MSBticks>
 8001586:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	3301      	adds	r3, #1
 800158c:	4618      	mov	r0, r3
 800158e:	f000 f88f 	bl	80016b0 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8001592:	bf00      	nop
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 800159a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800159e:	b08c      	sub	sp, #48	@ 0x30
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80015a8:	f000 f8a2 	bl	80016f0 <GetTimerTicks>
 80015ac:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80015ae:	f000 f88f 	bl	80016d0 <TIMER_IF_BkUp_Read_MSBticks>
 80015b2:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80015b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b6:	2200      	movs	r2, #0
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	60fa      	str	r2, [r7, #12]
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	68b9      	ldr	r1, [r7, #8]
 80015c6:	000b      	movs	r3, r1
 80015c8:	2200      	movs	r2, #0
 80015ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80015cc:	2000      	movs	r0, #0
 80015ce:	460c      	mov	r4, r1
 80015d0:	4605      	mov	r5, r0
 80015d2:	eb12 0804 	adds.w	r8, r2, r4
 80015d6:	eb43 0905 	adc.w	r9, r3, r5
 80015da:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80015de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015e2:	f04f 0200 	mov.w	r2, #0
 80015e6:	f04f 0300 	mov.w	r3, #0
 80015ea:	0a82      	lsrs	r2, r0, #10
 80015ec:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80015f0:	0a8b      	lsrs	r3, r1, #10
 80015f2:	4613      	mov	r3, r2
 80015f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	2200      	movs	r2, #0
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	607a      	str	r2, [r7, #4]
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8001604:	f04f 0b00 	mov.w	fp, #0
 8001608:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff ff46 	bl	80014a0 <TIMER_IF_Convert_Tick2ms>
 8001614:	4603      	mov	r3, r0
 8001616:	b29a      	uxth	r2, r3
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 800161c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800161e:	4618      	mov	r0, r3
 8001620:	3730      	adds	r7, #48	@ 0x30
 8001622:	46bd      	mov	sp, r7
 8001624:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001628 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	2100      	movs	r1, #0
 8001634:	4803      	ldr	r0, [pc, #12]	@ (8001644 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8001636:	f003 faef 	bl	8004c18 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000224 	.word	0x20000224

08001648 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	2101      	movs	r1, #1
 8001654:	4803      	ldr	r0, [pc, #12]	@ (8001664 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8001656:	f003 fadf 	bl	8004c18 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000224 	.word	0x20000224

08001668 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8001672:	2100      	movs	r1, #0
 8001674:	4804      	ldr	r0, [pc, #16]	@ (8001688 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8001676:	f003 fae7 	bl	8004c48 <HAL_RTCEx_BKUPRead>
 800167a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 800167c:	687b      	ldr	r3, [r7, #4]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000224 	.word	0x20000224

0800168c <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8001696:	2101      	movs	r1, #1
 8001698:	4804      	ldr	r0, [pc, #16]	@ (80016ac <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 800169a:	f003 fad5 	bl	8004c48 <HAL_RTCEx_BKUPRead>
 800169e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 80016a0:	687b      	ldr	r3, [r7, #4]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000224 	.word	0x20000224

080016b0 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	2102      	movs	r1, #2
 80016bc:	4803      	ldr	r0, [pc, #12]	@ (80016cc <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80016be:	f003 faab 	bl	8004c18 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000224 	.word	0x20000224

080016d0 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80016d6:	2102      	movs	r1, #2
 80016d8:	4804      	ldr	r0, [pc, #16]	@ (80016ec <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80016da:	f003 fab5 	bl	8004c48 <HAL_RTCEx_BKUPRead>
 80016de:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80016e0:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000224 	.word	0x20000224

080016f0 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80016f6:	480b      	ldr	r0, [pc, #44]	@ (8001724 <GetTimerTicks+0x34>)
 80016f8:	f7ff fdd8 	bl	80012ac <LL_RTC_TIME_GetSubSecond>
 80016fc:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80016fe:	e003      	b.n	8001708 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8001700:	4808      	ldr	r0, [pc, #32]	@ (8001724 <GetTimerTicks+0x34>)
 8001702:	f7ff fdd3 	bl	80012ac <LL_RTC_TIME_GetSubSecond>
 8001706:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001708:	4806      	ldr	r0, [pc, #24]	@ (8001724 <GetTimerTicks+0x34>)
 800170a:	f7ff fdcf 	bl	80012ac <LL_RTC_TIME_GetSubSecond>
 800170e:	4602      	mov	r2, r0
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4293      	cmp	r3, r2
 8001714:	d1f4      	bne.n	8001700 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40002800 	.word	0x40002800

08001728 <LL_APB2_GRP1_ForceReset>:
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8001730:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001734:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001736:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4313      	orrs	r3, r2
 800173e:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr

0800174a <LL_APB2_GRP1_ReleaseReset>:
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8001752:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001756:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	43db      	mvns	r3, r3
 800175c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001760:	4013      	ands	r3, r2
 8001762:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr
	...

08001770 <LL_EXTI_EnableIT_0_31>:
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001778:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <LL_EXTI_EnableIT_0_31+0x24>)
 800177a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800177e:	4905      	ldr	r1, [pc, #20]	@ (8001794 <LL_EXTI_EnableIT_0_31+0x24>)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4313      	orrs	r3, r2
 8001784:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001788:	bf00      	nop
 800178a:	370c      	adds	r7, #12
 800178c:	46bd      	mov	sp, r7
 800178e:	bc80      	pop	{r7}
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	58000800 	.word	0x58000800

08001798 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80017a0:	4a07      	ldr	r2, [pc, #28]	@ (80017c0 <vcom_Init+0x28>)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80017a6:	f7ff f8eb 	bl	8000980 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80017aa:	f7fe fff3 	bl	8000794 <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_26);
 80017ae:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80017b2:	f7ff ffdd 	bl	8001770 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80017b6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	200002d8 	.word	0x200002d8

080017c4 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 80017c8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80017cc:	f7ff ffac 	bl	8001728 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 80017d0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80017d4:	f7ff ffb9 	bl	800174a <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 80017d8:	4804      	ldr	r0, [pc, #16]	@ (80017ec <vcom_DeInit+0x28>)
 80017da:	f7ff fb77 	bl	8000ecc <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80017de:	200f      	movs	r0, #15
 80017e0:	f000 fcbb 	bl	800215a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80017e4:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	20000130 	.word	0x20000130

080017f0 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	460b      	mov	r3, r1
 80017fa:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80017fc:	887b      	ldrh	r3, [r7, #2]
 80017fe:	461a      	mov	r2, r3
 8001800:	6879      	ldr	r1, [r7, #4]
 8001802:	4804      	ldr	r0, [pc, #16]	@ (8001814 <vcom_Trace_DMA+0x24>)
 8001804:	f004 f894 	bl	8005930 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8001808:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000130 	.word	0x20000130

08001818 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8001820:	4a19      	ldr	r2, [pc, #100]	@ (8001888 <vcom_ReceiveInit+0x70>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001826:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800182a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 800182c:	f107 0308 	add.w	r3, r7, #8
 8001830:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001834:	4815      	ldr	r0, [pc, #84]	@ (800188c <vcom_ReceiveInit+0x74>)
 8001836:	f006 f850 	bl	80078da <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 800183a:	bf00      	nop
 800183c:	4b13      	ldr	r3, [pc, #76]	@ (800188c <vcom_ReceiveInit+0x74>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800184a:	d0f7      	beq.n	800183c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 800184c:	bf00      	nop
 800184e:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <vcom_ReceiveInit+0x74>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	69db      	ldr	r3, [r3, #28]
 8001854:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001858:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800185c:	d1f7      	bne.n	800184e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 800185e:	4b0b      	ldr	r3, [pc, #44]	@ (800188c <vcom_ReceiveInit+0x74>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <vcom_ReceiveInit+0x74>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800186c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 800186e:	4807      	ldr	r0, [pc, #28]	@ (800188c <vcom_ReceiveInit+0x74>)
 8001870:	f006 f88e 	bl	8007990 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8001874:	2201      	movs	r2, #1
 8001876:	4906      	ldr	r1, [pc, #24]	@ (8001890 <vcom_ReceiveInit+0x78>)
 8001878:	4804      	ldr	r0, [pc, #16]	@ (800188c <vcom_ReceiveInit+0x74>)
 800187a:	f004 f80d 	bl	8005898 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 800187e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8001880:	4618      	mov	r0, r3
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200002dc 	.word	0x200002dc
 800188c:	20000130 	.word	0x20000130
 8001890:	200002d4 	.word	0x200002d4

08001894 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART1)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a05      	ldr	r2, [pc, #20]	@ (80018b8 <HAL_UART_TxCpltCallback+0x24>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d103      	bne.n	80018ae <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 80018a6:	4b05      	ldr	r3, [pc, #20]	@ (80018bc <HAL_UART_TxCpltCallback+0x28>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2000      	movs	r0, #0
 80018ac:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40013800 	.word	0x40013800
 80018bc:	200002d8 	.word	0x200002d8

080018c0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001904 <HAL_UART_RxCpltCallback+0x44>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d113      	bne.n	80018fa <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 80018d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001908 <HAL_UART_RxCpltCallback+0x48>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d00a      	beq.n	80018f0 <HAL_UART_RxCpltCallback+0x30>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d105      	bne.n	80018f0 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 80018e4:	4b08      	ldr	r3, [pc, #32]	@ (8001908 <HAL_UART_RxCpltCallback+0x48>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2200      	movs	r2, #0
 80018ea:	2101      	movs	r1, #1
 80018ec:	4807      	ldr	r0, [pc, #28]	@ (800190c <HAL_UART_RxCpltCallback+0x4c>)
 80018ee:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80018f0:	2201      	movs	r2, #1
 80018f2:	4906      	ldr	r1, [pc, #24]	@ (800190c <HAL_UART_RxCpltCallback+0x4c>)
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f003 ffcf 	bl	8005898 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40013800 	.word	0x40013800
 8001908:	200002dc 	.word	0x200002dc
 800190c:	200002d4 	.word	0x200002d4

08001910 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001910:	480d      	ldr	r0, [pc, #52]	@ (8001948 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001912:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001914:	f7ff fcc4 	bl	80012a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001918:	480c      	ldr	r0, [pc, #48]	@ (800194c <LoopForever+0x6>)
  ldr r1, =_edata
 800191a:	490d      	ldr	r1, [pc, #52]	@ (8001950 <LoopForever+0xa>)
  ldr r2, =_sidata
 800191c:	4a0d      	ldr	r2, [pc, #52]	@ (8001954 <LoopForever+0xe>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001920:	e002      	b.n	8001928 <LoopCopyDataInit>

08001922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001926:	3304      	adds	r3, #4

08001928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800192c:	d3f9      	bcc.n	8001922 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192e:	4a0a      	ldr	r2, [pc, #40]	@ (8001958 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001930:	4c0a      	ldr	r4, [pc, #40]	@ (800195c <LoopForever+0x16>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001934:	e001      	b.n	800193a <LoopFillZerobss>

08001936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001938:	3204      	adds	r2, #4

0800193a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800193c:	d3fb      	bcc.n	8001936 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800193e:	f00a fca5 	bl	800c28c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001942:	f7fe fe0f 	bl	8000564 <main>

08001946 <LoopForever>:

LoopForever:
    b LoopForever
 8001946:	e7fe      	b.n	8001946 <LoopForever>
  ldr   r0, =_estack
 8001948:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800194c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001950:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001954:	0800c60c 	.word	0x0800c60c
  ldr r2, =_sbss
 8001958:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 800195c:	200006e0 	.word	0x200006e0

08001960 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001960:	e7fe      	b.n	8001960 <ADC_IRQHandler>
	...

08001964 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8001968:	4b04      	ldr	r3, [pc, #16]	@ (800197c <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	4a03      	ldr	r2, [pc, #12]	@ (800197c <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	6053      	str	r3, [r2, #4]
}
 8001974:	bf00      	nop
 8001976:	46bd      	mov	sp, r7
 8001978:	bc80      	pop	{r7}
 800197a:	4770      	bx	lr
 800197c:	e0042000 	.word	0xe0042000

08001980 <LL_DBGMCU_EnableDBGStopMode>:
  *        in Stop mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001984:	4b04      	ldr	r3, [pc, #16]	@ (8001998 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	4a03      	ldr	r2, [pc, #12]	@ (8001998 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800198a:	f043 0302 	orr.w	r3, r3, #2
 800198e:	6053      	str	r3, [r2, #4]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	bc80      	pop	{r7}
 8001996:	4770      	bx	lr
 8001998:	e0042000 	.word	0xe0042000

0800199c <LL_DBGMCU_EnableDBGStandbyMode>:
  *        in Standby mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80019a0:	4b04      	ldr	r3, [pc, #16]	@ (80019b4 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	4a03      	ldr	r2, [pc, #12]	@ (80019b4 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80019a6:	f043 0304 	orr.w	r3, r3, #4
 80019aa:	6053      	str	r3, [r2, #4]
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr
 80019b4:	e0042000 	.word	0xe0042000

080019b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019be:	2300      	movs	r3, #0
 80019c0:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019c2:	2003      	movs	r0, #3
 80019c4:	f000 fb96 	bl	80020f4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80019c8:	f002 fac6 	bl	8003f58 <HAL_RCC_GetHCLKFreq>
 80019cc:	4603      	mov	r3, r0
 80019ce:	4a09      	ldr	r2, [pc, #36]	@ (80019f4 <HAL_Init+0x3c>)
 80019d0:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019d2:	200f      	movs	r0, #15
 80019d4:	f000 f810 	bl	80019f8 <HAL_InitTick>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	e001      	b.n	80019e8 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019e4:	f7ff f98f 	bl	8000d06 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019e8:	79fb      	ldrb	r3, [r7, #7]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000000 	.word	0x20000000

080019f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a00:	2300      	movs	r3, #0
 8001a02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <HAL_InitTick+0x6c>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d024      	beq.n	8001a56 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a0c:	f002 faa4 	bl	8003f58 <HAL_RCC_GetHCLKFreq>
 8001a10:	4602      	mov	r2, r0
 8001a12:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <HAL_InitTick+0x6c>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	4619      	mov	r1, r3
 8001a18:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a1c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a24:	4618      	mov	r0, r3
 8001a26:	f000 fba6 	bl	8002176 <HAL_SYSTICK_Config>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d10f      	bne.n	8001a50 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b0f      	cmp	r3, #15
 8001a34:	d809      	bhi.n	8001a4a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a36:	2200      	movs	r2, #0
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3e:	f000 fb64 	bl	800210a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a42:	4a09      	ldr	r2, [pc, #36]	@ (8001a68 <HAL_InitTick+0x70>)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6013      	str	r3, [r2, #0]
 8001a48:	e007      	b.n	8001a5a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	73fb      	strb	r3, [r7, #15]
 8001a4e:	e004      	b.n	8001a5a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	73fb      	strb	r3, [r7, #15]
 8001a54:	e001      	b.n	8001a5a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000008 	.word	0x20000008
 8001a68:	20000004 	.word	0x20000004

08001a6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a70:	4b05      	ldr	r3, [pc, #20]	@ (8001a88 <HAL_IncTick+0x1c>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	461a      	mov	r2, r3
 8001a76:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <HAL_IncTick+0x20>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	4a03      	ldr	r2, [pc, #12]	@ (8001a8c <HAL_IncTick+0x20>)
 8001a7e:	6013      	str	r3, [r2, #0]
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr
 8001a88:	20000008 	.word	0x20000008
 8001a8c:	200002e0 	.word	0x200002e0

08001a90 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001a94:	4b04      	ldr	r3, [pc, #16]	@ (8001aa8 <HAL_SuspendTick+0x18>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a03      	ldr	r2, [pc, #12]	@ (8001aa8 <HAL_SuspendTick+0x18>)
 8001a9a:	f023 0302 	bic.w	r3, r3, #2
 8001a9e:	6013      	str	r3, [r2, #0]
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e010 	.word	0xe000e010

08001aac <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001ab0:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <HAL_ResumeTick+0x18>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a03      	ldr	r2, [pc, #12]	@ (8001ac4 <HAL_ResumeTick+0x18>)
 8001ab6:	f043 0302 	orr.w	r3, r3, #2
 8001aba:	6013      	str	r3, [r2, #0]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr
 8001ac4:	e000e010 	.word	0xe000e010

08001ac8 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8001acc:	f7ff ff4a 	bl	8001964 <LL_DBGMCU_EnableDBGSleepMode>
}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8001ad8:	f7ff ff52 	bl	8001980 <LL_DBGMCU_EnableDBGStopMode>
}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8001ae4:	f7ff ff5a 	bl	800199c <LL_DBGMCU_EnableDBGStandbyMode>
}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}

08001aec <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	695a      	ldr	r2, [r3, #20]
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	2107      	movs	r1, #7
 8001b04:	fa01 f303 	lsl.w	r3, r1, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	401a      	ands	r2, r3
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	6879      	ldr	r1, [r7, #4]
 8001b14:	fa01 f303 	lsl.w	r3, r1, r3
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001b1e:	bf00      	nop
 8001b20:	3714      	adds	r7, #20
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr

08001b28 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	695a      	ldr	r2, [r3, #20]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	f003 0304 	and.w	r3, r3, #4
 8001b3c:	2107      	movs	r1, #7
 8001b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b42:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001b4a:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bc80      	pop	{r7}
 8001b56:	4770      	bx	lr

08001b58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b68:	f023 0317 	bic.w	r3, r3, #23
 8001b6c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr

08001b7e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001b92:	d101      	bne.n	8001b98 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b94:	2301      	movs	r3, #1
 8001b96:	e000      	b.n	8001b9a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr

08001ba4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d101      	bne.n	8001bbc <LL_ADC_IsEnabled+0x18>
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e000      	b.n	8001bbe <LL_ADC_IsEnabled+0x1a>
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr

08001bc8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	2b04      	cmp	r3, #4
 8001bda:	d101      	bne.n	8001be0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e000      	b.n	8001be2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b088      	sub	sp, #32
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr1 = 0UL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e17e      	b.n	8001f0c <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d109      	bne.n	8001c30 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff f879 	bl	8000d14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff ffa2 	bl	8001b7e <LL_ADC_IsInternalRegulatorEnabled>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d115      	bne.n	8001c6c <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ff87 	bl	8001b58 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c4a:	4b9d      	ldr	r3, [pc, #628]	@ (8001ec0 <HAL_ADC_Init+0x2d4>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	099b      	lsrs	r3, r3, #6
 8001c50:	4a9c      	ldr	r2, [pc, #624]	@ (8001ec4 <HAL_ADC_Init+0x2d8>)
 8001c52:	fba2 2303 	umull	r2, r3, r2, r3
 8001c56:	099b      	lsrs	r3, r3, #6
 8001c58:	3301      	adds	r3, #1
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c5e:	e002      	b.n	8001c66 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1f9      	bne.n	8001c60 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff84 	bl	8001b7e <LL_ADC_IsInternalRegulatorEnabled>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d10d      	bne.n	8001c98 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c80:	f043 0210 	orr.w	r2, r3, #16
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c8c:	f043 0201 	orr.w	r2, r3, #1
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ff93 	bl	8001bc8 <LL_ADC_REG_IsConversionOngoing>
 8001ca2:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca8:	f003 0310 	and.w	r3, r3, #16
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f040 8124 	bne.w	8001efa <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f040 8120 	bne.w	8001efa <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cbe:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001cc2:	f043 0202 	orr.w	r2, r3, #2
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff ff68 	bl	8001ba4 <LL_ADC_IsEnabled>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f040 80a5 	bne.w	8001e26 <HAL_ADC_Init+0x23a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	7e1b      	ldrb	r3, [r3, #24]
 8001ce4:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001ce6:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	7e5b      	ldrb	r3, [r3, #25]
 8001cec:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001cee:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	7e9b      	ldrb	r3, [r3, #26]
 8001cf4:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001cf6:	4313      	orrs	r3, r2
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001cfc:	2a00      	cmp	r2, #0
 8001cfe:	d002      	beq.n	8001d06 <HAL_ADC_Init+0x11a>
 8001d00:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d04:	e000      	b.n	8001d08 <HAL_ADC_Init+0x11c>
 8001d06:	2200      	movs	r2, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001d08:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001d0e:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	da04      	bge.n	8001d22 <HAL_ADC_Init+0x136>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d20:	e001      	b.n	8001d26 <HAL_ADC_Init+0x13a>
 8001d22:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                    hadc->Init.DataAlign                                           |
 8001d26:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001d2e:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001d30:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d114      	bne.n	8001d6c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	7e9b      	ldrb	r3, [r3, #26]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d104      	bne.n	8001d54 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d50:	61bb      	str	r3, [r7, #24]
 8001d52:	e00b      	b.n	8001d6c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d58:	f043 0220 	orr.w	r2, r3, #32
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d64:	f043 0201 	orr.w	r2, r3, #1
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d009      	beq.n	8001d88 <HAL_ADC_Init+0x19c>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d78:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                      hadc->Init.ExternalTrigConvEdge);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001d80:	4313      	orrs	r3, r2
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68da      	ldr	r2, [r3, #12]
 8001d8e:	4b4e      	ldr	r3, [pc, #312]	@ (8001ec8 <HAL_ADC_Init+0x2dc>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	6812      	ldr	r2, [r2, #0]
 8001d96:	69b9      	ldr	r1, [r7, #24]
 8001d98:	430b      	orrs	r3, r1
 8001d9a:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                    hadc->Init.TriggerFrequencyMode
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001da8:	4313      	orrs	r3, r2
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d111      	bne.n	8001dde <HAL_ADC_Init+0x1f2>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                      hadc->Init.Oversampling.Ratio         |
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001dc6:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001dcc:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001dd2:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	691a      	ldr	r2, [r3, #16]
 8001de4:	4b39      	ldr	r3, [pc, #228]	@ (8001ecc <HAL_ADC_Init+0x2e0>)
 8001de6:	4013      	ands	r3, r2
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	6979      	ldr	r1, [r7, #20]
 8001dee:	430b      	orrs	r3, r1
 8001df0:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001dfa:	d014      	beq.n	8001e26 <HAL_ADC_Init+0x23a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001e00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e04:	d00f      	beq.n	8001e26 <HAL_ADC_Init+0x23a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001e0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e0e:	d00a      	beq.n	8001e26 <HAL_ADC_Init+0x23a>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8001e10:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed0 <HAL_ADC_Init+0x2e4>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001e20:	492b      	ldr	r1, [pc, #172]	@ (8001ed0 <HAL_ADC_Init+0x2e4>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6818      	ldr	r0, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e2e:	461a      	mov	r2, r3
 8001e30:	2100      	movs	r1, #0
 8001e32:	f7ff fe5b 	bl	8001aec <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e3e:	461a      	mov	r2, r3
 8001e40:	4924      	ldr	r1, [pc, #144]	@ (8001ed4 <HAL_ADC_Init+0x2e8>)
 8001e42:	f7ff fe53 	bl	8001aec <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d108      	bne.n	8001e60 <HAL_ADC_Init+0x274>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f062 020f 	orn	r2, r2, #15
 8001e5c:	629a      	str	r2, [r3, #40]	@ 0x28
 8001e5e:	e017      	b.n	8001e90 <HAL_ADC_Init+0x2a4>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001e68:	d112      	bne.n	8001e90 <HAL_ADC_Init+0x2a4>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	3b01      	subs	r3, #1
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	f003 031c 	and.w	r3, r3, #28
 8001e7c:	f06f 020f 	mvn.w	r2, #15
 8001e80:	fa02 f103 	lsl.w	r1, r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff fe46 	bl	8001b28 <LL_ADC_GetSamplingTimeCommonChannels>
 8001e9c:	4602      	mov	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d118      	bne.n	8001ed8 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb0:	f023 0303 	bic.w	r3, r3, #3
 8001eb4:	f043 0201 	orr.w	r2, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001ebc:	e025      	b.n	8001f0a <HAL_ADC_Init+0x31e>
 8001ebe:	bf00      	nop
 8001ec0:	20000000 	.word	0x20000000
 8001ec4:	053e2d63 	.word	0x053e2d63
 8001ec8:	ffde0201 	.word	0xffde0201
 8001ecc:	1ffffc02 	.word	0x1ffffc02
 8001ed0:	40012708 	.word	0x40012708
 8001ed4:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001edc:	f023 0312 	bic.w	r3, r3, #18
 8001ee0:	f043 0210 	orr.w	r2, r3, #16
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eec:	f043 0201 	orr.w	r2, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	77fb      	strb	r3, [r7, #31]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001ef8:	e007      	b.n	8001f0a <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efe:	f043 0210 	orr.w	r2, r3, #16
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8001f0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3720      	adds	r7, #32
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f003 0307 	and.w	r3, r3, #7
 8001f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f24:	4b0c      	ldr	r3, [pc, #48]	@ (8001f58 <__NVIC_SetPriorityGrouping+0x44>)
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f2a:	68ba      	ldr	r2, [r7, #8]
 8001f2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f30:	4013      	ands	r3, r2
 8001f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f46:	4a04      	ldr	r2, [pc, #16]	@ (8001f58 <__NVIC_SetPriorityGrouping+0x44>)
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	60d3      	str	r3, [r2, #12]
}
 8001f4c:	bf00      	nop
 8001f4e:	3714      	adds	r7, #20
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	e000ed00 	.word	0xe000ed00

08001f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f60:	4b04      	ldr	r3, [pc, #16]	@ (8001f74 <__NVIC_GetPriorityGrouping+0x18>)
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	0a1b      	lsrs	r3, r3, #8
 8001f66:	f003 0307 	and.w	r3, r3, #7
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bc80      	pop	{r7}
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	db0b      	blt.n	8001fa2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	f003 021f 	and.w	r2, r3, #31
 8001f90:	4906      	ldr	r1, [pc, #24]	@ (8001fac <__NVIC_EnableIRQ+0x34>)
 8001f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f96:	095b      	lsrs	r3, r3, #5
 8001f98:	2001      	movs	r0, #1
 8001f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fa2:	bf00      	nop
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr
 8001fac:	e000e100 	.word	0xe000e100

08001fb0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	db12      	blt.n	8001fe8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	f003 021f 	and.w	r2, r3, #31
 8001fc8:	490a      	ldr	r1, [pc, #40]	@ (8001ff4 <__NVIC_DisableIRQ+0x44>)
 8001fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fce:	095b      	lsrs	r3, r3, #5
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fd6:	3320      	adds	r3, #32
 8001fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001fdc:	f3bf 8f4f 	dsb	sy
}
 8001fe0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001fe2:	f3bf 8f6f 	isb	sy
}
 8001fe6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	e000e100 	.word	0xe000e100

08001ff8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	6039      	str	r1, [r7, #0]
 8002002:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002008:	2b00      	cmp	r3, #0
 800200a:	db0a      	blt.n	8002022 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	b2da      	uxtb	r2, r3
 8002010:	490c      	ldr	r1, [pc, #48]	@ (8002044 <__NVIC_SetPriority+0x4c>)
 8002012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002016:	0112      	lsls	r2, r2, #4
 8002018:	b2d2      	uxtb	r2, r2
 800201a:	440b      	add	r3, r1
 800201c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002020:	e00a      	b.n	8002038 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	b2da      	uxtb	r2, r3
 8002026:	4908      	ldr	r1, [pc, #32]	@ (8002048 <__NVIC_SetPriority+0x50>)
 8002028:	79fb      	ldrb	r3, [r7, #7]
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	3b04      	subs	r3, #4
 8002030:	0112      	lsls	r2, r2, #4
 8002032:	b2d2      	uxtb	r2, r2
 8002034:	440b      	add	r3, r1
 8002036:	761a      	strb	r2, [r3, #24]
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	e000e100 	.word	0xe000e100
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800204c:	b480      	push	{r7}
 800204e:	b089      	sub	sp, #36	@ 0x24
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f1c3 0307 	rsb	r3, r3, #7
 8002066:	2b04      	cmp	r3, #4
 8002068:	bf28      	it	cs
 800206a:	2304      	movcs	r3, #4
 800206c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	3304      	adds	r3, #4
 8002072:	2b06      	cmp	r3, #6
 8002074:	d902      	bls.n	800207c <NVIC_EncodePriority+0x30>
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	3b03      	subs	r3, #3
 800207a:	e000      	b.n	800207e <NVIC_EncodePriority+0x32>
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002080:	f04f 32ff 	mov.w	r2, #4294967295
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	43da      	mvns	r2, r3
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	401a      	ands	r2, r3
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002094:	f04f 31ff 	mov.w	r1, #4294967295
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	fa01 f303 	lsl.w	r3, r1, r3
 800209e:	43d9      	mvns	r1, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a4:	4313      	orrs	r3, r2
         );
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3724      	adds	r7, #36	@ 0x24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr

080020b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3b01      	subs	r3, #1
 80020bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020c0:	d301      	bcc.n	80020c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020c2:	2301      	movs	r3, #1
 80020c4:	e00f      	b.n	80020e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020c6:	4a0a      	ldr	r2, [pc, #40]	@ (80020f0 <SysTick_Config+0x40>)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ce:	210f      	movs	r1, #15
 80020d0:	f04f 30ff 	mov.w	r0, #4294967295
 80020d4:	f7ff ff90 	bl	8001ff8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020d8:	4b05      	ldr	r3, [pc, #20]	@ (80020f0 <SysTick_Config+0x40>)
 80020da:	2200      	movs	r2, #0
 80020dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020de:	4b04      	ldr	r3, [pc, #16]	@ (80020f0 <SysTick_Config+0x40>)
 80020e0:	2207      	movs	r2, #7
 80020e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	e000e010 	.word	0xe000e010

080020f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff ff09 	bl	8001f14 <__NVIC_SetPriorityGrouping>
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b086      	sub	sp, #24
 800210e:	af00      	add	r7, sp, #0
 8002110:	4603      	mov	r3, r0
 8002112:	60b9      	str	r1, [r7, #8]
 8002114:	607a      	str	r2, [r7, #4]
 8002116:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002118:	f7ff ff20 	bl	8001f5c <__NVIC_GetPriorityGrouping>
 800211c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	68b9      	ldr	r1, [r7, #8]
 8002122:	6978      	ldr	r0, [r7, #20]
 8002124:	f7ff ff92 	bl	800204c <NVIC_EncodePriority>
 8002128:	4602      	mov	r2, r0
 800212a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff ff61 	bl	8001ff8 <__NVIC_SetPriority>
}
 8002136:	bf00      	nop
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	4603      	mov	r3, r0
 8002146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff ff13 	bl	8001f78 <__NVIC_EnableIRQ>
}
 8002152:	bf00      	nop
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	4603      	mov	r3, r0
 8002162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ff21 	bl	8001fb0 <__NVIC_DisableIRQ>
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ff96 	bl	80020b0 <SysTick_Config>
 8002184:	4603      	mov	r3, r0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e08e      	b.n	80022c0 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	461a      	mov	r2, r3
 80021a8:	4b47      	ldr	r3, [pc, #284]	@ (80022c8 <HAL_DMA_Init+0x138>)
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d80f      	bhi.n	80021ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	461a      	mov	r2, r3
 80021b4:	4b45      	ldr	r3, [pc, #276]	@ (80022cc <HAL_DMA_Init+0x13c>)
 80021b6:	4413      	add	r3, r2
 80021b8:	4a45      	ldr	r2, [pc, #276]	@ (80022d0 <HAL_DMA_Init+0x140>)
 80021ba:	fba2 2303 	umull	r2, r3, r2, r3
 80021be:	091b      	lsrs	r3, r3, #4
 80021c0:	009a      	lsls	r2, r3, #2
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a42      	ldr	r2, [pc, #264]	@ (80022d4 <HAL_DMA_Init+0x144>)
 80021ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80021cc:	e00e      	b.n	80021ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	461a      	mov	r2, r3
 80021d4:	4b40      	ldr	r3, [pc, #256]	@ (80022d8 <HAL_DMA_Init+0x148>)
 80021d6:	4413      	add	r3, r2
 80021d8:	4a3d      	ldr	r2, [pc, #244]	@ (80022d0 <HAL_DMA_Init+0x140>)
 80021da:	fba2 2303 	umull	r2, r3, r2, r3
 80021de:	091b      	lsrs	r3, r3, #4
 80021e0:	009a      	lsls	r2, r3, #2
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a3c      	ldr	r2, [pc, #240]	@ (80022dc <HAL_DMA_Init+0x14c>)
 80021ea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2202      	movs	r2, #2
 80021f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	6812      	ldr	r2, [r2, #0]
 80021fe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002206:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6819      	ldr	r1, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	431a      	orrs	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	431a      	orrs	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	431a      	orrs	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	431a      	orrs	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 fb24 	bl	800288c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800224c:	d102      	bne.n	8002254 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800225c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002260:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800226a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d010      	beq.n	8002296 <HAL_DMA_Init+0x106>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b04      	cmp	r3, #4
 800227a:	d80c      	bhi.n	8002296 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 fb4d 	bl	800291c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002286:	2200      	movs	r2, #0
 8002288:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002292:	605a      	str	r2, [r3, #4]
 8002294:	e008      	b.n	80022a8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40020407 	.word	0x40020407
 80022cc:	bffdfff8 	.word	0xbffdfff8
 80022d0:	cccccccd 	.word	0xcccccccd
 80022d4:	40020000 	.word	0x40020000
 80022d8:	bffdfbf8 	.word	0xbffdfbf8
 80022dc:	40020400 	.word	0x40020400

080022e0 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e07b      	b.n	80023ea <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 0201 	bic.w	r2, r2, #1
 8002300:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	4b3a      	ldr	r3, [pc, #232]	@ (80023f4 <HAL_DMA_DeInit+0x114>)
 800230a:	429a      	cmp	r2, r3
 800230c:	d80f      	bhi.n	800232e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	461a      	mov	r2, r3
 8002314:	4b38      	ldr	r3, [pc, #224]	@ (80023f8 <HAL_DMA_DeInit+0x118>)
 8002316:	4413      	add	r3, r2
 8002318:	4a38      	ldr	r2, [pc, #224]	@ (80023fc <HAL_DMA_DeInit+0x11c>)
 800231a:	fba2 2303 	umull	r2, r3, r2, r3
 800231e:	091b      	lsrs	r3, r3, #4
 8002320:	009a      	lsls	r2, r3, #2
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a35      	ldr	r2, [pc, #212]	@ (8002400 <HAL_DMA_DeInit+0x120>)
 800232a:	641a      	str	r2, [r3, #64]	@ 0x40
 800232c:	e00e      	b.n	800234c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	461a      	mov	r2, r3
 8002334:	4b33      	ldr	r3, [pc, #204]	@ (8002404 <HAL_DMA_DeInit+0x124>)
 8002336:	4413      	add	r3, r2
 8002338:	4a30      	ldr	r2, [pc, #192]	@ (80023fc <HAL_DMA_DeInit+0x11c>)
 800233a:	fba2 2303 	umull	r2, r3, r2, r3
 800233e:	091b      	lsrs	r3, r3, #4
 8002340:	009a      	lsls	r2, r3, #2
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a2f      	ldr	r2, [pc, #188]	@ (8002408 <HAL_DMA_DeInit+0x128>)
 800234a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002358:	f003 021c 	and.w	r2, r3, #28
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002360:	2101      	movs	r1, #1
 8002362:	fa01 f202 	lsl.w	r2, r1, r2
 8002366:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 fa8f 	bl	800288c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800237e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00f      	beq.n	80023a8 <HAL_DMA_DeInit+0xc8>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2b04      	cmp	r3, #4
 800238e:	d80b      	bhi.n	80023a8 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f000 fac3 	bl	800291c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800239a:	2200      	movs	r2, #0
 800239c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80023a6:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40020407 	.word	0x40020407
 80023f8:	bffdfff8 	.word	0xbffdfff8
 80023fc:	cccccccd 	.word	0xcccccccd
 8002400:	40020000 	.word	0x40020000
 8002404:	bffdfbf8 	.word	0xbffdfbf8
 8002408:	40020400 	.word	0x40020400

0800240c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800241a:	2300      	movs	r3, #0
 800241c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002424:	2b01      	cmp	r3, #1
 8002426:	d101      	bne.n	800242c <HAL_DMA_Start_IT+0x20>
 8002428:	2302      	movs	r3, #2
 800242a:	e069      	b.n	8002500 <HAL_DMA_Start_IT+0xf4>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b01      	cmp	r3, #1
 800243e:	d155      	bne.n	80024ec <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2202      	movs	r2, #2
 8002444:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0201 	bic.w	r2, r2, #1
 800245c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	68b9      	ldr	r1, [r7, #8]
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f000 f9d3 	bl	8002810 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	2b00      	cmp	r3, #0
 8002470:	d008      	beq.n	8002484 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f042 020e 	orr.w	r2, r2, #14
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	e00f      	b.n	80024a4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f022 0204 	bic.w	r2, r2, #4
 8002492:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f042 020a 	orr.w	r2, r2, #10
 80024a2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d007      	beq.n	80024c2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024c0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d007      	beq.n	80024da <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024d8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f042 0201 	orr.w	r2, r2, #1
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	e008      	b.n	80024fe <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2280      	movs	r2, #128	@ 0x80
 80024f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80024fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e04f      	b.n	80025ba <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d008      	beq.n	8002538 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2204      	movs	r2, #4
 800252a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e040      	b.n	80025ba <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0201 	bic.w	r2, r2, #1
 8002546:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 020e 	bic.w	r2, r2, #14
 8002556:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002562:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002566:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256c:	f003 021c 	and.w	r2, r3, #28
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002574:	2101      	movs	r1, #1
 8002576:	fa01 f202 	lsl.w	r2, r1, r2
 800257a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002584:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00c      	beq.n	80025a8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002598:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800259c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80025a6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025cc:	2300      	movs	r3, #0
 80025ce:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d005      	beq.n	80025e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2204      	movs	r2, #4
 80025e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	73fb      	strb	r3, [r7, #15]
 80025e6:	e047      	b.n	8002678 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0201 	bic.w	r2, r2, #1
 80025f6:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 020e 	bic.w	r2, r2, #14
 8002606:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002612:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002616:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261c:	f003 021c 	and.w	r2, r3, #28
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002624:	2101      	movs	r1, #1
 8002626:	fa01 f202 	lsl.w	r2, r1, r2
 800262a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002634:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00c      	beq.n	8002658 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002648:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800264c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002656:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800266c:	2b00      	cmp	r3, #0
 800266e:	d003      	beq.n	8002678 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	4798      	blx	r3
    }
  }
  return status;
 8002678:	7bfb      	ldrb	r3, [r7, #15]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a0:	f003 031c 	and.w	r3, r3, #28
 80026a4:	2204      	movs	r2, #4
 80026a6:	409a      	lsls	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4013      	ands	r3, r2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d027      	beq.n	8002700 <HAL_DMA_IRQHandler+0x7c>
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d022      	beq.n	8002700 <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0320 	and.w	r3, r3, #32
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d107      	bne.n	80026d8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 0204 	bic.w	r2, r2, #4
 80026d6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026dc:	f003 021c 	and.w	r2, r3, #28
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	2104      	movs	r1, #4
 80026e6:	fa01 f202 	lsl.w	r2, r1, r2
 80026ea:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 8081 	beq.w	80027f8 <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80026fe:	e07b      	b.n	80027f8 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002704:	f003 031c 	and.w	r3, r3, #28
 8002708:	2202      	movs	r2, #2
 800270a:	409a      	lsls	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4013      	ands	r3, r2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d03d      	beq.n	8002790 <HAL_DMA_IRQHandler+0x10c>
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d038      	beq.n	8002790 <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0320 	and.w	r3, r3, #32
 8002728:	2b00      	cmp	r3, #0
 800272a:	d10b      	bne.n	8002744 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 020a 	bic.w	r2, r2, #10
 800273a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	461a      	mov	r2, r3
 800274a:	4b2e      	ldr	r3, [pc, #184]	@ (8002804 <HAL_DMA_IRQHandler+0x180>)
 800274c:	429a      	cmp	r2, r3
 800274e:	d909      	bls.n	8002764 <HAL_DMA_IRQHandler+0xe0>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002754:	f003 031c 	and.w	r3, r3, #28
 8002758:	4a2b      	ldr	r2, [pc, #172]	@ (8002808 <HAL_DMA_IRQHandler+0x184>)
 800275a:	2102      	movs	r1, #2
 800275c:	fa01 f303 	lsl.w	r3, r1, r3
 8002760:	6053      	str	r3, [r2, #4]
 8002762:	e008      	b.n	8002776 <HAL_DMA_IRQHandler+0xf2>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002768:	f003 031c 	and.w	r3, r3, #28
 800276c:	4a27      	ldr	r2, [pc, #156]	@ (800280c <HAL_DMA_IRQHandler+0x188>)
 800276e:	2102      	movs	r1, #2
 8002770:	fa01 f303 	lsl.w	r3, r1, r3
 8002774:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d038      	beq.n	80027f8 <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800278e:	e033      	b.n	80027f8 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002794:	f003 031c 	and.w	r3, r3, #28
 8002798:	2208      	movs	r2, #8
 800279a:	409a      	lsls	r2, r3
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d02a      	beq.n	80027fa <HAL_DMA_IRQHandler+0x176>
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d025      	beq.n	80027fa <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f022 020e 	bic.w	r2, r2, #14
 80027bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c2:	f003 021c 	and.w	r2, r3, #28
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ca:	2101      	movs	r1, #1
 80027cc:	fa01 f202 	lsl.w	r2, r1, r2
 80027d0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2201      	movs	r2, #1
 80027d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d004      	beq.n	80027fa <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80027f8:	bf00      	nop
 80027fa:	bf00      	nop
}
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40020080 	.word	0x40020080
 8002808:	40020400 	.word	0x40020400
 800280c:	40020000 	.word	0x40020000

08002810 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
 800281c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002826:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282c:	2b00      	cmp	r3, #0
 800282e:	d004      	beq.n	800283a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002838:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	f003 021c 	and.w	r2, r3, #28
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002846:	2101      	movs	r1, #1
 8002848:	fa01 f202 	lsl.w	r2, r1, r2
 800284c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	2b10      	cmp	r3, #16
 800285c:	d108      	bne.n	8002870 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800286e:	e007      	b.n	8002880 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68ba      	ldr	r2, [r7, #8]
 8002876:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	60da      	str	r2, [r3, #12]
}
 8002880:	bf00      	nop
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr
	...

0800288c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	4b1c      	ldr	r3, [pc, #112]	@ (800290c <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 800289c:	429a      	cmp	r2, r3
 800289e:	d813      	bhi.n	80028c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a4:	089b      	lsrs	r3, r3, #2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80028ac:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	3b08      	subs	r3, #8
 80028bc:	4a14      	ldr	r2, [pc, #80]	@ (8002910 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80028be:	fba2 2303 	umull	r2, r3, r2, r3
 80028c2:	091b      	lsrs	r3, r3, #4
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	e011      	b.n	80028ec <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028cc:	089b      	lsrs	r3, r3, #2
 80028ce:	009a      	lsls	r2, r3, #2
 80028d0:	4b10      	ldr	r3, [pc, #64]	@ (8002914 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80028d2:	4413      	add	r3, r2
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	3b08      	subs	r3, #8
 80028e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002910 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80028e2:	fba2 2303 	umull	r2, r3, r2, r3
 80028e6:	091b      	lsrs	r3, r3, #4
 80028e8:	3307      	adds	r3, #7
 80028ea:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002918 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80028f0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f003 031f 	and.w	r3, r3, #31
 80028f8:	2201      	movs	r2, #1
 80028fa:	409a      	lsls	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002900:	bf00      	nop
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	40020407 	.word	0x40020407
 8002910:	cccccccd 	.word	0xcccccccd
 8002914:	4002081c 	.word	0x4002081c
 8002918:	40020880 	.word	0x40020880

0800291c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800292c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	4b0a      	ldr	r3, [pc, #40]	@ (800295c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002932:	4413      	add	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	461a      	mov	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a08      	ldr	r2, [pc, #32]	@ (8002960 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002940:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	3b01      	subs	r3, #1
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2201      	movs	r2, #1
 800294c:	409a      	lsls	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002952:	bf00      	nop
 8002954:	3714      	adds	r7, #20
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr
 800295c:	1000823f 	.word	0x1000823f
 8002960:	40020940 	.word	0x40020940

08002964 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002964:	b480      	push	{r7}
 8002966:	b087      	sub	sp, #28
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002972:	e140      	b.n	8002bf6 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	2101      	movs	r1, #1
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	fa01 f303 	lsl.w	r3, r1, r3
 8002980:	4013      	ands	r3, r2
 8002982:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2b00      	cmp	r3, #0
 8002988:	f000 8132 	beq.w	8002bf0 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b01      	cmp	r3, #1
 8002996:	d005      	beq.n	80029a4 <HAL_GPIO_Init+0x40>
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f003 0303 	and.w	r3, r3, #3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d130      	bne.n	8002a06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	2203      	movs	r2, #3
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	693a      	ldr	r2, [r7, #16]
 80029b8:	4013      	ands	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	68da      	ldr	r2, [r3, #12]
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029da:	2201      	movs	r2, #1
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	4013      	ands	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	091b      	lsrs	r3, r3, #4
 80029f0:	f003 0201 	and.w	r2, r3, #1
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	fa02 f303 	lsl.w	r3, r2, r3
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	2b03      	cmp	r3, #3
 8002a10:	d017      	beq.n	8002a42 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	2203      	movs	r2, #3
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	43db      	mvns	r3, r3
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	4013      	ands	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	689a      	ldr	r2, [r3, #8]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f003 0303 	and.w	r3, r3, #3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d123      	bne.n	8002a96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	08da      	lsrs	r2, r3, #3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3208      	adds	r2, #8
 8002a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	220f      	movs	r2, #15
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	691a      	ldr	r2, [r3, #16]
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f003 0307 	and.w	r3, r3, #7
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	08da      	lsrs	r2, r3, #3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3208      	adds	r2, #8
 8002a90:	6939      	ldr	r1, [r7, #16]
 8002a92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	2203      	movs	r2, #3
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f003 0203 	and.w	r2, r3, #3
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 808c 	beq.w	8002bf0 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002ad8:	4a4e      	ldr	r2, [pc, #312]	@ (8002c14 <HAL_GPIO_Init+0x2b0>)
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	089b      	lsrs	r3, r3, #2
 8002ade:	3302      	adds	r3, #2
 8002ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	f003 0303 	and.w	r3, r3, #3
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	2207      	movs	r2, #7
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	4013      	ands	r3, r2
 8002afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b02:	d00d      	beq.n	8002b20 <HAL_GPIO_Init+0x1bc>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a44      	ldr	r2, [pc, #272]	@ (8002c18 <HAL_GPIO_Init+0x2b4>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d007      	beq.n	8002b1c <HAL_GPIO_Init+0x1b8>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a43      	ldr	r2, [pc, #268]	@ (8002c1c <HAL_GPIO_Init+0x2b8>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d101      	bne.n	8002b18 <HAL_GPIO_Init+0x1b4>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e004      	b.n	8002b22 <HAL_GPIO_Init+0x1be>
 8002b18:	2307      	movs	r3, #7
 8002b1a:	e002      	b.n	8002b22 <HAL_GPIO_Init+0x1be>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <HAL_GPIO_Init+0x1be>
 8002b20:	2300      	movs	r3, #0
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	f002 0203 	and.w	r2, r2, #3
 8002b28:	0092      	lsls	r2, r2, #2
 8002b2a:	4093      	lsls	r3, r2
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b32:	4938      	ldr	r1, [pc, #224]	@ (8002c14 <HAL_GPIO_Init+0x2b0>)
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	089b      	lsrs	r3, r3, #2
 8002b38:	3302      	adds	r3, #2
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b40:	4b37      	ldr	r3, [pc, #220]	@ (8002c20 <HAL_GPIO_Init+0x2bc>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b64:	4a2e      	ldr	r2, [pc, #184]	@ (8002c20 <HAL_GPIO_Init+0x2bc>)
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8002c20 <HAL_GPIO_Init+0x2bc>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	43db      	mvns	r3, r3
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4013      	ands	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b8e:	4a24      	ldr	r2, [pc, #144]	@ (8002c20 <HAL_GPIO_Init+0x2bc>)
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002b94:	4b22      	ldr	r3, [pc, #136]	@ (8002c20 <HAL_GPIO_Init+0x2bc>)
 8002b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b9a:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	43db      	mvns	r3, r3
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8002bba:	4a19      	ldr	r2, [pc, #100]	@ (8002c20 <HAL_GPIO_Init+0x2bc>)
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002bc2:	4b17      	ldr	r3, [pc, #92]	@ (8002c20 <HAL_GPIO_Init+0x2bc>)
 8002bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bc8:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002be8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c20 <HAL_GPIO_Init+0x2bc>)
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	f47f aeb7 	bne.w	8002974 <HAL_GPIO_Init+0x10>
  }
}
 8002c06:	bf00      	nop
 8002c08:	bf00      	nop
 8002c0a:	371c      	adds	r7, #28
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc80      	pop	{r7}
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	40010000 	.word	0x40010000
 8002c18:	48000400 	.word	0x48000400
 8002c1c:	48000800 	.word	0x48000800
 8002c20:	58000800 	.word	0x58000800

08002c24 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b087      	sub	sp, #28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002c32:	e0af      	b.n	8002d94 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002c34:	2201      	movs	r2, #1
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 80a2 	beq.w	8002d8e <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002c4a:	4a59      	ldr	r2, [pc, #356]	@ (8002db0 <HAL_GPIO_DeInit+0x18c>)
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	089b      	lsrs	r3, r3, #2
 8002c50:	3302      	adds	r3, #2
 8002c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c56:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	2207      	movs	r2, #7
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c72:	d00d      	beq.n	8002c90 <HAL_GPIO_DeInit+0x6c>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a4f      	ldr	r2, [pc, #316]	@ (8002db4 <HAL_GPIO_DeInit+0x190>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d007      	beq.n	8002c8c <HAL_GPIO_DeInit+0x68>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	4a4e      	ldr	r2, [pc, #312]	@ (8002db8 <HAL_GPIO_DeInit+0x194>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d101      	bne.n	8002c88 <HAL_GPIO_DeInit+0x64>
 8002c84:	2302      	movs	r3, #2
 8002c86:	e004      	b.n	8002c92 <HAL_GPIO_DeInit+0x6e>
 8002c88:	2307      	movs	r3, #7
 8002c8a:	e002      	b.n	8002c92 <HAL_GPIO_DeInit+0x6e>
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e000      	b.n	8002c92 <HAL_GPIO_DeInit+0x6e>
 8002c90:	2300      	movs	r3, #0
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	f002 0203 	and.w	r2, r2, #3
 8002c98:	0092      	lsls	r2, r2, #2
 8002c9a:	4093      	lsls	r3, r2
 8002c9c:	68fa      	ldr	r2, [r7, #12]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d136      	bne.n	8002d10 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8002ca2:	4b46      	ldr	r3, [pc, #280]	@ (8002dbc <HAL_GPIO_DeInit+0x198>)
 8002ca4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	43db      	mvns	r3, r3
 8002cac:	4943      	ldr	r1, [pc, #268]	@ (8002dbc <HAL_GPIO_DeInit+0x198>)
 8002cae:	4013      	ands	r3, r2
 8002cb0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8002cb4:	4b41      	ldr	r3, [pc, #260]	@ (8002dbc <HAL_GPIO_DeInit+0x198>)
 8002cb6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	493f      	ldr	r1, [pc, #252]	@ (8002dbc <HAL_GPIO_DeInit+0x198>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8002dbc <HAL_GPIO_DeInit+0x198>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	493b      	ldr	r1, [pc, #236]	@ (8002dbc <HAL_GPIO_DeInit+0x198>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002cd4:	4b39      	ldr	r3, [pc, #228]	@ (8002dbc <HAL_GPIO_DeInit+0x198>)
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	4937      	ldr	r1, [pc, #220]	@ (8002dbc <HAL_GPIO_DeInit+0x198>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	2207      	movs	r2, #7
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002cf2:	4a2f      	ldr	r2, [pc, #188]	@ (8002db0 <HAL_GPIO_DeInit+0x18c>)
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	089b      	lsrs	r3, r3, #2
 8002cf8:	3302      	adds	r3, #2
 8002cfa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	43da      	mvns	r2, r3
 8002d02:	482b      	ldr	r0, [pc, #172]	@ (8002db0 <HAL_GPIO_DeInit+0x18c>)
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	089b      	lsrs	r3, r3, #2
 8002d08:	400a      	ands	r2, r1
 8002d0a:	3302      	adds	r3, #2
 8002d0c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	2103      	movs	r1, #3
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	08da      	lsrs	r2, r3, #3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	3208      	adds	r2, #8
 8002d2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	220f      	movs	r2, #15
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	08d2      	lsrs	r2, r2, #3
 8002d44:	4019      	ands	r1, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	3208      	adds	r2, #8
 8002d4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	2103      	movs	r1, #3
 8002d58:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	401a      	ands	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	2101      	movs	r1, #1
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d70:	43db      	mvns	r3, r3
 8002d72:	401a      	ands	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	2103      	movs	r1, #3
 8002d82:	fa01 f303 	lsl.w	r3, r1, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	401a      	ands	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	3301      	adds	r3, #1
 8002d92:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	fa22 f303 	lsr.w	r3, r2, r3
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f47f af49 	bne.w	8002c34 <HAL_GPIO_DeInit+0x10>
  }
}
 8002da2:	bf00      	nop
 8002da4:	bf00      	nop
 8002da6:	371c      	adds	r7, #28
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	40010000 	.word	0x40010000
 8002db4:	48000400 	.word	0x48000400
 8002db8:	48000800 	.word	0x48000800
 8002dbc:	58000800 	.word	0x58000800

08002dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	807b      	strh	r3, [r7, #2]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002dd0:	787b      	ldrb	r3, [r7, #1]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002dd6:	887a      	ldrh	r2, [r7, #2]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ddc:	e002      	b.n	8002de4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002dde:	887a      	ldrh	r2, [r7, #2]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bc80      	pop	{r7}
 8002dec:	4770      	bx	lr
	...

08002df0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002dfa:	4b08      	ldr	r3, [pc, #32]	@ (8002e1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	88fb      	ldrh	r3, [r7, #6]
 8002e00:	4013      	ands	r3, r2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d006      	beq.n	8002e14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e06:	4a05      	ldr	r2, [pc, #20]	@ (8002e1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e08:	88fb      	ldrh	r3, [r7, #6]
 8002e0a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e0c:	88fb      	ldrh	r3, [r7, #6]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f000 f806 	bl	8002e20 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e14:	bf00      	nop
 8002e16:	3708      	adds	r7, #8
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	58000800 	.word	0x58000800

08002e20 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	4603      	mov	r3, r0
 8002e28:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002e2a:	bf00      	nop
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr

08002e34 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e38:	4b04      	ldr	r3, [pc, #16]	@ (8002e4c <HAL_PWR_EnableBkUpAccess+0x18>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a03      	ldr	r2, [pc, #12]	@ (8002e4c <HAL_PWR_EnableBkUpAccess+0x18>)
 8002e3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e42:	6013      	str	r3, [r2, #0]
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr
 8002e4c:	58000400 	.word	0x58000400

08002e50 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	460b      	mov	r3, r1
 8002e5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10c      	bne.n	8002e7c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8002e62:	4b13      	ldr	r3, [pc, #76]	@ (8002eb0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e6e:	d10d      	bne.n	8002e8c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8002e70:	f000 f83c 	bl	8002eec <HAL_PWREx_DisableLowPowerRunMode>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d008      	beq.n	8002e8c <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8002e7a:	e015      	b.n	8002ea8 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8002e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8002e88:	f000 f822 	bl	8002ed0 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002e8c:	4b09      	ldr	r3, [pc, #36]	@ (8002eb4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	4a08      	ldr	r2, [pc, #32]	@ (8002eb4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8002e92:	f023 0304 	bic.w	r3, r3, #4
 8002e96:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002e98:	78fb      	ldrb	r3, [r7, #3]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002e9e:	bf30      	wfi
 8002ea0:	e002      	b.n	8002ea8 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002ea2:	bf40      	sev
    __WFE();
 8002ea4:	bf20      	wfe
    __WFE();
 8002ea6:	bf20      	wfe
  }
}
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	58000400 	.word	0x58000400
 8002eb4:	e000ed00 	.word	0xe000ed00

08002eb8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002ebc:	4b03      	ldr	r3, [pc, #12]	@ (8002ecc <HAL_PWREx_GetVoltageRange+0x14>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr
 8002ecc:	58000400 	.word	0x58000400

08002ed0 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8002ed4:	4b04      	ldr	r3, [pc, #16]	@ (8002ee8 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a03      	ldr	r2, [pc, #12]	@ (8002ee8 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8002eda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ede:	6013      	str	r3, [r2, #0]
}
 8002ee0:	bf00      	nop
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr
 8002ee8:	58000400 	.word	0x58000400

08002eec <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8002ef2:	4b16      	ldr	r3, [pc, #88]	@ (8002f4c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a15      	ldr	r2, [pc, #84]	@ (8002f4c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002ef8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002efc:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8002efe:	4b14      	ldr	r3, [pc, #80]	@ (8002f50 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2232      	movs	r2, #50	@ 0x32
 8002f04:	fb02 f303 	mul.w	r3, r2, r3
 8002f08:	4a12      	ldr	r2, [pc, #72]	@ (8002f54 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8002f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0e:	0c9b      	lsrs	r3, r3, #18
 8002f10:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002f12:	e002      	b.n	8002f1a <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8002f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f4c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f26:	d102      	bne.n	8002f2e <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f2      	bne.n	8002f14 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8002f2e:	4b07      	ldr	r3, [pc, #28]	@ (8002f4c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f3a:	d101      	bne.n	8002f40 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e000      	b.n	8002f42 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr
 8002f4c:	58000400 	.word	0x58000400
 8002f50:	20000000 	.word	0x20000000
 8002f54:	431bde83 	.word	0x431bde83

08002f58 <HAL_PWREx_EnterSTOP1Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	4603      	mov	r3, r0
 8002f60:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
#else
  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8002f62:	4b10      	ldr	r3, [pc, #64]	@ (8002fa4 <HAL_PWREx_EnterSTOP1Mode+0x4c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f023 0307 	bic.w	r3, r3, #7
 8002f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8002fa4 <HAL_PWREx_EnterSTOP1Mode+0x4c>)
 8002f6c:	f043 0301 	orr.w	r3, r3, #1
 8002f70:	6013      	str	r3, [r2, #0]
#endif /* CORE_CM0PLUS */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002f72:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa8 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa8 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8002f78:	f043 0304 	orr.w	r3, r3, #4
 8002f7c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002f84:	bf30      	wfi
 8002f86:	e002      	b.n	8002f8e <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002f88:	bf40      	sev
    __WFE();
 8002f8a:	bf20      	wfe
    __WFE();
 8002f8c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	4a05      	ldr	r2, [pc, #20]	@ (8002fa8 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8002f94:	f023 0304 	bic.w	r3, r3, #4
 8002f98:	6113      	str	r3, [r2, #16]
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr
 8002fa4:	58000400 	.word	0x58000400
 8002fa8:	e000ed00 	.word	0xe000ed00

08002fac <LL_PWR_IsEnabledBkUpAccess>:
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002fb0:	4b06      	ldr	r3, [pc, #24]	@ (8002fcc <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fbc:	d101      	bne.n	8002fc2 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	58000400 	.word	0x58000400

08002fd0 <LL_RCC_HSE_EnableTcxo>:
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002fd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fde:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002fe2:	6013      	str	r3, [r2, #0]
}
 8002fe4:	bf00      	nop
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <LL_RCC_HSE_DisableTcxo>:
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ffa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002ffe:	6013      	str	r3, [r2, #0]
}
 8003000:	bf00      	nop
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr

08003008 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800300c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003016:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800301a:	d101      	bne.n	8003020 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800301c:	2301      	movs	r3, #1
 800301e:	e000      	b.n	8003022 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	46bd      	mov	sp, r7
 8003026:	bc80      	pop	{r7}
 8003028:	4770      	bx	lr

0800302a <LL_RCC_HSE_Enable>:
{
 800302a:	b480      	push	{r7}
 800302c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800302e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800303c:	6013      	str	r3, [r2, #0]
}
 800303e:	bf00      	nop
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr

08003046 <LL_RCC_HSE_Disable>:
{
 8003046:	b480      	push	{r7}
 8003048:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800304a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003054:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003058:	6013      	str	r3, [r2, #0]
}
 800305a:	bf00      	nop
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr

08003062 <LL_RCC_HSE_IsReady>:
{
 8003062:	b480      	push	{r7}
 8003064:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003066:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003070:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003074:	d101      	bne.n	800307a <LL_RCC_HSE_IsReady+0x18>
 8003076:	2301      	movs	r3, #1
 8003078:	e000      	b.n	800307c <LL_RCC_HSE_IsReady+0x1a>
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	bc80      	pop	{r7}
 8003082:	4770      	bx	lr

08003084 <LL_RCC_HSI_Enable>:
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003092:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003096:	6013      	str	r3, [r2, #0]
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr

080030a0 <LL_RCC_HSI_Disable>:
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80030a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030b2:	6013      	str	r3, [r2, #0]
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <LL_RCC_HSI_IsReady>:
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80030c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ce:	d101      	bne.n	80030d4 <LL_RCC_HSI_IsReady+0x18>
 80030d0:	2301      	movs	r3, #1
 80030d2:	e000      	b.n	80030d6 <LL_RCC_HSI_IsReady+0x1a>
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc80      	pop	{r7}
 80030dc:	4770      	bx	lr

080030de <LL_RCC_HSI_SetCalibTrimming>:
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80030e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	061b      	lsls	r3, r3, #24
 80030f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030f8:	4313      	orrs	r3, r2
 80030fa:	604b      	str	r3, [r1, #4]
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr

08003106 <LL_RCC_LSE_IsReady>:
{
 8003106:	b480      	push	{r7}
 8003108:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800310a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800310e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b02      	cmp	r3, #2
 8003118:	d101      	bne.n	800311e <LL_RCC_LSE_IsReady+0x18>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <LL_RCC_LSE_IsReady+0x1a>
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <LL_RCC_LSI_Enable>:
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800312c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003134:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003138:	f043 0301 	orr.w	r3, r3, #1
 800313c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003140:	bf00      	nop
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr

08003148 <LL_RCC_LSI_Disable>:
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800314c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003150:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003154:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003158:	f023 0301 	bic.w	r3, r3, #1
 800315c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003160:	bf00      	nop
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr

08003168 <LL_RCC_LSI_IsReady>:
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800316c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003170:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b02      	cmp	r3, #2
 800317a:	d101      	bne.n	8003180 <LL_RCC_LSI_IsReady+0x18>
 800317c:	2301      	movs	r3, #1
 800317e:	e000      	b.n	8003182 <LL_RCC_LSI_IsReady+0x1a>
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr

0800318a <LL_RCC_MSI_Enable>:
{
 800318a:	b480      	push	{r7}
 800318c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800318e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003198:	f043 0301 	orr.w	r3, r3, #1
 800319c:	6013      	str	r3, [r2, #0]
}
 800319e:	bf00      	nop
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bc80      	pop	{r7}
 80031a4:	4770      	bx	lr

080031a6 <LL_RCC_MSI_Disable>:
{
 80031a6:	b480      	push	{r7}
 80031a8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80031aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031b4:	f023 0301 	bic.w	r3, r3, #1
 80031b8:	6013      	str	r3, [r2, #0]
}
 80031ba:	bf00      	nop
 80031bc:	46bd      	mov	sp, r7
 80031be:	bc80      	pop	{r7}
 80031c0:	4770      	bx	lr

080031c2 <LL_RCC_MSI_IsReady>:
{
 80031c2:	b480      	push	{r7}
 80031c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80031c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d101      	bne.n	80031d8 <LL_RCC_MSI_IsReady+0x16>
 80031d4:	2301      	movs	r3, #1
 80031d6:	e000      	b.n	80031da <LL_RCC_MSI_IsReady+0x18>
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr

080031e2 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80031e2:	b480      	push	{r7}
 80031e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80031e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b08      	cmp	r3, #8
 80031f2:	d101      	bne.n	80031f8 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bc80      	pop	{r7}
 8003200:	4770      	bx	lr

08003202 <LL_RCC_MSI_GetRange>:
{
 8003202:	b480      	push	{r7}
 8003204:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8003206:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003210:	4618      	mov	r0, r3
 8003212:	46bd      	mov	sp, r7
 8003214:	bc80      	pop	{r7}
 8003216:	4770      	bx	lr

08003218 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800321c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003220:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003224:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8003228:	4618      	mov	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr

08003230 <LL_RCC_MSI_SetCalibTrimming>:
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	021b      	lsls	r3, r3, #8
 8003246:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800324a:	4313      	orrs	r3, r2
 800324c:	604b      	str	r3, [r1, #4]
}
 800324e:	bf00      	nop
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <LL_RCC_SetSysClkSource>:
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003260:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f023 0203 	bic.w	r2, r3, #3
 800326a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4313      	orrs	r3, r2
 8003272:	608b      	str	r3, [r1, #8]
}
 8003274:	bf00      	nop
 8003276:	370c      	adds	r7, #12
 8003278:	46bd      	mov	sp, r7
 800327a:	bc80      	pop	{r7}
 800327c:	4770      	bx	lr

0800327e <LL_RCC_GetSysClkSource>:
{
 800327e:	b480      	push	{r7}
 8003280:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003282:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f003 030c 	and.w	r3, r3, #12
}
 800328c:	4618      	mov	r0, r3
 800328e:	46bd      	mov	sp, r7
 8003290:	bc80      	pop	{r7}
 8003292:	4770      	bx	lr

08003294 <LL_RCC_SetAHBPrescaler>:
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800329c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	608b      	str	r3, [r1, #8]
}
 80032b0:	bf00      	nop
 80032b2:	370c      	adds	r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bc80      	pop	{r7}
 80032b8:	4770      	bx	lr

080032ba <LL_RCC_SetAHB3Prescaler>:
{
 80032ba:	b480      	push	{r7}
 80032bc:	b083      	sub	sp, #12
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80032c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032c6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80032ca:	f023 020f 	bic.w	r2, r3, #15
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	091b      	lsrs	r3, r3, #4
 80032d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032d6:	4313      	orrs	r3, r2
 80032d8:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr

080032e6 <LL_RCC_SetAPB1Prescaler>:
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80032ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4313      	orrs	r3, r2
 8003300:	608b      	str	r3, [r1, #8]
}
 8003302:	bf00      	nop
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	bc80      	pop	{r7}
 800330a:	4770      	bx	lr

0800330c <LL_RCC_SetAPB2Prescaler>:
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003314:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800331e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4313      	orrs	r3, r2
 8003326:	608b      	str	r3, [r1, #8]
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	bc80      	pop	{r7}
 8003330:	4770      	bx	lr

08003332 <LL_RCC_GetAHBPrescaler>:
{
 8003332:	b480      	push	{r7}
 8003334:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003336:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8003340:	4618      	mov	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr

08003348 <LL_RCC_GetAHB3Prescaler>:
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800334c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003350:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800335a:	4618      	mov	r0, r3
 800335c:	46bd      	mov	sp, r7
 800335e:	bc80      	pop	{r7}
 8003360:	4770      	bx	lr

08003362 <LL_RCC_GetAPB1Prescaler>:
{
 8003362:	b480      	push	{r7}
 8003364:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003366:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8003370:	4618      	mov	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	bc80      	pop	{r7}
 8003376:	4770      	bx	lr

08003378 <LL_RCC_GetAPB2Prescaler>:
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800337c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8003386:	4618      	mov	r0, r3
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr

0800338e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800338e:	b480      	push	{r7}
 8003390:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003392:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800339c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033a0:	6013      	str	r3, [r2, #0]
}
 80033a2:	bf00      	nop
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr

080033aa <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80033aa:	b480      	push	{r7}
 80033ac:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80033ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033bc:	6013      	str	r3, [r2, #0]
}
 80033be:	bf00      	nop
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bc80      	pop	{r7}
 80033c4:	4770      	bx	lr

080033c6 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80033c6:	b480      	push	{r7}
 80033c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80033ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80033d8:	d101      	bne.n	80033de <LL_RCC_PLL_IsReady+0x18>
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <LL_RCC_PLL_IsReady+0x1a>
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bc80      	pop	{r7}
 80033e6:	4770      	bx	lr

080033e8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80033ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	0a1b      	lsrs	r3, r3, #8
 80033f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr

08003400 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003404:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800340e:	4618      	mov	r0, r3
 8003410:	46bd      	mov	sp, r7
 8003412:	bc80      	pop	{r7}
 8003414:	4770      	bx	lr

08003416 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003416:	b480      	push	{r7}
 8003418:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800341a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8003424:	4618      	mov	r0, r3
 8003426:	46bd      	mov	sp, r7
 8003428:	bc80      	pop	{r7}
 800342a:	4770      	bx	lr

0800342c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003430:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f003 0303 	and.w	r3, r3, #3
}
 800343a:	4618      	mov	r0, r3
 800343c:	46bd      	mov	sp, r7
 800343e:	bc80      	pop	{r7}
 8003440:	4770      	bx	lr

08003442 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8003442:	b480      	push	{r7}
 8003444:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003446:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003454:	d101      	bne.n	800345a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800345a:	2300      	movs	r3, #0
}
 800345c:	4618      	mov	r0, r3
 800345e:	46bd      	mov	sp, r7
 8003460:	bc80      	pop	{r7}
 8003462:	4770      	bx	lr

08003464 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800346c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003470:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003478:	d101      	bne.n	800347e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800347a:	2301      	movs	r3, #1
 800347c:	e000      	b.n	8003480 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr

08003488 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800348c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800349a:	d101      	bne.n	80034a0 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800349c:	2301      	movs	r3, #1
 800349e:	e000      	b.n	80034a2 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bc80      	pop	{r7}
 80034a8:	4770      	bx	lr

080034aa <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80034aa:	b480      	push	{r7}
 80034ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80034ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034bc:	d101      	bne.n	80034c2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bc80      	pop	{r7}
 80034ca:	4770      	bx	lr

080034cc <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b088      	sub	sp, #32
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e36f      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034de:	f7ff fece 	bl	800327e <LL_RCC_GetSysClkSource>
 80034e2:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034e4:	f7ff ffa2 	bl	800342c <LL_RCC_PLL_GetMainSource>
 80034e8:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0320 	and.w	r3, r3, #32
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f000 80c4 	beq.w	8003680 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <HAL_RCC_OscConfig+0x3e>
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	2b0c      	cmp	r3, #12
 8003502:	d176      	bne.n	80035f2 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d173      	bne.n	80035f2 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e353      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800351a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0308 	and.w	r3, r3, #8
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_RCC_OscConfig+0x68>
 8003528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003532:	e006      	b.n	8003542 <HAL_RCC_OscConfig+0x76>
 8003534:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003538:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800353c:	091b      	lsrs	r3, r3, #4
 800353e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003542:	4293      	cmp	r3, r2
 8003544:	d222      	bcs.n	800358c <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800354a:	4618      	mov	r0, r3
 800354c:	f000 fd3c 	bl	8003fc8 <RCC_SetFlashLatencyFromMSIRange>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e331      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800355a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003564:	f043 0308 	orr.w	r3, r3, #8
 8003568:	6013      	str	r3, [r2, #0]
 800356a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800357c:	4313      	orrs	r3, r2
 800357e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff fe53 	bl	8003230 <LL_RCC_MSI_SetCalibTrimming>
 800358a:	e021      	b.n	80035d0 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800358c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003596:	f043 0308 	orr.w	r3, r3, #8
 800359a:	6013      	str	r3, [r2, #0]
 800359c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035ae:	4313      	orrs	r3, r2
 80035b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff fe3a 	bl	8003230 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c0:	4618      	mov	r0, r3
 80035c2:	f000 fd01 	bl	8003fc8 <RCC_SetFlashLatencyFromMSIRange>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e2f6      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80035d0:	f000 fcc2 	bl	8003f58 <HAL_RCC_GetHCLKFreq>
 80035d4:	4603      	mov	r3, r0
 80035d6:	4aa7      	ldr	r2, [pc, #668]	@ (8003874 <HAL_RCC_OscConfig+0x3a8>)
 80035d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80035da:	4ba7      	ldr	r3, [pc, #668]	@ (8003878 <HAL_RCC_OscConfig+0x3ac>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f7fe fa0a 	bl	80019f8 <HAL_InitTick>
 80035e4:	4603      	mov	r3, r0
 80035e6:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d047      	beq.n	800367e <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 80035ee:	7cfb      	ldrb	r3, [r7, #19]
 80035f0:	e2e5      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d02c      	beq.n	8003654 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035fa:	f7ff fdc6 	bl	800318a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035fe:	f7fd fe0d 	bl	800121c <HAL_GetTick>
 8003602:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8003604:	e008      	b.n	8003618 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003606:	f7fd fe09 	bl	800121c <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e2d2      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8003618:	f7ff fdd3 	bl	80031c2 <LL_RCC_MSI_IsReady>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f1      	beq.n	8003606 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800362c:	f043 0308 	orr.w	r3, r3, #8
 8003630:	6013      	str	r3, [r2, #0]
 8003632:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003640:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003644:	4313      	orrs	r3, r2
 8003646:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff fdef 	bl	8003230 <LL_RCC_MSI_SetCalibTrimming>
 8003652:	e015      	b.n	8003680 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003654:	f7ff fda7 	bl	80031a6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003658:	f7fd fde0 	bl	800121c <HAL_GetTick>
 800365c:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003660:	f7fd fddc 	bl	800121c <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e2a5      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8003672:	f7ff fda6 	bl	80031c2 <LL_RCC_MSI_IsReady>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d1f1      	bne.n	8003660 <HAL_RCC_OscConfig+0x194>
 800367c:	e000      	b.n	8003680 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800367e:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d058      	beq.n	800373e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	2b08      	cmp	r3, #8
 8003690:	d005      	beq.n	800369e <HAL_RCC_OscConfig+0x1d2>
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	2b0c      	cmp	r3, #12
 8003696:	d108      	bne.n	80036aa <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	2b03      	cmp	r3, #3
 800369c:	d105      	bne.n	80036aa <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d14b      	bne.n	800373e <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e289      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80036aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80036bc:	4313      	orrs	r3, r2
 80036be:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036c8:	d102      	bne.n	80036d0 <HAL_RCC_OscConfig+0x204>
 80036ca:	f7ff fcae 	bl	800302a <LL_RCC_HSE_Enable>
 80036ce:	e00d      	b.n	80036ec <HAL_RCC_OscConfig+0x220>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80036d8:	d104      	bne.n	80036e4 <HAL_RCC_OscConfig+0x218>
 80036da:	f7ff fc79 	bl	8002fd0 <LL_RCC_HSE_EnableTcxo>
 80036de:	f7ff fca4 	bl	800302a <LL_RCC_HSE_Enable>
 80036e2:	e003      	b.n	80036ec <HAL_RCC_OscConfig+0x220>
 80036e4:	f7ff fcaf 	bl	8003046 <LL_RCC_HSE_Disable>
 80036e8:	f7ff fc80 	bl	8002fec <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d012      	beq.n	800371a <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f4:	f7fd fd92 	bl	800121c <HAL_GetTick>
 80036f8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036fc:	f7fd fd8e 	bl	800121c <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b64      	cmp	r3, #100	@ 0x64
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e257      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 800370e:	f7ff fca8 	bl	8003062 <LL_RCC_HSE_IsReady>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0f1      	beq.n	80036fc <HAL_RCC_OscConfig+0x230>
 8003718:	e011      	b.n	800373e <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371a:	f7fd fd7f 	bl	800121c <HAL_GetTick>
 800371e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8003720:	e008      	b.n	8003734 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003722:	f7fd fd7b 	bl	800121c <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b64      	cmp	r3, #100	@ 0x64
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e244      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8003734:	f7ff fc95 	bl	8003062 <LL_RCC_HSE_IsReady>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f1      	bne.n	8003722 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d046      	beq.n	80037d8 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	2b04      	cmp	r3, #4
 800374e:	d005      	beq.n	800375c <HAL_RCC_OscConfig+0x290>
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	2b0c      	cmp	r3, #12
 8003754:	d10e      	bne.n	8003774 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	2b02      	cmp	r3, #2
 800375a:	d10b      	bne.n	8003774 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e22a      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff fcb6 	bl	80030de <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003772:	e031      	b.n	80037d8 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	691b      	ldr	r3, [r3, #16]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d019      	beq.n	80037b0 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800377c:	f7ff fc82 	bl	8003084 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003780:	f7fd fd4c 	bl	800121c <HAL_GetTick>
 8003784:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003788:	f7fd fd48 	bl	800121c <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e211      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 800379a:	f7ff fc8f 	bl	80030bc <LL_RCC_HSI_IsReady>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f1      	beq.n	8003788 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff fc98 	bl	80030de <LL_RCC_HSI_SetCalibTrimming>
 80037ae:	e013      	b.n	80037d8 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b0:	f7ff fc76 	bl	80030a0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b4:	f7fd fd32 	bl	800121c <HAL_GetTick>
 80037b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037bc:	f7fd fd2e 	bl	800121c <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e1f7      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 80037ce:	f7ff fc75 	bl	80030bc <LL_RCC_HSI_IsReady>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1f1      	bne.n	80037bc <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0308 	and.w	r3, r3, #8
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d06e      	beq.n	80038c2 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d056      	beq.n	800389a <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 80037ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037f4:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69da      	ldr	r2, [r3, #28]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f003 0310 	and.w	r3, r3, #16
 8003800:	429a      	cmp	r2, r3
 8003802:	d031      	beq.n	8003868 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d006      	beq.n	800381c <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003814:	2b00      	cmp	r3, #0
 8003816:	d101      	bne.n	800381c <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e1d0      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d013      	beq.n	800384e <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8003826:	f7ff fc8f 	bl	8003148 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800382a:	f7fd fcf7 	bl	800121c <HAL_GetTick>
 800382e:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003832:	f7fd fcf3 	bl	800121c <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b11      	cmp	r3, #17
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e1bc      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8003844:	f7ff fc90 	bl	8003168 <LL_RCC_LSI_IsReady>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f1      	bne.n	8003832 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800384e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003852:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003856:	f023 0210 	bic.w	r2, r3, #16
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	69db      	ldr	r3, [r3, #28]
 800385e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003862:	4313      	orrs	r3, r2
 8003864:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003868:	f7ff fc5e 	bl	8003128 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800386c:	f7fd fcd6 	bl	800121c <HAL_GetTick>
 8003870:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8003872:	e00c      	b.n	800388e <HAL_RCC_OscConfig+0x3c2>
 8003874:	20000000 	.word	0x20000000
 8003878:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800387c:	f7fd fcce 	bl	800121c <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b11      	cmp	r3, #17
 8003888:	d901      	bls.n	800388e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e197      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800388e:	f7ff fc6b 	bl	8003168 <LL_RCC_LSI_IsReady>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d0f1      	beq.n	800387c <HAL_RCC_OscConfig+0x3b0>
 8003898:	e013      	b.n	80038c2 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800389a:	f7ff fc55 	bl	8003148 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800389e:	f7fd fcbd 	bl	800121c <HAL_GetTick>
 80038a2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80038a4:	e008      	b.n	80038b8 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038a6:	f7fd fcb9 	bl	800121c <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	2b11      	cmp	r3, #17
 80038b2:	d901      	bls.n	80038b8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e182      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 80038b8:	f7ff fc56 	bl	8003168 <LL_RCC_LSI_IsReady>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f1      	bne.n	80038a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0304 	and.w	r3, r3, #4
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 80d8 	beq.w	8003a80 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80038d0:	f7ff fb6c 	bl	8002fac <LL_PWR_IsEnabledBkUpAccess>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d113      	bne.n	8003902 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80038da:	f7ff faab 	bl	8002e34 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038de:	f7fd fc9d 	bl	800121c <HAL_GetTick>
 80038e2:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80038e4:	e008      	b.n	80038f8 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e6:	f7fd fc99 	bl	800121c <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e162      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80038f8:	f7ff fb58 	bl	8002fac <LL_PWR_IsEnabledBkUpAccess>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d0f1      	beq.n	80038e6 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d07b      	beq.n	8003a02 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	2b85      	cmp	r3, #133	@ 0x85
 8003910:	d003      	beq.n	800391a <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	2b05      	cmp	r3, #5
 8003918:	d109      	bne.n	800392e <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800391a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800391e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003922:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003926:	f043 0304 	orr.w	r3, r3, #4
 800392a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800392e:	f7fd fc75 	bl	800121c <HAL_GetTick>
 8003932:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003938:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800393c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003948:	e00a      	b.n	8003960 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800394a:	f7fd fc67 	bl	800121c <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003958:	4293      	cmp	r3, r2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e12e      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003960:	f7ff fbd1 	bl	8003106 <LL_RCC_LSE_IsReady>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d0ef      	beq.n	800394a <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	2b81      	cmp	r3, #129	@ 0x81
 8003970:	d003      	beq.n	800397a <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	2b85      	cmp	r3, #133	@ 0x85
 8003978:	d121      	bne.n	80039be <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397a:	f7fd fc4f 	bl	800121c <HAL_GetTick>
 800397e:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003980:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003988:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800398c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003990:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003994:	e00a      	b.n	80039ac <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003996:	f7fd fc41 	bl	800121c <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d901      	bls.n	80039ac <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e108      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80039ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d0ec      	beq.n	8003996 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80039bc:	e060      	b.n	8003a80 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039be:	f7fd fc2d 	bl	800121c <HAL_GetTick>
 80039c2:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80039c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80039d8:	e00a      	b.n	80039f0 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039da:	f7fd fc1f 	bl	800121c <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e0e6      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80039f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1ec      	bne.n	80039da <HAL_RCC_OscConfig+0x50e>
 8003a00:	e03e      	b.n	8003a80 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a02:	f7fd fc0b 	bl	800121c <HAL_GetTick>
 8003a06:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003a08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003a1c:	e00a      	b.n	8003a34 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a1e:	f7fd fbfd 	bl	800121c <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e0c4      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003a34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1ec      	bne.n	8003a1e <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a44:	f7fd fbea 	bl	800121c <HAL_GetTick>
 8003a48:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003a4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a56:	f023 0301 	bic.w	r3, r3, #1
 8003a5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003a5e:	e00a      	b.n	8003a76 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a60:	f7fd fbdc 	bl	800121c <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e0a3      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8003a76:	f7ff fb46 	bl	8003106 <LL_RCC_LSE_IsReady>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1ef      	bne.n	8003a60 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 8099 	beq.w	8003bbc <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	2b0c      	cmp	r3, #12
 8003a8e:	d06c      	beq.n	8003b6a <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d14b      	bne.n	8003b30 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a98:	f7ff fc87 	bl	80033aa <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9c:	f7fd fbbe 	bl	800121c <HAL_GetTick>
 8003aa0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa4:	f7fd fbba 	bl	800121c <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b0a      	cmp	r3, #10
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e083      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003ab6:	f7ff fc86 	bl	80033c6 <LL_RCC_PLL_IsReady>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d1f1      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ac0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ac4:	68da      	ldr	r2, [r3, #12]
 8003ac6:	4b40      	ldr	r3, [pc, #256]	@ (8003bc8 <HAL_RCC_OscConfig+0x6fc>)
 8003ac8:	4013      	ands	r3, r2
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ad2:	4311      	orrs	r1, r2
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ad8:	0212      	lsls	r2, r2, #8
 8003ada:	4311      	orrs	r1, r2
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ae0:	4311      	orrs	r1, r2
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ae6:	4311      	orrs	r1, r2
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003aec:	430a      	orrs	r2, r1
 8003aee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003af2:	4313      	orrs	r3, r2
 8003af4:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003af6:	f7ff fc4a 	bl	800338e <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003afa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b08:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0a:	f7fd fb87 	bl	800121c <HAL_GetTick>
 8003b0e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8003b10:	e008      	b.n	8003b24 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b12:	f7fd fb83 	bl	800121c <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b0a      	cmp	r3, #10
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e04c      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8003b24:	f7ff fc4f 	bl	80033c6 <LL_RCC_PLL_IsReady>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d0f1      	beq.n	8003b12 <HAL_RCC_OscConfig+0x646>
 8003b2e:	e045      	b.n	8003bbc <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b30:	f7ff fc3b 	bl	80033aa <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b34:	f7fd fb72 	bl	800121c <HAL_GetTick>
 8003b38:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b3c:	f7fd fb6e 	bl	800121c <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b0a      	cmp	r3, #10
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e037      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003b4e:	f7ff fc3a 	bl	80033c6 <LL_RCC_PLL_IsReady>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1f1      	bne.n	8003b3c <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8003b58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b5c:	68da      	ldr	r2, [r3, #12]
 8003b5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003b62:	4b1a      	ldr	r3, [pc, #104]	@ (8003bcc <HAL_RCC_OscConfig+0x700>)
 8003b64:	4013      	ands	r3, r2
 8003b66:	60cb      	str	r3, [r1, #12]
 8003b68:	e028      	b.n	8003bbc <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d101      	bne.n	8003b76 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e023      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	f003 0203 	and.w	r2, r3, #3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d115      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d10e      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba4:	021b      	lsls	r3, r3, #8
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d106      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d001      	beq.n	8003bbc <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e000      	b.n	8003bbe <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3720      	adds	r7, #32
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	11c1808c 	.word	0x11c1808c
 8003bcc:	eefefffc 	.word	0xeefefffc

08003bd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e10f      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003be4:	4b89      	ldr	r3, [pc, #548]	@ (8003e0c <HAL_RCC_ClockConfig+0x23c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d91b      	bls.n	8003c2a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bf2:	4b86      	ldr	r3, [pc, #536]	@ (8003e0c <HAL_RCC_ClockConfig+0x23c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f023 0207 	bic.w	r2, r3, #7
 8003bfa:	4984      	ldr	r1, [pc, #528]	@ (8003e0c <HAL_RCC_ClockConfig+0x23c>)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c02:	f7fd fb0b 	bl	800121c <HAL_GetTick>
 8003c06:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c08:	e008      	b.n	8003c1c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003c0a:	f7fd fb07 	bl	800121c <HAL_GetTick>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e0f3      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c1c:	4b7b      	ldr	r3, [pc, #492]	@ (8003e0c <HAL_RCC_ClockConfig+0x23c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d1ef      	bne.n	8003c0a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d016      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff fb2a 	bl	8003294 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003c40:	f7fd faec 	bl	800121c <HAL_GetTick>
 8003c44:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003c48:	f7fd fae8 	bl	800121c <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e0d4      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003c5a:	f7ff fbf2 	bl	8003442 <LL_RCC_IsActiveFlag_HPRE>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0f1      	beq.n	8003c48 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d016      	beq.n	8003c9e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7ff fb20 	bl	80032ba <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003c7a:	f7fd facf 	bl	800121c <HAL_GetTick>
 8003c7e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003c80:	e008      	b.n	8003c94 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003c82:	f7fd facb 	bl	800121c <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e0b7      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003c94:	f7ff fbe6 	bl	8003464 <LL_RCC_IsActiveFlag_SHDHPRE>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d0f1      	beq.n	8003c82 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0304 	and.w	r3, r3, #4
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d016      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7ff fb19 	bl	80032e6 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003cb4:	f7fd fab2 	bl	800121c <HAL_GetTick>
 8003cb8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003cbc:	f7fd faae 	bl	800121c <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e09a      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003cce:	f7ff fbdb 	bl	8003488 <LL_RCC_IsActiveFlag_PPRE1>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d0f1      	beq.n	8003cbc <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0308 	and.w	r3, r3, #8
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d017      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691b      	ldr	r3, [r3, #16]
 8003ce8:	00db      	lsls	r3, r3, #3
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff fb0e 	bl	800330c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003cf0:	f7fd fa94 	bl	800121c <HAL_GetTick>
 8003cf4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003cf8:	f7fd fa90 	bl	800121c <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e07c      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003d0a:	f7ff fbce 	bl	80034aa <LL_RCC_IsActiveFlag_PPRE2>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f1      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d043      	beq.n	8003da8 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d106      	bne.n	8003d36 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003d28:	f7ff f99b 	bl	8003062 <LL_RCC_HSE_IsReady>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d11e      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e066      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b03      	cmp	r3, #3
 8003d3c:	d106      	bne.n	8003d4c <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003d3e:	f7ff fb42 	bl	80033c6 <LL_RCC_PLL_IsReady>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d113      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e05b      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d106      	bne.n	8003d62 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003d54:	f7ff fa35 	bl	80031c2 <LL_RCC_MSI_IsReady>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d108      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e050      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003d62:	f7ff f9ab 	bl	80030bc <LL_RCC_HSI_IsReady>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d101      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e049      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff fa6f 	bl	8003258 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d7a:	f7fd fa4f 	bl	800121c <HAL_GetTick>
 8003d7e:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d80:	e00a      	b.n	8003d98 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d82:	f7fd fa4b 	bl	800121c <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e035      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d98:	f7ff fa71 	bl	800327e <LL_RCC_GetSysClkSource>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d1ec      	bne.n	8003d82 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003da8:	4b18      	ldr	r3, [pc, #96]	@ (8003e0c <HAL_RCC_ClockConfig+0x23c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d21b      	bcs.n	8003dee <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db6:	4b15      	ldr	r3, [pc, #84]	@ (8003e0c <HAL_RCC_ClockConfig+0x23c>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f023 0207 	bic.w	r2, r3, #7
 8003dbe:	4913      	ldr	r1, [pc, #76]	@ (8003e0c <HAL_RCC_ClockConfig+0x23c>)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dc6:	f7fd fa29 	bl	800121c <HAL_GetTick>
 8003dca:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003dce:	f7fd fa25 	bl	800121c <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e011      	b.n	8003e04 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de0:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <HAL_RCC_ClockConfig+0x23c>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0307 	and.w	r3, r3, #7
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d1ef      	bne.n	8003dce <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003dee:	f000 f8b3 	bl	8003f58 <HAL_RCC_GetHCLKFreq>
 8003df2:	4603      	mov	r3, r0
 8003df4:	4a06      	ldr	r2, [pc, #24]	@ (8003e10 <HAL_RCC_ClockConfig+0x240>)
 8003df6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8003df8:	4b06      	ldr	r3, [pc, #24]	@ (8003e14 <HAL_RCC_ClockConfig+0x244>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fd fdfb 	bl	80019f8 <HAL_InitTick>
 8003e02:	4603      	mov	r3, r0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	58004000 	.word	0x58004000
 8003e10:	20000000 	.word	0x20000000
 8003e14:	20000004 	.word	0x20000004

08003e18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e18:	b590      	push	{r4, r7, lr}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e26:	f7ff fa2a 	bl	800327e <LL_RCC_GetSysClkSource>
 8003e2a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e2c:	f7ff fafe 	bl	800342c <LL_RCC_PLL_GetMainSource>
 8003e30:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d005      	beq.n	8003e44 <HAL_RCC_GetSysClockFreq+0x2c>
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	2b0c      	cmp	r3, #12
 8003e3c:	d139      	bne.n	8003eb2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d136      	bne.n	8003eb2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003e44:	f7ff f9cd 	bl	80031e2 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d115      	bne.n	8003e7a <HAL_RCC_GetSysClockFreq+0x62>
 8003e4e:	f7ff f9c8 	bl	80031e2 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d106      	bne.n	8003e66 <HAL_RCC_GetSysClockFreq+0x4e>
 8003e58:	f7ff f9d3 	bl	8003202 <LL_RCC_MSI_GetRange>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	0a1b      	lsrs	r3, r3, #8
 8003e60:	f003 030f 	and.w	r3, r3, #15
 8003e64:	e005      	b.n	8003e72 <HAL_RCC_GetSysClockFreq+0x5a>
 8003e66:	f7ff f9d7 	bl	8003218 <LL_RCC_MSI_GetRangeAfterStandby>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	0a1b      	lsrs	r3, r3, #8
 8003e6e:	f003 030f 	and.w	r3, r3, #15
 8003e72:	4a36      	ldr	r2, [pc, #216]	@ (8003f4c <HAL_RCC_GetSysClockFreq+0x134>)
 8003e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e78:	e014      	b.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x8c>
 8003e7a:	f7ff f9b2 	bl	80031e2 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d106      	bne.n	8003e92 <HAL_RCC_GetSysClockFreq+0x7a>
 8003e84:	f7ff f9bd 	bl	8003202 <LL_RCC_MSI_GetRange>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	091b      	lsrs	r3, r3, #4
 8003e8c:	f003 030f 	and.w	r3, r3, #15
 8003e90:	e005      	b.n	8003e9e <HAL_RCC_GetSysClockFreq+0x86>
 8003e92:	f7ff f9c1 	bl	8003218 <LL_RCC_MSI_GetRangeAfterStandby>
 8003e96:	4603      	mov	r3, r0
 8003e98:	091b      	lsrs	r3, r3, #4
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	4a2b      	ldr	r2, [pc, #172]	@ (8003f4c <HAL_RCC_GetSysClockFreq+0x134>)
 8003ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ea4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d115      	bne.n	8003ed8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003eb0:	e012      	b.n	8003ed8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2b04      	cmp	r3, #4
 8003eb6:	d102      	bne.n	8003ebe <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003eb8:	4b25      	ldr	r3, [pc, #148]	@ (8003f50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003eba:	617b      	str	r3, [r7, #20]
 8003ebc:	e00c      	b.n	8003ed8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d109      	bne.n	8003ed8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003ec4:	f7ff f8a0 	bl	8003008 <LL_RCC_HSE_IsEnabledDiv2>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d102      	bne.n	8003ed4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003ece:	4b20      	ldr	r3, [pc, #128]	@ (8003f50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003ed0:	617b      	str	r3, [r7, #20]
 8003ed2:	e001      	b.n	8003ed8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003ed6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ed8:	f7ff f9d1 	bl	800327e <LL_RCC_GetSysClkSource>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b0c      	cmp	r3, #12
 8003ee0:	d12f      	bne.n	8003f42 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003ee2:	f7ff faa3 	bl	800342c <LL_RCC_PLL_GetMainSource>
 8003ee6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d003      	beq.n	8003ef6 <HAL_RCC_GetSysClockFreq+0xde>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b03      	cmp	r3, #3
 8003ef2:	d003      	beq.n	8003efc <HAL_RCC_GetSysClockFreq+0xe4>
 8003ef4:	e00d      	b.n	8003f12 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003ef6:	4b16      	ldr	r3, [pc, #88]	@ (8003f50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003ef8:	60fb      	str	r3, [r7, #12]
        break;
 8003efa:	e00d      	b.n	8003f18 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003efc:	f7ff f884 	bl	8003008 <LL_RCC_HSE_IsEnabledDiv2>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d102      	bne.n	8003f0c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003f06:	4b12      	ldr	r3, [pc, #72]	@ (8003f50 <HAL_RCC_GetSysClockFreq+0x138>)
 8003f08:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003f0a:	e005      	b.n	8003f18 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003f0c:	4b11      	ldr	r3, [pc, #68]	@ (8003f54 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003f0e:	60fb      	str	r3, [r7, #12]
        break;
 8003f10:	e002      	b.n	8003f18 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	60fb      	str	r3, [r7, #12]
        break;
 8003f16:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003f18:	f7ff fa66 	bl	80033e8 <LL_RCC_PLL_GetN>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	fb03 f402 	mul.w	r4, r3, r2
 8003f24:	f7ff fa77 	bl	8003416 <LL_RCC_PLL_GetDivider>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	091b      	lsrs	r3, r3, #4
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	fbb4 f4f3 	udiv	r4, r4, r3
 8003f32:	f7ff fa65 	bl	8003400 <LL_RCC_PLL_GetR>
 8003f36:	4603      	mov	r3, r0
 8003f38:	0f5b      	lsrs	r3, r3, #29
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	fbb4 f3f3 	udiv	r3, r4, r3
 8003f40:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003f42:	697b      	ldr	r3, [r7, #20]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	371c      	adds	r7, #28
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd90      	pop	{r4, r7, pc}
 8003f4c:	0800c3f4 	.word	0x0800c3f4
 8003f50:	00f42400 	.word	0x00f42400
 8003f54:	01e84800 	.word	0x01e84800

08003f58 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f58:	b598      	push	{r3, r4, r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003f5c:	f7ff ff5c 	bl	8003e18 <HAL_RCC_GetSysClockFreq>
 8003f60:	4604      	mov	r4, r0
 8003f62:	f7ff f9e6 	bl	8003332 <LL_RCC_GetAHBPrescaler>
 8003f66:	4603      	mov	r3, r0
 8003f68:	091b      	lsrs	r3, r3, #4
 8003f6a:	f003 030f 	and.w	r3, r3, #15
 8003f6e:	4a03      	ldr	r2, [pc, #12]	@ (8003f7c <HAL_RCC_GetHCLKFreq+0x24>)
 8003f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f74:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	bd98      	pop	{r3, r4, r7, pc}
 8003f7c:	0800c394 	.word	0x0800c394

08003f80 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f80:	b598      	push	{r3, r4, r7, lr}
 8003f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003f84:	f7ff ffe8 	bl	8003f58 <HAL_RCC_GetHCLKFreq>
 8003f88:	4604      	mov	r4, r0
 8003f8a:	f7ff f9ea 	bl	8003362 <LL_RCC_GetAPB1Prescaler>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	0a1b      	lsrs	r3, r3, #8
 8003f92:	4a03      	ldr	r2, [pc, #12]	@ (8003fa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f98:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	bd98      	pop	{r3, r4, r7, pc}
 8003fa0:	0800c3d4 	.word	0x0800c3d4

08003fa4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fa4:	b598      	push	{r3, r4, r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003fa8:	f7ff ffd6 	bl	8003f58 <HAL_RCC_GetHCLKFreq>
 8003fac:	4604      	mov	r4, r0
 8003fae:	f7ff f9e3 	bl	8003378 <LL_RCC_GetAPB2Prescaler>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	0adb      	lsrs	r3, r3, #11
 8003fb6:	4a03      	ldr	r2, [pc, #12]	@ (8003fc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fbc:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	bd98      	pop	{r3, r4, r7, pc}
 8003fc4:	0800c3d4 	.word	0x0800c3d4

08003fc8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003fc8:	b590      	push	{r4, r7, lr}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	091b      	lsrs	r3, r3, #4
 8003fd4:	f003 030f 	and.w	r3, r3, #15
 8003fd8:	4a10      	ldr	r2, [pc, #64]	@ (800401c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8003fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fde:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003fe0:	f7ff f9b2 	bl	8003348 <LL_RCC_GetAHB3Prescaler>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	091b      	lsrs	r3, r3, #4
 8003fe8:	f003 030f 	and.w	r3, r3, #15
 8003fec:	4a0c      	ldr	r2, [pc, #48]	@ (8004020 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff8:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	4a09      	ldr	r2, [pc, #36]	@ (8004024 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8004002:	0c9c      	lsrs	r4, r3, #18
 8004004:	f7fe ff58 	bl	8002eb8 <HAL_PWREx_GetVoltageRange>
 8004008:	4603      	mov	r3, r0
 800400a:	4619      	mov	r1, r3
 800400c:	4620      	mov	r0, r4
 800400e:	f000 f80b 	bl	8004028 <RCC_SetFlashLatency>
 8004012:	4603      	mov	r3, r0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3714      	adds	r7, #20
 8004018:	46bd      	mov	sp, r7
 800401a:	bd90      	pop	{r4, r7, pc}
 800401c:	0800c3f4 	.word	0x0800c3f4
 8004020:	0800c394 	.word	0x0800c394
 8004024:	431bde83 	.word	0x431bde83

08004028 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b08e      	sub	sp, #56	@ 0x38
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8004032:	4a3a      	ldr	r2, [pc, #232]	@ (800411c <RCC_SetFlashLatency+0xf4>)
 8004034:	f107 0320 	add.w	r3, r7, #32
 8004038:	e892 0003 	ldmia.w	r2, {r0, r1}
 800403c:	6018      	str	r0, [r3, #0]
 800403e:	3304      	adds	r3, #4
 8004040:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8004042:	4a37      	ldr	r2, [pc, #220]	@ (8004120 <RCC_SetFlashLatency+0xf8>)
 8004044:	f107 0318 	add.w	r3, r7, #24
 8004048:	e892 0003 	ldmia.w	r2, {r0, r1}
 800404c:	6018      	str	r0, [r3, #0]
 800404e:	3304      	adds	r3, #4
 8004050:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8004052:	4a34      	ldr	r2, [pc, #208]	@ (8004124 <RCC_SetFlashLatency+0xfc>)
 8004054:	f107 030c 	add.w	r3, r7, #12
 8004058:	ca07      	ldmia	r2, {r0, r1, r2}
 800405a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800405e:	2300      	movs	r3, #0
 8004060:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004068:	d11b      	bne.n	80040a2 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800406a:	2300      	movs	r3, #0
 800406c:	633b      	str	r3, [r7, #48]	@ 0x30
 800406e:	e014      	b.n	800409a <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	3338      	adds	r3, #56	@ 0x38
 8004076:	443b      	add	r3, r7
 8004078:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800407c:	461a      	mov	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4293      	cmp	r3, r2
 8004082:	d807      	bhi.n	8004094 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	3338      	adds	r3, #56	@ 0x38
 800408a:	443b      	add	r3, r7
 800408c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004090:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004092:	e021      	b.n	80040d8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004096:	3301      	adds	r3, #1
 8004098:	633b      	str	r3, [r7, #48]	@ 0x30
 800409a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409c:	2b02      	cmp	r3, #2
 800409e:	d9e7      	bls.n	8004070 <RCC_SetFlashLatency+0x48>
 80040a0:	e01a      	b.n	80040d8 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80040a2:	2300      	movs	r3, #0
 80040a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040a6:	e014      	b.n	80040d2 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80040a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	3338      	adds	r3, #56	@ 0x38
 80040ae:	443b      	add	r3, r7
 80040b0:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80040b4:	461a      	mov	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d807      	bhi.n	80040cc <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80040bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	3338      	adds	r3, #56	@ 0x38
 80040c2:	443b      	add	r3, r7
 80040c4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80040c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80040ca:	e005      	b.n	80040d8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80040cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ce:	3301      	adds	r3, #1
 80040d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d9e7      	bls.n	80040a8 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80040d8:	4b13      	ldr	r3, [pc, #76]	@ (8004128 <RCC_SetFlashLatency+0x100>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f023 0207 	bic.w	r2, r3, #7
 80040e0:	4911      	ldr	r1, [pc, #68]	@ (8004128 <RCC_SetFlashLatency+0x100>)
 80040e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e4:	4313      	orrs	r3, r2
 80040e6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80040e8:	f7fd f898 	bl	800121c <HAL_GetTick>
 80040ec:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80040ee:	e008      	b.n	8004102 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80040f0:	f7fd f894 	bl	800121c <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e007      	b.n	8004112 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004102:	4b09      	ldr	r3, [pc, #36]	@ (8004128 <RCC_SetFlashLatency+0x100>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800410c:	429a      	cmp	r2, r3
 800410e:	d1ef      	bne.n	80040f0 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3738      	adds	r7, #56	@ 0x38
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	0800c2f8 	.word	0x0800c2f8
 8004120:	0800c300 	.word	0x0800c300
 8004124:	0800c308 	.word	0x0800c308
 8004128:	58004000 	.word	0x58004000

0800412c <LL_RCC_LSE_IsReady>:
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b02      	cmp	r3, #2
 800413e:	d101      	bne.n	8004144 <LL_RCC_LSE_IsReady+0x18>
 8004140:	2301      	movs	r3, #1
 8004142:	e000      	b.n	8004146 <LL_RCC_LSE_IsReady+0x1a>
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	46bd      	mov	sp, r7
 800414a:	bc80      	pop	{r7}
 800414c:	4770      	bx	lr

0800414e <LL_RCC_SetUSARTClockSource>:
{
 800414e:	b480      	push	{r7}
 8004150:	b083      	sub	sp, #12
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8004156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800415a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	0c1b      	lsrs	r3, r3, #16
 8004162:	43db      	mvns	r3, r3
 8004164:	401a      	ands	r2, r3
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	b29b      	uxth	r3, r3
 800416a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800416e:	4313      	orrs	r3, r2
 8004170:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	bc80      	pop	{r7}
 800417c:	4770      	bx	lr

0800417e <LL_RCC_SetI2SClockSource>:
{
 800417e:	b480      	push	{r7}
 8004180:	b083      	sub	sp, #12
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8004186:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800418a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004192:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4313      	orrs	r3, r2
 800419a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800419e:	bf00      	nop
 80041a0:	370c      	adds	r7, #12
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bc80      	pop	{r7}
 80041a6:	4770      	bx	lr

080041a8 <LL_RCC_SetLPUARTClockSource>:
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80041b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80041bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bc80      	pop	{r7}
 80041d0:	4770      	bx	lr

080041d2 <LL_RCC_SetI2CClockSource>:
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80041da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041de:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	091b      	lsrs	r3, r3, #4
 80041e6:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80041ea:	43db      	mvns	r3, r3
 80041ec:	401a      	ands	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	011b      	lsls	r3, r3, #4
 80041f2:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80041f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80041fa:	4313      	orrs	r3, r2
 80041fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr

0800420a <LL_RCC_SetLPTIMClockSource>:
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004212:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004216:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	0c1b      	lsrs	r3, r3, #16
 800421e:	041b      	lsls	r3, r3, #16
 8004220:	43db      	mvns	r3, r3
 8004222:	401a      	ands	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	041b      	lsls	r3, r3, #16
 8004228:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	bc80      	pop	{r7}
 800423a:	4770      	bx	lr

0800423c <LL_RCC_SetRNGClockSource>:
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800424c:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004250:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4313      	orrs	r3, r2
 8004258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr

08004266 <LL_RCC_SetADCClockSource>:
{
 8004266:	b480      	push	{r7}
 8004268:	b083      	sub	sp, #12
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800426e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004276:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800427a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4313      	orrs	r3, r2
 8004282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004286:	bf00      	nop
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	bc80      	pop	{r7}
 800428e:	4770      	bx	lr

08004290 <LL_RCC_SetRTCClockSource>:
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800429c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bc80      	pop	{r7}
 80042b8:	4770      	bx	lr

080042ba <LL_RCC_GetRTCClockSource>:
{
 80042ba:	b480      	push	{r7}
 80042bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80042be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bc80      	pop	{r7}
 80042d0:	4770      	bx	lr

080042d2 <LL_RCC_ForceBackupDomainReset>:
{
 80042d2:	b480      	push	{r7}
 80042d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80042d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80042ea:	bf00      	nop
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bc80      	pop	{r7}
 80042f0:	4770      	bx	lr

080042f2 <LL_RCC_ReleaseBackupDomainReset>:
{
 80042f2:	b480      	push	{r7}
 80042f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80042f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004306:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800430a:	bf00      	nop
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr
	...

08004314 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b086      	sub	sp, #24
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800431c:	2300      	movs	r3, #0
 800431e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8004320:	2300      	movs	r3, #0
 8004322:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004324:	2300      	movs	r3, #0
 8004326:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d058      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8004334:	f7fe fd7e 	bl	8002e34 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004338:	f7fc ff70 	bl	800121c <HAL_GetTick>
 800433c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800433e:	e009      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004340:	f7fc ff6c 	bl	800121c <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d902      	bls.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	74fb      	strb	r3, [r7, #19]
        break;
 8004352:	e006      	b.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004354:	4b7b      	ldr	r3, [pc, #492]	@ (8004544 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800435c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004360:	d1ee      	bne.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8004362:	7cfb      	ldrb	r3, [r7, #19]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d13c      	bne.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8004368:	f7ff ffa7 	bl	80042ba <LL_RCC_GetRTCClockSource>
 800436c:	4602      	mov	r2, r0
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004372:	429a      	cmp	r2, r3
 8004374:	d00f      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800437a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800437e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004382:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004384:	f7ff ffa5 	bl	80042d2 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004388:	f7ff ffb3 	bl	80042f2 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800438c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d014      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a0:	f7fc ff3c 	bl	800121c <HAL_GetTick>
 80043a4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80043a6:	e00b      	b.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a8:	f7fc ff38 	bl	800121c <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d902      	bls.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	74fb      	strb	r3, [r7, #19]
            break;
 80043be:	e004      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80043c0:	f7ff feb4 	bl	800412c <LL_RCC_LSE_IsReady>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d1ee      	bne.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80043ca:	7cfb      	ldrb	r3, [r7, #19]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d105      	bne.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff ff5b 	bl	8004290 <LL_RCC_SetRTCClockSource>
 80043da:	e004      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043dc:	7cfb      	ldrb	r3, [r7, #19]
 80043de:	74bb      	strb	r3, [r7, #18]
 80043e0:	e001      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e2:	7cfb      	ldrb	r3, [r7, #19]
 80043e4:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d004      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff fea9 	bl	800414e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d004      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	4618      	mov	r0, r3
 800440e:	f7ff fe9e 	bl	800414e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0320 	and.w	r3, r3, #32
 800441a:	2b00      	cmp	r3, #0
 800441c:	d004      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	4618      	mov	r0, r3
 8004424:	f7ff fec0 	bl	80041a8 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004430:	2b00      	cmp	r3, #0
 8004432:	d004      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff fee6 	bl	800420a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004446:	2b00      	cmp	r3, #0
 8004448:	d004      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	4618      	mov	r0, r3
 8004450:	f7ff fedb 	bl	800420a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800445c:	2b00      	cmp	r3, #0
 800445e:	d004      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004464:	4618      	mov	r0, r3
 8004466:	f7ff fed0 	bl	800420a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004472:	2b00      	cmp	r3, #0
 8004474:	d004      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff fea9 	bl	80041d2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004488:	2b00      	cmp	r3, #0
 800448a:	d004      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	4618      	mov	r0, r3
 8004492:	f7ff fe9e 	bl	80041d2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d004      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	69db      	ldr	r3, [r3, #28]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7ff fe93 	bl	80041d2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0310 	and.w	r3, r3, #16
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d011      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff fe5e 	bl	800417e <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ca:	d107      	bne.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80044cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80044d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044da:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d010      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7ff fea5 	bl	800423c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d107      	bne.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80044fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004504:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004508:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d011      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff fea3 	bl	8004266 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004524:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004528:	d107      	bne.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800452a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004538:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800453a:	7cbb      	ldrb	r3, [r7, #18]
}
 800453c:	4618      	mov	r0, r3
 800453e:	3718      	adds	r7, #24
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	58000400 	.word	0x58000400

08004548 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d07b      	beq.n	8004652 <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d106      	bne.n	8004574 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fc fce0 	bl	8000f34 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2202      	movs	r2, #2
 8004578:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800457c:	4b37      	ldr	r3, [pc, #220]	@ (800465c <HAL_RTC_Init+0x114>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f003 0310 	and.w	r3, r3, #16
 8004584:	2b10      	cmp	r3, #16
 8004586:	d05b      	beq.n	8004640 <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 8004588:	4b34      	ldr	r3, [pc, #208]	@ (800465c <HAL_RTC_Init+0x114>)
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004590:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004594:	d051      	beq.n	800463a <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004596:	4b31      	ldr	r3, [pc, #196]	@ (800465c <HAL_RTC_Init+0x114>)
 8004598:	22ca      	movs	r2, #202	@ 0xca
 800459a:	625a      	str	r2, [r3, #36]	@ 0x24
 800459c:	4b2f      	ldr	r3, [pc, #188]	@ (800465c <HAL_RTC_Init+0x114>)
 800459e:	2253      	movs	r2, #83	@ 0x53
 80045a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 fa14 	bl	80049d0 <RTC_EnterInitMode>
 80045a8:	4603      	mov	r3, r0
 80045aa:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d13f      	bne.n	8004632 <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80045b2:	4b2a      	ldr	r3, [pc, #168]	@ (800465c <HAL_RTC_Init+0x114>)
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	4a29      	ldr	r2, [pc, #164]	@ (800465c <HAL_RTC_Init+0x114>)
 80045b8:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80045bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045c0:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80045c2:	4b26      	ldr	r3, [pc, #152]	@ (800465c <HAL_RTC_Init+0x114>)
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6859      	ldr	r1, [r3, #4]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	4319      	orrs	r1, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	430b      	orrs	r3, r1
 80045d6:	4921      	ldr	r1, [pc, #132]	@ (800465c <HAL_RTC_Init+0x114>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	68da      	ldr	r2, [r3, #12]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	041b      	lsls	r3, r3, #16
 80045e6:	491d      	ldr	r1, [pc, #116]	@ (800465c <HAL_RTC_Init+0x114>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80045ec:	4b1b      	ldr	r3, [pc, #108]	@ (800465c <HAL_RTC_Init+0x114>)
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045fc:	430b      	orrs	r3, r1
 80045fe:	4917      	ldr	r1, [pc, #92]	@ (800465c <HAL_RTC_Init+0x114>)
 8004600:	4313      	orrs	r3, r2
 8004602:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 fa17 	bl	8004a38 <RTC_ExitInitMode>
 800460a:	4603      	mov	r3, r0
 800460c:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 800460e:	7bfb      	ldrb	r3, [r7, #15]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10e      	bne.n	8004632 <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 8004614:	4b11      	ldr	r3, [pc, #68]	@ (800465c <HAL_RTC_Init+0x114>)
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a19      	ldr	r1, [r3, #32]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	4319      	orrs	r1, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	430b      	orrs	r3, r1
 800462c:	490b      	ldr	r1, [pc, #44]	@ (800465c <HAL_RTC_Init+0x114>)
 800462e:	4313      	orrs	r3, r2
 8004630:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004632:	4b0a      	ldr	r3, [pc, #40]	@ (800465c <HAL_RTC_Init+0x114>)
 8004634:	22ff      	movs	r2, #255	@ 0xff
 8004636:	625a      	str	r2, [r3, #36]	@ 0x24
 8004638:	e004      	b.n	8004644 <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 800463a:	2300      	movs	r3, #0
 800463c:	73fb      	strb	r3, [r7, #15]
 800463e:	e001      	b.n	8004644 <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004640:	2300      	movs	r3, #0
 8004642:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004644:	7bfb      	ldrb	r3, [r7, #15]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d103      	bne.n	8004652 <HAL_RTC_Init+0x10a>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8004652:	7bfb      	ldrb	r3, [r7, #15]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	40002800 	.word	0x40002800

08004660 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004660:	b590      	push	{r4, r7, lr}
 8004662:	b087      	sub	sp, #28
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800466c:	2300      	movs	r3, #0
 800466e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004676:	2b01      	cmp	r3, #1
 8004678:	d101      	bne.n	800467e <HAL_RTC_SetAlarm_IT+0x1e>
 800467a:	2302      	movs	r3, #2
 800467c:	e0f3      	b.n	8004866 <HAL_RTC_SetAlarm_IT+0x206>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2202      	movs	r2, #2
 800468a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                                                                                   RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800468e:	4b78      	ldr	r3, [pc, #480]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004696:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800469e:	d06a      	beq.n	8004776 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d13a      	bne.n	800471c <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80046a6:	4b72      	ldr	r3, [pc, #456]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d102      	bne.n	80046b8 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2200      	movs	r2, #0
 80046b6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if (sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY)
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 f9f5 	bl	8004ab4 <RTC_ByteToBcd2>
 80046ca:	4603      	mov	r3, r0
 80046cc:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	785b      	ldrb	r3, [r3, #1]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 f9ee 	bl	8004ab4 <RTC_ByteToBcd2>
 80046d8:	4603      	mov	r3, r0
 80046da:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80046dc:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	789b      	ldrb	r3, [r3, #2]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 f9e6 	bl	8004ab4 <RTC_ByteToBcd2>
 80046e8:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80046ea:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	78db      	ldrb	r3, [r3, #3]
 80046f2:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80046f4:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 f9d8 	bl	8004ab4 <RTC_ByteToBcd2>
 8004704:	4603      	mov	r3, r0
 8004706:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004708:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004710:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004716:	4313      	orrs	r3, r2
 8004718:	617b      	str	r3, [r7, #20]
 800471a:	e02c      	b.n	8004776 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if (sAlarm->AlarmMask != RTC_ALARMMASK_ALL)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8004724:	d00d      	beq.n	8004742 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if (sAlarm->AlarmMask != RTC_ALARMMASK_HOURS)
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800472e:	d008      	beq.n	8004742 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8004730:	4b4f      	ldr	r3, [pc, #316]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004738:	2b00      	cmp	r3, #0
 800473a:	d102      	bne.n	8004742 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2200      	movs	r2, #0
 8004740:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	785b      	ldrb	r3, [r3, #1]
 800474c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800474e:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004754:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	78db      	ldrb	r3, [r3, #3]
 800475a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800475c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004764:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004766:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800476c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004772:	4313      	orrs	r3, r2
 8004774:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004776:	4b3e      	ldr	r3, [pc, #248]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004778:	22ca      	movs	r2, #202	@ 0xca
 800477a:	625a      	str	r2, [r3, #36]	@ 0x24
 800477c:	4b3c      	ldr	r3, [pc, #240]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 800477e:	2253      	movs	r2, #83	@ 0x53
 8004780:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800478a:	d12c      	bne.n	80047e6 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800478c:	4b38      	ldr	r3, [pc, #224]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	4a37      	ldr	r2, [pc, #220]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004792:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004796:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8004798:	4b35      	ldr	r3, [pc, #212]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 800479a:	2201      	movs	r2, #1
 800479c:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047a4:	d107      	bne.n	80047b6 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	699a      	ldr	r2, [r3, #24]
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	4930      	ldr	r1, [pc, #192]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	644b      	str	r3, [r1, #68]	@ 0x44
 80047b4:	e006      	b.n	80047c4 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80047b6:	4a2e      	ldr	r2, [pc, #184]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80047bc:	4a2c      	ldr	r2, [pc, #176]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80047c4:	4a2a      	ldr	r2, [pc, #168]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d0:	f043 0201 	orr.w	r2, r3, #1
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80047d8:	4b25      	ldr	r3, [pc, #148]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	4a24      	ldr	r2, [pc, #144]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047de:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 80047e2:	6193      	str	r3, [r2, #24]
 80047e4:	e02b      	b.n	800483e <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80047e6:	4b22      	ldr	r3, [pc, #136]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	4a21      	ldr	r2, [pc, #132]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047ec:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80047f0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80047f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 80047f4:	2202      	movs	r2, #2
 80047f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047fe:	d107      	bne.n	8004810 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	699a      	ldr	r2, [r3, #24]
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	69db      	ldr	r3, [r3, #28]
 8004808:	4919      	ldr	r1, [pc, #100]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 800480a:	4313      	orrs	r3, r2
 800480c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800480e:	e006      	b.n	800481e <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8004810:	4a17      	ldr	r2, [pc, #92]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8004816:	4a16      	ldr	r2, [pc, #88]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800481e:	4a14      	ldr	r2, [pc, #80]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482a:	f043 0202 	orr.w	r2, r3, #2
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8004832:	4b0f      	ldr	r3, [pc, #60]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	4a0e      	ldr	r2, [pc, #56]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004838:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 800483c:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800483e:	4b0d      	ldr	r3, [pc, #52]	@ (8004874 <HAL_RTC_SetAlarm_IT+0x214>)
 8004840:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004844:	4a0b      	ldr	r2, [pc, #44]	@ (8004874 <HAL_RTC_SetAlarm_IT+0x214>)
 8004846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800484a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800484e:	4b08      	ldr	r3, [pc, #32]	@ (8004870 <HAL_RTC_SetAlarm_IT+0x210>)
 8004850:	22ff      	movs	r2, #255	@ 0xff
 8004852:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	371c      	adds	r7, #28
 800486a:	46bd      	mov	sp, r7
 800486c:	bd90      	pop	{r4, r7, pc}
 800486e:	bf00      	nop
 8004870:	40002800 	.word	0x40002800
 8004874:	58000800 	.word	0x58000800

08004878 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_RTC_DeactivateAlarm+0x18>
 800488c:	2302      	movs	r3, #2
 800488e:	e048      	b.n	8004922 <HAL_RTC_DeactivateAlarm+0xaa>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80048a0:	4b22      	ldr	r3, [pc, #136]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048a2:	22ca      	movs	r2, #202	@ 0xca
 80048a4:	625a      	str	r2, [r3, #36]	@ 0x24
 80048a6:	4b21      	ldr	r3, [pc, #132]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048a8:	2253      	movs	r2, #83	@ 0x53
 80048aa:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048b2:	d115      	bne.n	80048e0 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80048b4:	4b1d      	ldr	r3, [pc, #116]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	4a1c      	ldr	r2, [pc, #112]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80048be:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80048c0:	4b1a      	ldr	r3, [pc, #104]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c4:	4a19      	ldr	r2, [pc, #100]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80048ca:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d0:	f023 0201 	bic.w	r2, r3, #1
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80048d8:	4b14      	ldr	r3, [pc, #80]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048da:	2201      	movs	r2, #1
 80048dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80048de:	e014      	b.n	800490a <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80048e0:	4b12      	ldr	r3, [pc, #72]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	4a11      	ldr	r2, [pc, #68]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048e6:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80048ea:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80048ec:	4b0f      	ldr	r3, [pc, #60]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048f0:	4a0e      	ldr	r2, [pc, #56]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 80048f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80048f6:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fc:	f023 0202 	bic.w	r2, r3, #2
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004904:	4b09      	ldr	r3, [pc, #36]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 8004906:	2202      	movs	r2, #2
 8004908:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800490a:	4b08      	ldr	r3, [pc, #32]	@ (800492c <HAL_RTC_DeactivateAlarm+0xb4>)
 800490c:	22ff      	movs	r2, #255	@ 0xff
 800490e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr
 800492c:	40002800 	.word	0x40002800

08004930 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8004938:	4b11      	ldr	r3, [pc, #68]	@ (8004980 <HAL_RTC_AlarmIRQHandler+0x50>)
 800493a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004940:	4013      	ands	r3, r2
 8004942:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800494e:	4b0c      	ldr	r3, [pc, #48]	@ (8004980 <HAL_RTC_AlarmIRQHandler+0x50>)
 8004950:	2201      	movs	r2, #1
 8004952:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f7fc fe06 	bl	8001566 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	2b00      	cmp	r3, #0
 8004962:	d005      	beq.n	8004970 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004964:	4b06      	ldr	r3, [pc, #24]	@ (8004980 <HAL_RTC_AlarmIRQHandler+0x50>)
 8004966:	2202      	movs	r2, #2
 8004968:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f94a 	bl	8004c04 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8004978:	bf00      	nop
 800497a:	3710      	adds	r7, #16
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	40002800 	.word	0x40002800

08004984 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800498c:	4b0f      	ldr	r3, [pc, #60]	@ (80049cc <HAL_RTC_WaitForSynchro+0x48>)
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	4a0e      	ldr	r2, [pc, #56]	@ (80049cc <HAL_RTC_WaitForSynchro+0x48>)
 8004992:	f023 0320 	bic.w	r3, r3, #32
 8004996:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8004998:	f7fc fc40 	bl	800121c <HAL_GetTick>
 800499c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800499e:	e009      	b.n	80049b4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80049a0:	f7fc fc3c 	bl	800121c <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049ae:	d901      	bls.n	80049b4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e006      	b.n	80049c2 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80049b4:	4b05      	ldr	r3, [pc, #20]	@ (80049cc <HAL_RTC_WaitForSynchro+0x48>)
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	f003 0320 	and.w	r3, r3, #32
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0ef      	beq.n	80049a0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	40002800 	.word	0x40002800

080049d0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049d8:	2300      	movs	r3, #0
 80049da:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80049dc:	4b15      	ldr	r3, [pc, #84]	@ (8004a34 <RTC_EnterInitMode+0x64>)
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d120      	bne.n	8004a2a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80049e8:	4b12      	ldr	r3, [pc, #72]	@ (8004a34 <RTC_EnterInitMode+0x64>)
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	4a11      	ldr	r2, [pc, #68]	@ (8004a34 <RTC_EnterInitMode+0x64>)
 80049ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049f2:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80049f4:	f7fc fc12 	bl	800121c <HAL_GetTick>
 80049f8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80049fa:	e00d      	b.n	8004a18 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80049fc:	f7fc fc0e 	bl	800121c <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a0a:	d905      	bls.n	8004a18 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2203      	movs	r2, #3
 8004a14:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004a18:	4b06      	ldr	r3, [pc, #24]	@ (8004a34 <RTC_EnterInitMode+0x64>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d102      	bne.n	8004a2a <RTC_EnterInitMode+0x5a>
 8004a24:	7bfb      	ldrb	r3, [r7, #15]
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d1e8      	bne.n	80049fc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8004a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3710      	adds	r7, #16
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	40002800 	.word	0x40002800

08004a38 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a40:	2300      	movs	r3, #0
 8004a42:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004a44:	4b1a      	ldr	r3, [pc, #104]	@ (8004ab0 <RTC_ExitInitMode+0x78>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	4a19      	ldr	r2, [pc, #100]	@ (8004ab0 <RTC_ExitInitMode+0x78>)
 8004a4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a4e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004a50:	4b17      	ldr	r3, [pc, #92]	@ (8004ab0 <RTC_ExitInitMode+0x78>)
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	f003 0320 	and.w	r3, r3, #32
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10c      	bne.n	8004a76 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7ff ff91 	bl	8004984 <HAL_RTC_WaitForSynchro>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d01e      	beq.n	8004aa6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2203      	movs	r2, #3
 8004a6c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	73fb      	strb	r3, [r7, #15]
 8004a74:	e017      	b.n	8004aa6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004a76:	4b0e      	ldr	r3, [pc, #56]	@ (8004ab0 <RTC_ExitInitMode+0x78>)
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab0 <RTC_ExitInitMode+0x78>)
 8004a7c:	f023 0320 	bic.w	r3, r3, #32
 8004a80:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7ff ff7e 	bl	8004984 <HAL_RTC_WaitForSynchro>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d005      	beq.n	8004a9a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2203      	movs	r2, #3
 8004a92:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004a9a:	4b05      	ldr	r3, [pc, #20]	@ (8004ab0 <RTC_ExitInitMode+0x78>)
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	4a04      	ldr	r2, [pc, #16]	@ (8004ab0 <RTC_ExitInitMode+0x78>)
 8004aa0:	f043 0320 	orr.w	r3, r3, #32
 8004aa4:	6193      	str	r3, [r2, #24]
  }

  return status;
 8004aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	40002800 	.word	0x40002800

08004ab4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8004ac2:	79fb      	ldrb	r3, [r7, #7]
 8004ac4:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8004ac6:	e005      	b.n	8004ad4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	3301      	adds	r3, #1
 8004acc:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8004ace:	7afb      	ldrb	r3, [r7, #11]
 8004ad0:	3b0a      	subs	r3, #10
 8004ad2:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8004ad4:	7afb      	ldrb	r3, [r7, #11]
 8004ad6:	2b09      	cmp	r3, #9
 8004ad8:	d8f6      	bhi.n	8004ac8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	011b      	lsls	r3, r3, #4
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	7afb      	ldrb	r3, [r7, #11]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	b2db      	uxtb	r3, r3
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3714      	adds	r7, #20
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bc80      	pop	{r7}
 8004af0:	4770      	bx	lr
	...

08004af4 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d101      	bne.n	8004b0a <HAL_RTCEx_EnableBypassShadow+0x16>
 8004b06:	2302      	movs	r3, #2
 8004b08:	e01f      	b.n	8004b4a <HAL_RTCEx_EnableBypassShadow+0x56>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2202      	movs	r2, #2
 8004b16:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8004b54 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004b1c:	22ca      	movs	r2, #202	@ 0xca
 8004b1e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b20:	4b0c      	ldr	r3, [pc, #48]	@ (8004b54 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004b22:	2253      	movs	r2, #83	@ 0x53
 8004b24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004b26:	4b0b      	ldr	r3, [pc, #44]	@ (8004b54 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004b28:	699b      	ldr	r3, [r3, #24]
 8004b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004b54 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004b2c:	f043 0320 	orr.w	r3, r3, #32
 8004b30:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b32:	4b08      	ldr	r3, [pc, #32]	@ (8004b54 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004b34:	22ff      	movs	r2, #255	@ 0xff
 8004b36:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bc80      	pop	{r7}
 8004b52:	4770      	bx	lr
 8004b54:	40002800 	.word	0x40002800

08004b58 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d101      	bne.n	8004b6e <HAL_RTCEx_SetSSRU_IT+0x16>
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	e027      	b.n	8004bbe <HAL_RTCEx_SetSSRU_IT+0x66>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2201      	movs	r2, #1
 8004b72:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2202      	movs	r2, #2
 8004b7a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b7e:	4b12      	ldr	r3, [pc, #72]	@ (8004bc8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004b80:	22ca      	movs	r2, #202	@ 0xca
 8004b82:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b84:	4b10      	ldr	r3, [pc, #64]	@ (8004bc8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004b86:	2253      	movs	r2, #83	@ 0x53
 8004b88:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8004b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8004bc8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	4a0e      	ldr	r2, [pc, #56]	@ (8004bc8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b94:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8004b96:	4b0d      	ldr	r3, [pc, #52]	@ (8004bcc <HAL_RTCEx_SetSSRU_IT+0x74>)
 8004b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8004bcc <HAL_RTCEx_SetSSRU_IT+0x74>)
 8004b9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ba2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ba6:	4b08      	ldr	r3, [pc, #32]	@ (8004bc8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004ba8:	22ff      	movs	r2, #255	@ 0xff
 8004baa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bc80      	pop	{r7}
 8004bc6:	4770      	bx	lr
 8004bc8:	40002800 	.word	0x40002800
 8004bcc:	58000800 	.word	0x58000800

08004bd0 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8004bd8:	4b09      	ldr	r3, [pc, #36]	@ (8004c00 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8004bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d005      	beq.n	8004bf0 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8004be4:	4b06      	ldr	r3, [pc, #24]	@ (8004c00 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8004be6:	2240      	movs	r2, #64	@ 0x40
 8004be8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7fc fcc5 	bl	800157a <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8004bf8:	bf00      	nop
 8004bfa:	3708      	adds	r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	40002800 	.word	0x40002800

08004c04 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004c0c:	bf00      	nop
 8004c0e:	370c      	adds	r7, #12
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bc80      	pop	{r7}
 8004c14:	4770      	bx	lr
	...

08004c18 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b087      	sub	sp, #28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8004c24:	4b07      	ldr	r3, [pc, #28]	@ (8004c44 <HAL_RTCEx_BKUPWrite+0x2c>)
 8004c26:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	4413      	add	r3, r2
 8004c30:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	601a      	str	r2, [r3, #0]
}
 8004c38:	bf00      	nop
 8004c3a:	371c      	adds	r7, #28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bc80      	pop	{r7}
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	4000b100 	.word	0x4000b100

08004c48 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8004c52:	4b07      	ldr	r3, [pc, #28]	@ (8004c70 <HAL_RTCEx_BKUPRead+0x28>)
 8004c54:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3714      	adds	r7, #20
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bc80      	pop	{r7}
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	4000b100 	.word	0x4000b100

08004c74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e0c6      	b.n	8004e14 <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d108      	bne.n	8004ca0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c96:	d009      	beq.n	8004cac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	61da      	str	r2, [r3, #28]
 8004c9e:	e005      	b.n	8004cac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d106      	bne.n	8004cc6 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f7fc f973 	bl	8000fac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2202      	movs	r2, #2
 8004cca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cdc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ce6:	d902      	bls.n	8004cee <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	60fb      	str	r3, [r7, #12]
 8004cec:	e002      	b.n	8004cf4 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004cee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004cf2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004cfc:	d007      	beq.n	8004d0e <HAL_SPI_Init+0x9a>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d06:	d002      	beq.n	8004d0e <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d1e:	431a      	orrs	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	431a      	orrs	r2, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	431a      	orrs	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d46:	431a      	orrs	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d50:	ea42 0103 	orr.w	r1, r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d58:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	430a      	orrs	r2, r1
 8004d62:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d6c:	d11b      	bne.n	8004da6 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10b      	bne.n	8004d8e <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d7e:	d903      	bls.n	8004d88 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2202      	movs	r2, #2
 8004d84:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d86:	e002      	b.n	8004d8e <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d107      	bne.n	8004da6 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004da4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	0c1b      	lsrs	r3, r3, #16
 8004dac:	f003 0204 	and.w	r2, r3, #4
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db4:	f003 0310 	and.w	r3, r3, #16
 8004db8:	431a      	orrs	r2, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dbe:	f003 0308 	and.w	r3, r3, #8
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004dcc:	ea42 0103 	orr.w	r1, r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004de6:	d105      	bne.n	8004df4 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	b292      	uxth	r2, r2
 8004df2:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	69da      	ldr	r2, [r3, #28]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e02:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <LL_PWR_SetRadioBusyTrigger>:
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8004e24:	4b06      	ldr	r3, [pc, #24]	@ (8004e40 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004e2c:	4904      	ldr	r1, [pc, #16]	@ (8004e40 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	608b      	str	r3, [r1, #8]
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bc80      	pop	{r7}
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	58000400 	.word	0x58000400

08004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004e48:	4b05      	ldr	r3, [pc, #20]	@ (8004e60 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e4e:	4a04      	ldr	r2, [pc, #16]	@ (8004e60 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004e50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004e58:	bf00      	nop
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr
 8004e60:	58000400 	.word	0x58000400

08004e64 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004e68:	4b05      	ldr	r3, [pc, #20]	@ (8004e80 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e6e:	4a04      	ldr	r2, [pc, #16]	@ (8004e80 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004e70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004e74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004e78:	bf00      	nop
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bc80      	pop	{r7}
 8004e7e:	4770      	bx	lr
 8004e80:	58000400 	.word	0x58000400

08004e84 <LL_PWR_ClearFlag_RFBUSY>:
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8004e88:	4b03      	ldr	r3, [pc, #12]	@ (8004e98 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8004e8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e8e:	619a      	str	r2, [r3, #24]
}
 8004e90:	bf00      	nop
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc80      	pop	{r7}
 8004e96:	4770      	bx	lr
 8004e98:	58000400 	.word	0x58000400

08004e9c <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8004ea0:	4b06      	ldr	r3, [pc, #24]	@ (8004ebc <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8004ea2:	695b      	ldr	r3, [r3, #20]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d101      	bne.n	8004eb0 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bc80      	pop	{r7}
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	58000400 	.word	0x58000400

08004ec0 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8004ec4:	4b06      	ldr	r3, [pc, #24]	@ (8004ee0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	f003 0304 	and.w	r3, r3, #4
 8004ecc:	2b04      	cmp	r3, #4
 8004ece:	d101      	bne.n	8004ed4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e000      	b.n	8004ed6 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bc80      	pop	{r7}
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	58000400 	.word	0x58000400

08004ee4 <LL_RCC_RF_DisableReset>:
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8004ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ef0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ef4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004ef8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004efc:	bf00      	nop
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bc80      	pop	{r7}
 8004f02:	4770      	bx	lr

08004f04 <LL_RCC_IsRFUnderReset>:
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8004f08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f18:	d101      	bne.n	8004f1e <LL_RCC_IsRFUnderReset+0x1a>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e000      	b.n	8004f20 <LL_RCC_IsRFUnderReset+0x1c>
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bc80      	pop	{r7}
 8004f26:	4770      	bx	lr

08004f28 <LL_EXTI_EnableIT_32_63>:
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004f30:	4b06      	ldr	r3, [pc, #24]	@ (8004f4c <LL_EXTI_EnableIT_32_63+0x24>)
 8004f32:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004f36:	4905      	ldr	r1, [pc, #20]	@ (8004f4c <LL_EXTI_EnableIT_32_63+0x24>)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004f40:	bf00      	nop
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bc80      	pop	{r7}
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	58000800 	.word	0x58000800

08004f50 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d103      	bne.n	8004f66 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	73fb      	strb	r3, [r7, #15]
    return status;
 8004f62:	7bfb      	ldrb	r3, [r7, #15]
 8004f64:	e052      	b.n	800500c <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8004f66:	2300      	movs	r3, #0
 8004f68:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	799b      	ldrb	r3, [r3, #6]
 8004f6e:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8004f70:	7bbb      	ldrb	r3, [r7, #14]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d002      	beq.n	8004f7c <HAL_SUBGHZ_Init+0x2c>
 8004f76:	7bbb      	ldrb	r3, [r7, #14]
 8004f78:	2b03      	cmp	r3, #3
 8004f7a:	d109      	bne.n	8004f90 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7fc f842 	bl	800100c <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8004f88:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004f8c:	f7ff ffcc 	bl	8004f28 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8004f90:	7bbb      	ldrb	r3, [r7, #14]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d126      	bne.n	8004fe4 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2202      	movs	r2, #2
 8004f9a:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8004f9c:	f7ff ffa2 	bl	8004ee4 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8005014 <HAL_SUBGHZ_Init+0xc4>)
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	00db      	lsls	r3, r3, #3
 8004fa8:	1a9b      	subs	r3, r3, r2
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	0cdb      	lsrs	r3, r3, #19
 8004fae:	2264      	movs	r2, #100	@ 0x64
 8004fb0:	fb02 f303 	mul.w	r3, r2, r3
 8004fb4:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d105      	bne.n	8004fc8 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	609a      	str	r2, [r3, #8]
        break;
 8004fc6:	e007      	b.n	8004fd8 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8004fce:	f7ff ff99 	bl	8004f04 <LL_RCC_IsRFUnderReset>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1ee      	bne.n	8004fb6 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004fd8:	f7ff ff34 	bl	8004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8004fdc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004fe0:	f7ff ff1c 	bl	8004e1c <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8004fe4:	f7ff ff4e 	bl	8004e84 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d10a      	bne.n	8005004 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 fac2 	bl	800557c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	719a      	strb	r2, [r3, #6]

  return status;
 800500a:	7bfb      	ldrb	r3, [r7, #15]
}
 800500c:	4618      	mov	r0, r3
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	20000000 	.word	0x20000000

08005018 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b086      	sub	sp, #24
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	607a      	str	r2, [r7, #4]
 8005022:	461a      	mov	r2, r3
 8005024:	460b      	mov	r3, r1
 8005026:	817b      	strh	r3, [r7, #10]
 8005028:	4613      	mov	r3, r2
 800502a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	799b      	ldrb	r3, [r3, #6]
 8005030:	b2db      	uxtb	r3, r3
 8005032:	2b01      	cmp	r3, #1
 8005034:	d14a      	bne.n	80050cc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	795b      	ldrb	r3, [r3, #5]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d101      	bne.n	8005042 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800503e:	2302      	movs	r3, #2
 8005040:	e045      	b.n	80050ce <HAL_SUBGHZ_WriteRegisters+0xb6>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2201      	movs	r2, #1
 8005046:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2202      	movs	r2, #2
 800504c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f000 fb62 	bl	8005718 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005054:	f7ff ff06 	bl	8004e64 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8005058:	210d      	movs	r1, #13
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f000 faae 	bl	80055bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8005060:	897b      	ldrh	r3, [r7, #10]
 8005062:	0a1b      	lsrs	r3, r3, #8
 8005064:	b29b      	uxth	r3, r3
 8005066:	b2db      	uxtb	r3, r3
 8005068:	4619      	mov	r1, r3
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	f000 faa6 	bl	80055bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8005070:	897b      	ldrh	r3, [r7, #10]
 8005072:	b2db      	uxtb	r3, r3
 8005074:	4619      	mov	r1, r3
 8005076:	68f8      	ldr	r0, [r7, #12]
 8005078:	f000 faa0 	bl	80055bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800507c:	2300      	movs	r3, #0
 800507e:	82bb      	strh	r3, [r7, #20]
 8005080:	e00a      	b.n	8005098 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005082:	8abb      	ldrh	r3, [r7, #20]
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	4413      	add	r3, r2
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	4619      	mov	r1, r3
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f000 fa95 	bl	80055bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005092:	8abb      	ldrh	r3, [r7, #20]
 8005094:	3301      	adds	r3, #1
 8005096:	82bb      	strh	r3, [r7, #20]
 8005098:	8aba      	ldrh	r2, [r7, #20]
 800509a:	893b      	ldrh	r3, [r7, #8]
 800509c:	429a      	cmp	r2, r3
 800509e:	d3f0      	bcc.n	8005082 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80050a0:	f7ff fed0 	bl	8004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f000 fb57 	bl	8005758 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d002      	beq.n	80050b8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	75fb      	strb	r3, [r7, #23]
 80050b6:	e001      	b.n	80050bc <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2201      	movs	r2, #1
 80050c0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	715a      	strb	r2, [r3, #5]

    return status;
 80050c8:	7dfb      	ldrb	r3, [r7, #23]
 80050ca:	e000      	b.n	80050ce <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
  }
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b088      	sub	sp, #32
 80050da:	af00      	add	r7, sp, #0
 80050dc:	60f8      	str	r0, [r7, #12]
 80050de:	607a      	str	r2, [r7, #4]
 80050e0:	461a      	mov	r2, r3
 80050e2:	460b      	mov	r3, r1
 80050e4:	817b      	strh	r3, [r7, #10]
 80050e6:	4613      	mov	r3, r2
 80050e8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	799b      	ldrb	r3, [r3, #6]
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d14a      	bne.n	800518e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	795b      	ldrb	r3, [r3, #5]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8005100:	2302      	movs	r3, #2
 8005102:	e045      	b.n	8005190 <HAL_SUBGHZ_ReadRegisters+0xba>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2201      	movs	r2, #1
 8005108:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f000 fb04 	bl	8005718 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005110:	f7ff fea8 	bl	8004e64 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8005114:	211d      	movs	r1, #29
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f000 fa50 	bl	80055bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800511c:	897b      	ldrh	r3, [r7, #10]
 800511e:	0a1b      	lsrs	r3, r3, #8
 8005120:	b29b      	uxth	r3, r3
 8005122:	b2db      	uxtb	r3, r3
 8005124:	4619      	mov	r1, r3
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f000 fa48 	bl	80055bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800512c:	897b      	ldrh	r3, [r7, #10]
 800512e:	b2db      	uxtb	r3, r3
 8005130:	4619      	mov	r1, r3
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	f000 fa42 	bl	80055bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8005138:	2100      	movs	r1, #0
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 fa3e 	bl	80055bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8005140:	2300      	movs	r3, #0
 8005142:	82fb      	strh	r3, [r7, #22]
 8005144:	e009      	b.n	800515a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005146:	69b9      	ldr	r1, [r7, #24]
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	f000 fa8d 	bl	8005668 <SUBGHZSPI_Receive>
      pData++;
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	3301      	adds	r3, #1
 8005152:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8005154:	8afb      	ldrh	r3, [r7, #22]
 8005156:	3301      	adds	r3, #1
 8005158:	82fb      	strh	r3, [r7, #22]
 800515a:	8afa      	ldrh	r2, [r7, #22]
 800515c:	893b      	ldrh	r3, [r7, #8]
 800515e:	429a      	cmp	r2, r3
 8005160:	d3f1      	bcc.n	8005146 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005162:	f7ff fe6f 	bl	8004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f000 faf6 	bl	8005758 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	77fb      	strb	r3, [r7, #31]
 8005178:	e001      	b.n	800517e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800517a:	2300      	movs	r3, #0
 800517c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2201      	movs	r2, #1
 8005182:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	715a      	strb	r2, [r3, #5]

    return status;
 800518a:	7ffb      	ldrb	r3, [r7, #31]
 800518c:	e000      	b.n	8005190 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800518e:	2302      	movs	r3, #2
  }
}
 8005190:	4618      	mov	r0, r3
 8005192:	3720      	adds	r7, #32
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	607a      	str	r2, [r7, #4]
 80051a2:	461a      	mov	r2, r3
 80051a4:	460b      	mov	r3, r1
 80051a6:	72fb      	strb	r3, [r7, #11]
 80051a8:	4613      	mov	r3, r2
 80051aa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	799b      	ldrb	r3, [r3, #6]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d14a      	bne.n	800524c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	795b      	ldrb	r3, [r3, #5]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d101      	bne.n	80051c2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80051be:	2302      	movs	r3, #2
 80051c0:	e045      	b.n	800524e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2201      	movs	r2, #1
 80051c6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 faa5 	bl	8005718 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80051ce:	7afb      	ldrb	r3, [r7, #11]
 80051d0:	2b84      	cmp	r3, #132	@ 0x84
 80051d2:	d002      	beq.n	80051da <HAL_SUBGHZ_ExecSetCmd+0x42>
 80051d4:	7afb      	ldrb	r3, [r7, #11]
 80051d6:	2b94      	cmp	r3, #148	@ 0x94
 80051d8:	d103      	bne.n	80051e2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2201      	movs	r2, #1
 80051de:	711a      	strb	r2, [r3, #4]
 80051e0:	e002      	b.n	80051e8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80051e8:	f7ff fe3c 	bl	8004e64 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80051ec:	7afb      	ldrb	r3, [r7, #11]
 80051ee:	4619      	mov	r1, r3
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f000 f9e3 	bl	80055bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80051f6:	2300      	movs	r3, #0
 80051f8:	82bb      	strh	r3, [r7, #20]
 80051fa:	e00a      	b.n	8005212 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80051fc:	8abb      	ldrh	r3, [r7, #20]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	4413      	add	r3, r2
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	4619      	mov	r1, r3
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f000 f9d8 	bl	80055bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800520c:	8abb      	ldrh	r3, [r7, #20]
 800520e:	3301      	adds	r3, #1
 8005210:	82bb      	strh	r3, [r7, #20]
 8005212:	8aba      	ldrh	r2, [r7, #20]
 8005214:	893b      	ldrh	r3, [r7, #8]
 8005216:	429a      	cmp	r2, r3
 8005218:	d3f0      	bcc.n	80051fc <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800521a:	f7ff fe13 	bl	8004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800521e:	7afb      	ldrb	r3, [r7, #11]
 8005220:	2b84      	cmp	r3, #132	@ 0x84
 8005222:	d002      	beq.n	800522a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 fa97 	bl	8005758 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	75fb      	strb	r3, [r7, #23]
 8005236:	e001      	b.n	800523c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8005238:	2300      	movs	r3, #0
 800523a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2201      	movs	r2, #1
 8005240:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	715a      	strb	r2, [r3, #5]

    return status;
 8005248:	7dfb      	ldrb	r3, [r7, #23]
 800524a:	e000      	b.n	800524e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800524c:	2302      	movs	r3, #2
  }
}
 800524e:	4618      	mov	r0, r3
 8005250:	3718      	adds	r7, #24
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}

08005256 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b088      	sub	sp, #32
 800525a:	af00      	add	r7, sp, #0
 800525c:	60f8      	str	r0, [r7, #12]
 800525e:	607a      	str	r2, [r7, #4]
 8005260:	461a      	mov	r2, r3
 8005262:	460b      	mov	r3, r1
 8005264:	72fb      	strb	r3, [r7, #11]
 8005266:	4613      	mov	r3, r2
 8005268:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	799b      	ldrb	r3, [r3, #6]
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b01      	cmp	r3, #1
 8005276:	d13d      	bne.n	80052f4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	795b      	ldrb	r3, [r3, #5]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d101      	bne.n	8005284 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8005280:	2302      	movs	r3, #2
 8005282:	e038      	b.n	80052f6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2201      	movs	r2, #1
 8005288:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 fa44 	bl	8005718 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005290:	f7ff fde8 	bl	8004e64 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8005294:	7afb      	ldrb	r3, [r7, #11]
 8005296:	4619      	mov	r1, r3
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 f98f 	bl	80055bc <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800529e:	2100      	movs	r1, #0
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	f000 f98b 	bl	80055bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80052a6:	2300      	movs	r3, #0
 80052a8:	82fb      	strh	r3, [r7, #22]
 80052aa:	e009      	b.n	80052c0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80052ac:	69b9      	ldr	r1, [r7, #24]
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 f9da 	bl	8005668 <SUBGHZSPI_Receive>
      pData++;
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	3301      	adds	r3, #1
 80052b8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80052ba:	8afb      	ldrh	r3, [r7, #22]
 80052bc:	3301      	adds	r3, #1
 80052be:	82fb      	strh	r3, [r7, #22]
 80052c0:	8afa      	ldrh	r2, [r7, #22]
 80052c2:	893b      	ldrh	r3, [r7, #8]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d3f1      	bcc.n	80052ac <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80052c8:	f7ff fdbc 	bl	8004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 fa43 	bl	8005758 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	77fb      	strb	r3, [r7, #31]
 80052de:	e001      	b.n	80052e4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80052e0:	2300      	movs	r3, #0
 80052e2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2201      	movs	r2, #1
 80052e8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	715a      	strb	r2, [r3, #5]

    return status;
 80052f0:	7ffb      	ldrb	r3, [r7, #31]
 80052f2:	e000      	b.n	80052f6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80052f4:	2302      	movs	r3, #2
  }
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3720      	adds	r7, #32
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b086      	sub	sp, #24
 8005302:	af00      	add	r7, sp, #0
 8005304:	60f8      	str	r0, [r7, #12]
 8005306:	607a      	str	r2, [r7, #4]
 8005308:	461a      	mov	r2, r3
 800530a:	460b      	mov	r3, r1
 800530c:	72fb      	strb	r3, [r7, #11]
 800530e:	4613      	mov	r3, r2
 8005310:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	799b      	ldrb	r3, [r3, #6]
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b01      	cmp	r3, #1
 800531a:	d13e      	bne.n	800539a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	795b      	ldrb	r3, [r3, #5]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d101      	bne.n	8005328 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8005324:	2302      	movs	r3, #2
 8005326:	e039      	b.n	800539c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2201      	movs	r2, #1
 800532c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800532e:	68f8      	ldr	r0, [r7, #12]
 8005330:	f000 f9f2 	bl	8005718 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005334:	f7ff fd96 	bl	8004e64 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8005338:	210e      	movs	r1, #14
 800533a:	68f8      	ldr	r0, [r7, #12]
 800533c:	f000 f93e 	bl	80055bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8005340:	7afb      	ldrb	r3, [r7, #11]
 8005342:	4619      	mov	r1, r3
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f000 f939 	bl	80055bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800534a:	2300      	movs	r3, #0
 800534c:	82bb      	strh	r3, [r7, #20]
 800534e:	e00a      	b.n	8005366 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8005350:	8abb      	ldrh	r3, [r7, #20]
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	4413      	add	r3, r2
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	4619      	mov	r1, r3
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f000 f92e 	bl	80055bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8005360:	8abb      	ldrh	r3, [r7, #20]
 8005362:	3301      	adds	r3, #1
 8005364:	82bb      	strh	r3, [r7, #20]
 8005366:	8aba      	ldrh	r2, [r7, #20]
 8005368:	893b      	ldrh	r3, [r7, #8]
 800536a:	429a      	cmp	r2, r3
 800536c:	d3f0      	bcc.n	8005350 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800536e:	f7ff fd69 	bl	8004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f000 f9f0 	bl	8005758 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d002      	beq.n	8005386 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	75fb      	strb	r3, [r7, #23]
 8005384:	e001      	b.n	800538a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8005386:	2300      	movs	r3, #0
 8005388:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2201      	movs	r2, #1
 800538e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	715a      	strb	r2, [r3, #5]

    return status;
 8005396:	7dfb      	ldrb	r3, [r7, #23]
 8005398:	e000      	b.n	800539c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800539a:	2302      	movs	r3, #2
  }
}
 800539c:	4618      	mov	r0, r3
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	607a      	str	r2, [r7, #4]
 80053ae:	461a      	mov	r2, r3
 80053b0:	460b      	mov	r3, r1
 80053b2:	72fb      	strb	r3, [r7, #11]
 80053b4:	4613      	mov	r3, r2
 80053b6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	799b      	ldrb	r3, [r3, #6]
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d141      	bne.n	800544a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	795b      	ldrb	r3, [r3, #5]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d101      	bne.n	80053d2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 80053ce:	2302      	movs	r3, #2
 80053d0:	e03c      	b.n	800544c <HAL_SUBGHZ_ReadBuffer+0xa8>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2201      	movs	r2, #1
 80053d6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 f99d 	bl	8005718 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80053de:	f7ff fd41 	bl	8004e64 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80053e2:	211e      	movs	r1, #30
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 f8e9 	bl	80055bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80053ea:	7afb      	ldrb	r3, [r7, #11]
 80053ec:	4619      	mov	r1, r3
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f000 f8e4 	bl	80055bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80053f4:	2100      	movs	r1, #0
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	f000 f8e0 	bl	80055bc <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80053fc:	2300      	movs	r3, #0
 80053fe:	82fb      	strh	r3, [r7, #22]
 8005400:	e009      	b.n	8005416 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8005402:	69b9      	ldr	r1, [r7, #24]
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 f92f 	bl	8005668 <SUBGHZSPI_Receive>
      pData++;
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	3301      	adds	r3, #1
 800540e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8005410:	8afb      	ldrh	r3, [r7, #22]
 8005412:	3301      	adds	r3, #1
 8005414:	82fb      	strh	r3, [r7, #22]
 8005416:	8afa      	ldrh	r2, [r7, #22]
 8005418:	893b      	ldrh	r3, [r7, #8]
 800541a:	429a      	cmp	r2, r3
 800541c:	d3f1      	bcc.n	8005402 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800541e:	f7ff fd11 	bl	8004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f000 f998 	bl	8005758 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	77fb      	strb	r3, [r7, #31]
 8005434:	e001      	b.n	800543a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8005436:	2300      	movs	r3, #0
 8005438:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2201      	movs	r2, #1
 800543e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	715a      	strb	r2, [r3, #5]

    return status;
 8005446:	7ffb      	ldrb	r3, [r7, #31]
 8005448:	e000      	b.n	800544c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800544a:	2302      	movs	r3, #2
  }
}
 800544c:	4618      	mov	r0, r3
 800544e:	3720      	adds	r7, #32
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 800545c:	2300      	movs	r3, #0
 800545e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8005460:	f107 020c 	add.w	r2, r7, #12
 8005464:	2302      	movs	r3, #2
 8005466:	2112      	movs	r1, #18
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f7ff fef4 	bl	8005256 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 800546e:	7b3b      	ldrb	r3, [r7, #12]
 8005470:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8005472:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005476:	021b      	lsls	r3, r3, #8
 8005478:	b21a      	sxth	r2, r3
 800547a:	7b7b      	ldrb	r3, [r7, #13]
 800547c:	b21b      	sxth	r3, r3
 800547e:	4313      	orrs	r3, r2
 8005480:	b21b      	sxth	r3, r3
 8005482:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8005484:	f107 020c 	add.w	r2, r7, #12
 8005488:	2302      	movs	r3, #2
 800548a:	2102      	movs	r1, #2
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f7ff fe83 	bl	8005198 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8005492:	89fb      	ldrh	r3, [r7, #14]
 8005494:	f003 0301 	and.w	r3, r3, #1
 8005498:	2b00      	cmp	r3, #0
 800549a:	d002      	beq.n	80054a2 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f005 fbf7 	bl	800ac90 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET))
 80054a2:	89fb      	ldrh	r3, [r7, #14]
 80054a4:	085b      	lsrs	r3, r3, #1
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00e      	beq.n	80054cc <HAL_SUBGHZ_IRQHandler+0x78>
  {
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80054ae:	89fb      	ldrh	r3, [r7, #14]
 80054b0:	099b      	lsrs	r3, r3, #6
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d005      	beq.n	80054c6 <HAL_SUBGHZ_IRQHandler+0x72>
    {
      hsubghz->ErrorCode |= HAL_SUBGHZ_ERROR_CRC_MISMATCH;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f043 0204 	orr.w	r2, r3, #4
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	609a      	str	r2, [r3, #8]
    }
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f005 fbf0 	bl	800acac <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80054cc:	89fb      	ldrh	r3, [r7, #14]
 80054ce:	089b      	lsrs	r3, r3, #2
 80054d0:	f003 0301 	and.w	r3, r3, #1
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d002      	beq.n	80054de <HAL_SUBGHZ_IRQHandler+0x8a>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f005 fc3f 	bl	800ad5c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80054de:	89fb      	ldrh	r3, [r7, #14]
 80054e0:	08db      	lsrs	r3, r3, #3
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d002      	beq.n	80054f0 <HAL_SUBGHZ_IRQHandler+0x9c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f005 fc44 	bl	800ad78 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80054f0:	89fb      	ldrh	r3, [r7, #14]
 80054f2:	091b      	lsrs	r3, r3, #4
 80054f4:	f003 0301 	and.w	r3, r3, #1
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d002      	beq.n	8005502 <HAL_SUBGHZ_IRQHandler+0xae>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f005 fc49 	bl	800ad94 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8005502:	89fb      	ldrh	r3, [r7, #14]
 8005504:	095b      	lsrs	r3, r3, #5
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d002      	beq.n	8005514 <HAL_SUBGHZ_IRQHandler+0xc0>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f005 fc16 	bl	800ad40 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8005514:	89fb      	ldrh	r3, [r7, #14]
 8005516:	099b      	lsrs	r3, r3, #6
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	d002      	beq.n	8005526 <HAL_SUBGHZ_IRQHandler+0xd2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f005 fbd1 	bl	800acc8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8005526:	89fb      	ldrh	r3, [r7, #14]
 8005528:	09db      	lsrs	r3, r3, #7
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00e      	beq.n	8005550 <HAL_SUBGHZ_IRQHandler+0xfc>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8005532:	89fb      	ldrh	r3, [r7, #14]
 8005534:	0a1b      	lsrs	r3, r3, #8
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d004      	beq.n	8005548 <HAL_SUBGHZ_IRQHandler+0xf4>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800553e:	2101      	movs	r1, #1
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f005 fbcf 	bl	800ace4 <HAL_SUBGHZ_CADStatusCallback>
 8005546:	e003      	b.n	8005550 <HAL_SUBGHZ_IRQHandler+0xfc>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8005548:	2100      	movs	r1, #0
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f005 fbca 	bl	800ace4 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8005550:	89fb      	ldrh	r3, [r7, #14]
 8005552:	0a5b      	lsrs	r3, r3, #9
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <HAL_SUBGHZ_IRQHandler+0x10e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f005 fbdf 	bl	800ad20 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8005562:	89fb      	ldrh	r3, [r7, #14]
 8005564:	0b9b      	lsrs	r3, r3, #14
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <HAL_SUBGHZ_IRQHandler+0x120>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f005 fc1e 	bl	800adb0 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8005574:	bf00      	nop
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8005584:	4b0c      	ldr	r3, [pc, #48]	@ (80055b8 <SUBGHZSPI_Init+0x3c>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a0b      	ldr	r2, [pc, #44]	@ (80055b8 <SUBGHZSPI_Init+0x3c>)
 800558a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800558e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8005590:	4a09      	ldr	r2, [pc, #36]	@ (80055b8 <SUBGHZSPI_Init+0x3c>)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8005598:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800559a:	4b07      	ldr	r3, [pc, #28]	@ (80055b8 <SUBGHZSPI_Init+0x3c>)
 800559c:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 80055a0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80055a2:	4b05      	ldr	r3, [pc, #20]	@ (80055b8 <SUBGHZSPI_Init+0x3c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a04      	ldr	r2, [pc, #16]	@ (80055b8 <SUBGHZSPI_Init+0x3c>)
 80055a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055ac:	6013      	str	r3, [r2, #0]
}
 80055ae:	bf00      	nop
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bc80      	pop	{r7}
 80055b6:	4770      	bx	lr
 80055b8:	58010000 	.word	0x58010000

080055bc <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80055bc:	b480      	push	{r7}
 80055be:	b087      	sub	sp, #28
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	460b      	mov	r3, r1
 80055c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80055c8:	2300      	movs	r3, #0
 80055ca:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80055cc:	4b23      	ldr	r3, [pc, #140]	@ (800565c <SUBGHZSPI_Transmit+0xa0>)
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	4613      	mov	r3, r2
 80055d2:	00db      	lsls	r3, r3, #3
 80055d4:	1a9b      	subs	r3, r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	0cdb      	lsrs	r3, r3, #19
 80055da:	2264      	movs	r2, #100	@ 0x64
 80055dc:	fb02 f303 	mul.w	r3, r2, r3
 80055e0:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d105      	bne.n	80055f4 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	609a      	str	r2, [r3, #8]
      break;
 80055f2:	e008      	b.n	8005606 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	3b01      	subs	r3, #1
 80055f8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80055fa:	4b19      	ldr	r3, [pc, #100]	@ (8005660 <SUBGHZSPI_Transmit+0xa4>)
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f003 0302 	and.w	r3, r3, #2
 8005602:	2b02      	cmp	r3, #2
 8005604:	d1ed      	bne.n	80055e2 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8005606:	4b17      	ldr	r3, [pc, #92]	@ (8005664 <SUBGHZSPI_Transmit+0xa8>)
 8005608:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	78fa      	ldrb	r2, [r7, #3]
 800560e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005610:	4b12      	ldr	r3, [pc, #72]	@ (800565c <SUBGHZSPI_Transmit+0xa0>)
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	4613      	mov	r3, r2
 8005616:	00db      	lsls	r3, r3, #3
 8005618:	1a9b      	subs	r3, r3, r2
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	0cdb      	lsrs	r3, r3, #19
 800561e:	2264      	movs	r2, #100	@ 0x64
 8005620:	fb02 f303 	mul.w	r3, r2, r3
 8005624:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d105      	bne.n	8005638 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	609a      	str	r2, [r3, #8]
      break;
 8005636:	e008      	b.n	800564a <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	3b01      	subs	r3, #1
 800563c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800563e:	4b08      	ldr	r3, [pc, #32]	@ (8005660 <SUBGHZSPI_Transmit+0xa4>)
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b01      	cmp	r3, #1
 8005648:	d1ed      	bne.n	8005626 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800564a:	4b05      	ldr	r3, [pc, #20]	@ (8005660 <SUBGHZSPI_Transmit+0xa4>)
 800564c:	68db      	ldr	r3, [r3, #12]

  return status;
 800564e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005650:	4618      	mov	r0, r3
 8005652:	371c      	adds	r7, #28
 8005654:	46bd      	mov	sp, r7
 8005656:	bc80      	pop	{r7}
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	20000000 	.word	0x20000000
 8005660:	58010000 	.word	0x58010000
 8005664:	5801000c 	.word	0x5801000c

08005668 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8005668:	b480      	push	{r7}
 800566a:	b087      	sub	sp, #28
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005672:	2300      	movs	r3, #0
 8005674:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8005676:	4b25      	ldr	r3, [pc, #148]	@ (800570c <SUBGHZSPI_Receive+0xa4>)
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	4613      	mov	r3, r2
 800567c:	00db      	lsls	r3, r3, #3
 800567e:	1a9b      	subs	r3, r3, r2
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	0cdb      	lsrs	r3, r3, #19
 8005684:	2264      	movs	r2, #100	@ 0x64
 8005686:	fb02 f303 	mul.w	r3, r2, r3
 800568a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d105      	bne.n	800569e <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2201      	movs	r2, #1
 800569a:	609a      	str	r2, [r3, #8]
      break;
 800569c:	e008      	b.n	80056b0 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	3b01      	subs	r3, #1
 80056a2:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80056a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005710 <SUBGHZSPI_Receive+0xa8>)
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f003 0302 	and.w	r3, r3, #2
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d1ed      	bne.n	800568c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80056b0:	4b18      	ldr	r3, [pc, #96]	@ (8005714 <SUBGHZSPI_Receive+0xac>)
 80056b2:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	22ff      	movs	r2, #255	@ 0xff
 80056b8:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80056ba:	4b14      	ldr	r3, [pc, #80]	@ (800570c <SUBGHZSPI_Receive+0xa4>)
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	4613      	mov	r3, r2
 80056c0:	00db      	lsls	r3, r3, #3
 80056c2:	1a9b      	subs	r3, r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	0cdb      	lsrs	r3, r3, #19
 80056c8:	2264      	movs	r2, #100	@ 0x64
 80056ca:	fb02 f303 	mul.w	r3, r2, r3
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d105      	bne.n	80056e2 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	609a      	str	r2, [r3, #8]
      break;
 80056e0:	e008      	b.n	80056f4 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	3b01      	subs	r3, #1
 80056e6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80056e8:	4b09      	ldr	r3, [pc, #36]	@ (8005710 <SUBGHZSPI_Receive+0xa8>)
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d1ed      	bne.n	80056d0 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80056f4:	4b06      	ldr	r3, [pc, #24]	@ (8005710 <SUBGHZSPI_Receive+0xa8>)
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	701a      	strb	r2, [r3, #0]

  return status;
 80056fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005700:	4618      	mov	r0, r3
 8005702:	371c      	adds	r7, #28
 8005704:	46bd      	mov	sp, r7
 8005706:	bc80      	pop	{r7}
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	20000000 	.word	0x20000000
 8005710:	58010000 	.word	0x58010000
 8005714:	5801000c 	.word	0x5801000c

08005718 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	791b      	ldrb	r3, [r3, #4]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d10d      	bne.n	8005744 <SUBGHZ_CheckDeviceReady+0x2c>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8005728:	4b0a      	ldr	r3, [pc, #40]	@ (8005754 <SUBGHZ_CheckDeviceReady+0x3c>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	0c1b      	lsrs	r3, r3, #16
 800572e:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8005730:	f7ff fb98 	bl	8004e64 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	3b01      	subs	r3, #1
 8005738:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1f9      	bne.n	8005734 <SUBGHZ_CheckDeviceReady+0x1c>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8005740:	f7ff fb80 	bl	8004e44 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f807 	bl	8005758 <SUBGHZ_WaitOnBusy>
 800574a:	4603      	mov	r3, r0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	20000000 	.word	0x20000000

08005758 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b086      	sub	sp, #24
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8005760:	2300      	movs	r3, #0
 8005762:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8005764:	4b12      	ldr	r3, [pc, #72]	@ (80057b0 <SUBGHZ_WaitOnBusy+0x58>)
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	4613      	mov	r3, r2
 800576a:	005b      	lsls	r3, r3, #1
 800576c:	4413      	add	r3, r2
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	0d1b      	lsrs	r3, r3, #20
 8005772:	2264      	movs	r2, #100	@ 0x64
 8005774:	fb02 f303 	mul.w	r3, r2, r3
 8005778:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800577a:	f7ff fba1 	bl	8004ec0 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800577e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d105      	bne.n	8005792 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2202      	movs	r2, #2
 800578e:	609a      	str	r2, [r3, #8]
      break;
 8005790:	e009      	b.n	80057a6 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	3b01      	subs	r3, #1
 8005796:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8005798:	f7ff fb80 	bl	8004e9c <LL_PWR_IsActiveFlag_RFBUSYS>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	4013      	ands	r3, r2
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d0e9      	beq.n	800577a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80057a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3718      	adds	r7, #24
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	20000000 	.word	0x20000000

080057b4 <LL_RCC_GetUSARTClockSource>:
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80057bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	401a      	ands	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	041b      	lsls	r3, r3, #16
 80057cc:	4313      	orrs	r3, r2
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bc80      	pop	{r7}
 80057d6:	4770      	bx	lr

080057d8 <LL_RCC_GetLPUARTClockSource>:
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80057e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80057e4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4013      	ands	r3, r2
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr

080057f6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b082      	sub	sp, #8
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d101      	bne.n	8005808 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e042      	b.n	800588e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800580e:	2b00      	cmp	r3, #0
 8005810:	d106      	bne.n	8005820 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7fb faa4 	bl	8000d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2224      	movs	r2, #36	@ 0x24
 8005824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f022 0201 	bic.w	r2, r2, #1
 8005836:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800583c:	2b00      	cmp	r3, #0
 800583e:	d002      	beq.n	8005846 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fec9 	bl	80065d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 fc52 	bl	80060f0 <UART_SetConfig>
 800584c:	4603      	mov	r3, r0
 800584e:	2b01      	cmp	r3, #1
 8005850:	d101      	bne.n	8005856 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e01b      	b.n	800588e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685a      	ldr	r2, [r3, #4]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005864:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	689a      	ldr	r2, [r3, #8]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005874:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f042 0201 	orr.w	r2, r2, #1
 8005884:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 ff47 	bl	800671a <UART_CheckIdleState>
 800588c:	4603      	mov	r3, r0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
	...

08005898 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b08a      	sub	sp, #40	@ 0x28
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	4613      	mov	r3, r2
 80058a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058ac:	2b20      	cmp	r3, #32
 80058ae:	d137      	bne.n	8005920 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d002      	beq.n	80058bc <HAL_UART_Receive_IT+0x24>
 80058b6:	88fb      	ldrh	r3, [r7, #6]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e030      	b.n	8005922 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a18      	ldr	r2, [pc, #96]	@ (800592c <HAL_UART_Receive_IT+0x94>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d01f      	beq.n	8005910 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d018      	beq.n	8005910 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	e853 3f00 	ldrex	r3, [r3]
 80058ea:	613b      	str	r3, [r7, #16]
   return(result);
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80058f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	461a      	mov	r2, r3
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	623b      	str	r3, [r7, #32]
 80058fe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005900:	69f9      	ldr	r1, [r7, #28]
 8005902:	6a3a      	ldr	r2, [r7, #32]
 8005904:	e841 2300 	strex	r3, r2, [r1]
 8005908:	61bb      	str	r3, [r7, #24]
   return(result);
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1e6      	bne.n	80058de <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005910:	88fb      	ldrh	r3, [r7, #6]
 8005912:	461a      	mov	r2, r3
 8005914:	68b9      	ldr	r1, [r7, #8]
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f001 f816 	bl	8006948 <UART_Start_Receive_IT>
 800591c:	4603      	mov	r3, r0
 800591e:	e000      	b.n	8005922 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005920:	2302      	movs	r3, #2
  }
}
 8005922:	4618      	mov	r0, r3
 8005924:	3728      	adds	r7, #40	@ 0x28
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
 800592a:	bf00      	nop
 800592c:	40008000 	.word	0x40008000

08005930 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b08a      	sub	sp, #40	@ 0x28
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	4613      	mov	r3, r2
 800593c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005944:	2b20      	cmp	r3, #32
 8005946:	d167      	bne.n	8005a18 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d002      	beq.n	8005954 <HAL_UART_Transmit_DMA+0x24>
 800594e:	88fb      	ldrh	r3, [r7, #6]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d101      	bne.n	8005958 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e060      	b.n	8005a1a <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	88fa      	ldrh	r2, [r7, #6]
 8005962:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	88fa      	ldrh	r2, [r7, #6]
 800596a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2221      	movs	r2, #33	@ 0x21
 800597a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005982:	2b00      	cmp	r3, #0
 8005984:	d028      	beq.n	80059d8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800598a:	4a26      	ldr	r2, [pc, #152]	@ (8005a24 <HAL_UART_Transmit_DMA+0xf4>)
 800598c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005992:	4a25      	ldr	r2, [pc, #148]	@ (8005a28 <HAL_UART_Transmit_DMA+0xf8>)
 8005994:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800599a:	4a24      	ldr	r2, [pc, #144]	@ (8005a2c <HAL_UART_Transmit_DMA+0xfc>)
 800599c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80059a2:	2200      	movs	r2, #0
 80059a4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ae:	4619      	mov	r1, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	3328      	adds	r3, #40	@ 0x28
 80059b6:	461a      	mov	r2, r3
 80059b8:	88fb      	ldrh	r3, [r7, #6]
 80059ba:	f7fc fd27 	bl	800240c <HAL_DMA_Start_IT>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d009      	beq.n	80059d8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2210      	movs	r2, #16
 80059c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2220      	movs	r2, #32
 80059d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e020      	b.n	8005a1a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2240      	movs	r2, #64	@ 0x40
 80059de:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	3308      	adds	r3, #8
 80059e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	e853 3f00 	ldrex	r3, [r3]
 80059ee:	613b      	str	r3, [r7, #16]
   return(result);
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	3308      	adds	r3, #8
 80059fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a00:	623a      	str	r2, [r7, #32]
 8005a02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a04:	69f9      	ldr	r1, [r7, #28]
 8005a06:	6a3a      	ldr	r2, [r7, #32]
 8005a08:	e841 2300 	strex	r3, r2, [r1]
 8005a0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1e5      	bne.n	80059e0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8005a14:	2300      	movs	r3, #0
 8005a16:	e000      	b.n	8005a1a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005a18:	2302      	movs	r3, #2
  }
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3728      	adds	r7, #40	@ 0x28
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	08006cd3 	.word	0x08006cd3
 8005a28:	08006d65 	.word	0x08006d65
 8005a2c:	08006d81 	.word	0x08006d81

08005a30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b0ba      	sub	sp, #232	@ 0xe8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005a56:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005a5a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005a5e:	4013      	ands	r3, r2
 8005a60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005a64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d11b      	bne.n	8005aa4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005a6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a70:	f003 0320 	and.w	r3, r3, #32
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d015      	beq.n	8005aa4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005a78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a7c:	f003 0320 	and.w	r3, r3, #32
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d105      	bne.n	8005a90 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005a84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d009      	beq.n	8005aa4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 8300 	beq.w	800609a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	4798      	blx	r3
      }
      return;
 8005aa2:	e2fa      	b.n	800609a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005aa4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 8123 	beq.w	8005cf4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005aae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005ab2:	4b8d      	ldr	r3, [pc, #564]	@ (8005ce8 <HAL_UART_IRQHandler+0x2b8>)
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d106      	bne.n	8005ac8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005aba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005abe:	4b8b      	ldr	r3, [pc, #556]	@ (8005cec <HAL_UART_IRQHandler+0x2bc>)
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	f000 8116 	beq.w	8005cf4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d011      	beq.n	8005af8 <HAL_UART_IRQHandler+0xc8>
 8005ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00b      	beq.n	8005af8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aee:	f043 0201 	orr.w	r2, r3, #1
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005afc:	f003 0302 	and.w	r3, r3, #2
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d011      	beq.n	8005b28 <HAL_UART_IRQHandler+0xf8>
 8005b04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b08:	f003 0301 	and.w	r3, r3, #1
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00b      	beq.n	8005b28 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	2202      	movs	r2, #2
 8005b16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b1e:	f043 0204 	orr.w	r2, r3, #4
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b2c:	f003 0304 	and.w	r3, r3, #4
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d011      	beq.n	8005b58 <HAL_UART_IRQHandler+0x128>
 8005b34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d00b      	beq.n	8005b58 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2204      	movs	r2, #4
 8005b46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b4e:	f043 0202 	orr.w	r2, r3, #2
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b5c:	f003 0308 	and.w	r3, r3, #8
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d017      	beq.n	8005b94 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b68:	f003 0320 	and.w	r3, r3, #32
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d105      	bne.n	8005b7c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005b70:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005b74:	4b5c      	ldr	r3, [pc, #368]	@ (8005ce8 <HAL_UART_IRQHandler+0x2b8>)
 8005b76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00b      	beq.n	8005b94 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2208      	movs	r2, #8
 8005b82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8a:	f043 0208 	orr.w	r2, r3, #8
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005b94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d012      	beq.n	8005bc6 <HAL_UART_IRQHandler+0x196>
 8005ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ba4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d00c      	beq.n	8005bc6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005bb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bbc:	f043 0220 	orr.w	r2, r3, #32
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 8266 	beq.w	800609e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bd6:	f003 0320 	and.w	r3, r3, #32
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d013      	beq.n	8005c06 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005bde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005be2:	f003 0320 	and.w	r3, r3, #32
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d105      	bne.n	8005bf6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005bea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d007      	beq.n	8005c06 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d003      	beq.n	8005c06 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c0c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c1a:	2b40      	cmp	r3, #64	@ 0x40
 8005c1c:	d005      	beq.n	8005c2a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005c1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c22:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d054      	beq.n	8005cd4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 ffec 	bl	8006c08 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c3a:	2b40      	cmp	r3, #64	@ 0x40
 8005c3c:	d146      	bne.n	8005ccc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	3308      	adds	r3, #8
 8005c44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005c4c:	e853 3f00 	ldrex	r3, [r3]
 8005c50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005c54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	3308      	adds	r3, #8
 8005c66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005c6a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005c6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005c76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005c7a:	e841 2300 	strex	r3, r2, [r1]
 8005c7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005c82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1d9      	bne.n	8005c3e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d017      	beq.n	8005cc4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c9a:	4a15      	ldr	r2, [pc, #84]	@ (8005cf0 <HAL_UART_IRQHandler+0x2c0>)
 8005c9c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f7fc fc8d 	bl	80025c4 <HAL_DMA_Abort_IT>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d019      	beq.n	8005ce4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005cbe:	4610      	mov	r0, r2
 8005cc0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cc2:	e00f      	b.n	8005ce4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 f9fe 	bl	80060c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cca:	e00b      	b.n	8005ce4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f9fa 	bl	80060c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd2:	e007      	b.n	8005ce4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 f9f6 	bl	80060c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005ce2:	e1dc      	b.n	800609e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ce4:	bf00      	nop
    return;
 8005ce6:	e1da      	b.n	800609e <HAL_UART_IRQHandler+0x66e>
 8005ce8:	10000001 	.word	0x10000001
 8005cec:	04000120 	.word	0x04000120
 8005cf0:	08006df1 	.word	0x08006df1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	f040 8170 	bne.w	8005fde <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d02:	f003 0310 	and.w	r3, r3, #16
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	f000 8169 	beq.w	8005fde <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d10:	f003 0310 	and.w	r3, r3, #16
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 8162 	beq.w	8005fde <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2210      	movs	r2, #16
 8005d20:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d2c:	2b40      	cmp	r3, #64	@ 0x40
 8005d2e:	f040 80d8 	bne.w	8005ee2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f000 80af 	beq.w	8005ea8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d54:	429a      	cmp	r2, r3
 8005d56:	f080 80a7 	bcs.w	8005ea8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0320 	and.w	r3, r3, #32
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f040 8087 	bne.w	8005e86 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d84:	e853 3f00 	ldrex	r3, [r3]
 8005d88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005d8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	461a      	mov	r2, r3
 8005d9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005da2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005da6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005daa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005dae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005db2:	e841 2300 	strex	r3, r2, [r1]
 8005db6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005dba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1da      	bne.n	8005d78 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3308      	adds	r3, #8
 8005dc8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dcc:	e853 3f00 	ldrex	r3, [r3]
 8005dd0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005dd2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005dd4:	f023 0301 	bic.w	r3, r3, #1
 8005dd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	3308      	adds	r3, #8
 8005de2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005de6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005dea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005dee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005df2:	e841 2300 	strex	r3, r2, [r1]
 8005df6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005df8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d1e1      	bne.n	8005dc2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	3308      	adds	r3, #8
 8005e04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e08:	e853 3f00 	ldrex	r3, [r3]
 8005e0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	3308      	adds	r3, #8
 8005e1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005e22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005e24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005e28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005e2a:	e841 2300 	strex	r3, r2, [r1]
 8005e2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005e30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1e3      	bne.n	8005dfe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2220      	movs	r2, #32
 8005e3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e4c:	e853 3f00 	ldrex	r3, [r3]
 8005e50:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e54:	f023 0310 	bic.w	r3, r3, #16
 8005e58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	461a      	mov	r2, r3
 8005e62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e66:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e68:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e4      	bne.n	8005e44 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7fc fb41 	bl	8002508 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2202      	movs	r2, #2
 8005e8a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f919 	bl	80060d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005ea6:	e0fc      	b.n	80060a2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005eae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	f040 80f5 	bne.w	80060a2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0320 	and.w	r3, r3, #32
 8005ec6:	2b20      	cmp	r3, #32
 8005ec8:	f040 80eb 	bne.w	80060a2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ed8:	4619      	mov	r1, r3
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 f8fc 	bl	80060d8 <HAL_UARTEx_RxEventCallback>
      return;
 8005ee0:	e0df      	b.n	80060a2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 80d1 	beq.w	80060a6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005f04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 80cc 	beq.w	80060a6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f16:	e853 3f00 	ldrex	r3, [r3]
 8005f1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005f30:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f38:	e841 2300 	strex	r3, r2, [r1]
 8005f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d1e4      	bne.n	8005f0e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	3308      	adds	r3, #8
 8005f4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	e853 3f00 	ldrex	r3, [r3]
 8005f52:	623b      	str	r3, [r7, #32]
   return(result);
 8005f54:	6a3b      	ldr	r3, [r7, #32]
 8005f56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f5a:	f023 0301 	bic.w	r3, r3, #1
 8005f5e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	3308      	adds	r3, #8
 8005f68:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005f6c:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f74:	e841 2300 	strex	r3, r2, [r1]
 8005f78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d1e1      	bne.n	8005f44 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	e853 3f00 	ldrex	r3, [r3]
 8005fa0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f023 0310 	bic.w	r3, r3, #16
 8005fa8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005fb6:	61fb      	str	r3, [r7, #28]
 8005fb8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fba:	69b9      	ldr	r1, [r7, #24]
 8005fbc:	69fa      	ldr	r2, [r7, #28]
 8005fbe:	e841 2300 	strex	r3, r2, [r1]
 8005fc2:	617b      	str	r3, [r7, #20]
   return(result);
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1e4      	bne.n	8005f94 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2202      	movs	r2, #2
 8005fce:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005fd0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f87e 	bl	80060d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005fdc:	e063      	b.n	80060a6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00e      	beq.n	8006008 <HAL_UART_IRQHandler+0x5d8>
 8005fea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d008      	beq.n	8006008 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005ffe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f001 fc4f 	bl	80078a4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006006:	e051      	b.n	80060ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800600c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006010:	2b00      	cmp	r3, #0
 8006012:	d014      	beq.n	800603e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601c:	2b00      	cmp	r3, #0
 800601e:	d105      	bne.n	800602c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006020:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006024:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d008      	beq.n	800603e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006030:	2b00      	cmp	r3, #0
 8006032:	d03a      	beq.n	80060aa <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	4798      	blx	r3
    }
    return;
 800603c:	e035      	b.n	80060aa <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800603e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006046:	2b00      	cmp	r3, #0
 8006048:	d009      	beq.n	800605e <HAL_UART_IRQHandler+0x62e>
 800604a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800604e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006052:	2b00      	cmp	r3, #0
 8006054:	d003      	beq.n	800605e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 fed8 	bl	8006e0c <UART_EndTransmit_IT>
    return;
 800605c:	e026      	b.n	80060ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800605e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006062:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d009      	beq.n	800607e <HAL_UART_IRQHandler+0x64e>
 800606a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800606e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d003      	beq.n	800607e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f001 fc26 	bl	80078c8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800607c:	e016      	b.n	80060ac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800607e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006082:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d010      	beq.n	80060ac <HAL_UART_IRQHandler+0x67c>
 800608a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800608e:	2b00      	cmp	r3, #0
 8006090:	da0c      	bge.n	80060ac <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f001 fc0f 	bl	80078b6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006098:	e008      	b.n	80060ac <HAL_UART_IRQHandler+0x67c>
      return;
 800609a:	bf00      	nop
 800609c:	e006      	b.n	80060ac <HAL_UART_IRQHandler+0x67c>
    return;
 800609e:	bf00      	nop
 80060a0:	e004      	b.n	80060ac <HAL_UART_IRQHandler+0x67c>
      return;
 80060a2:	bf00      	nop
 80060a4:	e002      	b.n	80060ac <HAL_UART_IRQHandler+0x67c>
      return;
 80060a6:	bf00      	nop
 80060a8:	e000      	b.n	80060ac <HAL_UART_IRQHandler+0x67c>
    return;
 80060aa:	bf00      	nop
  }
}
 80060ac:	37e8      	adds	r7, #232	@ 0xe8
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop

080060b4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80060bc:	bf00      	nop
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bc80      	pop	{r7}
 80060c4:	4770      	bx	lr

080060c6 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b083      	sub	sp, #12
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80060ce:	bf00      	nop
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bc80      	pop	{r7}
 80060d6:	4770      	bx	lr

080060d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	460b      	mov	r3, r1
 80060e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bc80      	pop	{r7}
 80060ec:	4770      	bx	lr
	...

080060f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060f4:	b08c      	sub	sp, #48	@ 0x30
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060fa:	2300      	movs	r3, #0
 80060fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	431a      	orrs	r2, r3
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	431a      	orrs	r2, r3
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	4313      	orrs	r3, r2
 8006116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	4b94      	ldr	r3, [pc, #592]	@ (8006370 <UART_SetConfig+0x280>)
 8006120:	4013      	ands	r3, r2
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	6812      	ldr	r2, [r2, #0]
 8006126:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006128:	430b      	orrs	r3, r1
 800612a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	430a      	orrs	r2, r1
 8006140:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a89      	ldr	r2, [pc, #548]	@ (8006374 <UART_SetConfig+0x284>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d004      	beq.n	800615c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	6a1b      	ldr	r3, [r3, #32]
 8006156:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006158:	4313      	orrs	r3, r2
 800615a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006166:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800616a:	697a      	ldr	r2, [r7, #20]
 800616c:	6812      	ldr	r2, [r2, #0]
 800616e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006170:	430b      	orrs	r3, r1
 8006172:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800617a:	f023 010f 	bic.w	r1, r3, #15
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a7a      	ldr	r2, [pc, #488]	@ (8006378 <UART_SetConfig+0x288>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d127      	bne.n	80061e4 <UART_SetConfig+0xf4>
 8006194:	2003      	movs	r0, #3
 8006196:	f7ff fb0d 	bl	80057b4 <LL_RCC_GetUSARTClockSource>
 800619a:	4603      	mov	r3, r0
 800619c:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80061a0:	2b03      	cmp	r3, #3
 80061a2:	d81b      	bhi.n	80061dc <UART_SetConfig+0xec>
 80061a4:	a201      	add	r2, pc, #4	@ (adr r2, 80061ac <UART_SetConfig+0xbc>)
 80061a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061aa:	bf00      	nop
 80061ac:	080061bd 	.word	0x080061bd
 80061b0:	080061cd 	.word	0x080061cd
 80061b4:	080061c5 	.word	0x080061c5
 80061b8:	080061d5 	.word	0x080061d5
 80061bc:	2301      	movs	r3, #1
 80061be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061c2:	e080      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80061c4:	2302      	movs	r3, #2
 80061c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ca:	e07c      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80061cc:	2304      	movs	r3, #4
 80061ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061d2:	e078      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80061d4:	2308      	movs	r3, #8
 80061d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061da:	e074      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80061dc:	2310      	movs	r3, #16
 80061de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061e2:	e070      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a64      	ldr	r2, [pc, #400]	@ (800637c <UART_SetConfig+0x28c>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d138      	bne.n	8006260 <UART_SetConfig+0x170>
 80061ee:	200c      	movs	r0, #12
 80061f0:	f7ff fae0 	bl	80057b4 <LL_RCC_GetUSARTClockSource>
 80061f4:	4603      	mov	r3, r0
 80061f6:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80061fa:	2b0c      	cmp	r3, #12
 80061fc:	d82c      	bhi.n	8006258 <UART_SetConfig+0x168>
 80061fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006204 <UART_SetConfig+0x114>)
 8006200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006204:	08006239 	.word	0x08006239
 8006208:	08006259 	.word	0x08006259
 800620c:	08006259 	.word	0x08006259
 8006210:	08006259 	.word	0x08006259
 8006214:	08006249 	.word	0x08006249
 8006218:	08006259 	.word	0x08006259
 800621c:	08006259 	.word	0x08006259
 8006220:	08006259 	.word	0x08006259
 8006224:	08006241 	.word	0x08006241
 8006228:	08006259 	.word	0x08006259
 800622c:	08006259 	.word	0x08006259
 8006230:	08006259 	.word	0x08006259
 8006234:	08006251 	.word	0x08006251
 8006238:	2300      	movs	r3, #0
 800623a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800623e:	e042      	b.n	80062c6 <UART_SetConfig+0x1d6>
 8006240:	2302      	movs	r3, #2
 8006242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006246:	e03e      	b.n	80062c6 <UART_SetConfig+0x1d6>
 8006248:	2304      	movs	r3, #4
 800624a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800624e:	e03a      	b.n	80062c6 <UART_SetConfig+0x1d6>
 8006250:	2308      	movs	r3, #8
 8006252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006256:	e036      	b.n	80062c6 <UART_SetConfig+0x1d6>
 8006258:	2310      	movs	r3, #16
 800625a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800625e:	e032      	b.n	80062c6 <UART_SetConfig+0x1d6>
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a43      	ldr	r2, [pc, #268]	@ (8006374 <UART_SetConfig+0x284>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d12a      	bne.n	80062c0 <UART_SetConfig+0x1d0>
 800626a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800626e:	f7ff fab3 	bl	80057d8 <LL_RCC_GetLPUARTClockSource>
 8006272:	4603      	mov	r3, r0
 8006274:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006278:	d01a      	beq.n	80062b0 <UART_SetConfig+0x1c0>
 800627a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800627e:	d81b      	bhi.n	80062b8 <UART_SetConfig+0x1c8>
 8006280:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006284:	d00c      	beq.n	80062a0 <UART_SetConfig+0x1b0>
 8006286:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800628a:	d815      	bhi.n	80062b8 <UART_SetConfig+0x1c8>
 800628c:	2b00      	cmp	r3, #0
 800628e:	d003      	beq.n	8006298 <UART_SetConfig+0x1a8>
 8006290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006294:	d008      	beq.n	80062a8 <UART_SetConfig+0x1b8>
 8006296:	e00f      	b.n	80062b8 <UART_SetConfig+0x1c8>
 8006298:	2300      	movs	r3, #0
 800629a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800629e:	e012      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80062a0:	2302      	movs	r3, #2
 80062a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062a6:	e00e      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80062a8:	2304      	movs	r3, #4
 80062aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ae:	e00a      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80062b0:	2308      	movs	r3, #8
 80062b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062b6:	e006      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80062b8:	2310      	movs	r3, #16
 80062ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062be:	e002      	b.n	80062c6 <UART_SetConfig+0x1d6>
 80062c0:	2310      	movs	r3, #16
 80062c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a2a      	ldr	r2, [pc, #168]	@ (8006374 <UART_SetConfig+0x284>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	f040 80a4 	bne.w	800641a <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062d6:	2b08      	cmp	r3, #8
 80062d8:	d823      	bhi.n	8006322 <UART_SetConfig+0x232>
 80062da:	a201      	add	r2, pc, #4	@ (adr r2, 80062e0 <UART_SetConfig+0x1f0>)
 80062dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e0:	08006305 	.word	0x08006305
 80062e4:	08006323 	.word	0x08006323
 80062e8:	0800630d 	.word	0x0800630d
 80062ec:	08006323 	.word	0x08006323
 80062f0:	08006313 	.word	0x08006313
 80062f4:	08006323 	.word	0x08006323
 80062f8:	08006323 	.word	0x08006323
 80062fc:	08006323 	.word	0x08006323
 8006300:	0800631b 	.word	0x0800631b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006304:	f7fd fe3c 	bl	8003f80 <HAL_RCC_GetPCLK1Freq>
 8006308:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800630a:	e010      	b.n	800632e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800630c:	4b1c      	ldr	r3, [pc, #112]	@ (8006380 <UART_SetConfig+0x290>)
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006310:	e00d      	b.n	800632e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006312:	f7fd fd81 	bl	8003e18 <HAL_RCC_GetSysClockFreq>
 8006316:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006318:	e009      	b.n	800632e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800631a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800631e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006320:	e005      	b.n	800632e <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800632c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006330:	2b00      	cmp	r3, #0
 8006332:	f000 8137 	beq.w	80065a4 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	4a12      	ldr	r2, [pc, #72]	@ (8006384 <UART_SetConfig+0x294>)
 800633c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006340:	461a      	mov	r2, r3
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	fbb3 f3f2 	udiv	r3, r3, r2
 8006348:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	4613      	mov	r3, r2
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	4413      	add	r3, r2
 8006354:	69ba      	ldr	r2, [r7, #24]
 8006356:	429a      	cmp	r2, r3
 8006358:	d305      	bcc.n	8006366 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006360:	69ba      	ldr	r2, [r7, #24]
 8006362:	429a      	cmp	r2, r3
 8006364:	d910      	bls.n	8006388 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800636c:	e11a      	b.n	80065a4 <UART_SetConfig+0x4b4>
 800636e:	bf00      	nop
 8006370:	cfff69f3 	.word	0xcfff69f3
 8006374:	40008000 	.word	0x40008000
 8006378:	40013800 	.word	0x40013800
 800637c:	40004400 	.word	0x40004400
 8006380:	00f42400 	.word	0x00f42400
 8006384:	0800c484 	.word	0x0800c484
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638a:	2200      	movs	r2, #0
 800638c:	60bb      	str	r3, [r7, #8]
 800638e:	60fa      	str	r2, [r7, #12]
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006394:	4a8e      	ldr	r2, [pc, #568]	@ (80065d0 <UART_SetConfig+0x4e0>)
 8006396:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800639a:	b29b      	uxth	r3, r3
 800639c:	2200      	movs	r2, #0
 800639e:	603b      	str	r3, [r7, #0]
 80063a0:	607a      	str	r2, [r7, #4]
 80063a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80063aa:	f7f9 feed 	bl	8000188 <__aeabi_uldivmod>
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	4610      	mov	r0, r2
 80063b4:	4619      	mov	r1, r3
 80063b6:	f04f 0200 	mov.w	r2, #0
 80063ba:	f04f 0300 	mov.w	r3, #0
 80063be:	020b      	lsls	r3, r1, #8
 80063c0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80063c4:	0202      	lsls	r2, r0, #8
 80063c6:	6979      	ldr	r1, [r7, #20]
 80063c8:	6849      	ldr	r1, [r1, #4]
 80063ca:	0849      	lsrs	r1, r1, #1
 80063cc:	2000      	movs	r0, #0
 80063ce:	460c      	mov	r4, r1
 80063d0:	4605      	mov	r5, r0
 80063d2:	eb12 0804 	adds.w	r8, r2, r4
 80063d6:	eb43 0905 	adc.w	r9, r3, r5
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	469a      	mov	sl, r3
 80063e2:	4693      	mov	fp, r2
 80063e4:	4652      	mov	r2, sl
 80063e6:	465b      	mov	r3, fp
 80063e8:	4640      	mov	r0, r8
 80063ea:	4649      	mov	r1, r9
 80063ec:	f7f9 fecc 	bl	8000188 <__aeabi_uldivmod>
 80063f0:	4602      	mov	r2, r0
 80063f2:	460b      	mov	r3, r1
 80063f4:	4613      	mov	r3, r2
 80063f6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063f8:	6a3b      	ldr	r3, [r7, #32]
 80063fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063fe:	d308      	bcc.n	8006412 <UART_SetConfig+0x322>
 8006400:	6a3b      	ldr	r3, [r7, #32]
 8006402:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006406:	d204      	bcs.n	8006412 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6a3a      	ldr	r2, [r7, #32]
 800640e:	60da      	str	r2, [r3, #12]
 8006410:	e0c8      	b.n	80065a4 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006418:	e0c4      	b.n	80065a4 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	69db      	ldr	r3, [r3, #28]
 800641e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006422:	d167      	bne.n	80064f4 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8006424:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006428:	2b08      	cmp	r3, #8
 800642a:	d828      	bhi.n	800647e <UART_SetConfig+0x38e>
 800642c:	a201      	add	r2, pc, #4	@ (adr r2, 8006434 <UART_SetConfig+0x344>)
 800642e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006432:	bf00      	nop
 8006434:	08006459 	.word	0x08006459
 8006438:	08006461 	.word	0x08006461
 800643c:	08006469 	.word	0x08006469
 8006440:	0800647f 	.word	0x0800647f
 8006444:	0800646f 	.word	0x0800646f
 8006448:	0800647f 	.word	0x0800647f
 800644c:	0800647f 	.word	0x0800647f
 8006450:	0800647f 	.word	0x0800647f
 8006454:	08006477 	.word	0x08006477
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006458:	f7fd fd92 	bl	8003f80 <HAL_RCC_GetPCLK1Freq>
 800645c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800645e:	e014      	b.n	800648a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006460:	f7fd fda0 	bl	8003fa4 <HAL_RCC_GetPCLK2Freq>
 8006464:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006466:	e010      	b.n	800648a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006468:	4b5a      	ldr	r3, [pc, #360]	@ (80065d4 <UART_SetConfig+0x4e4>)
 800646a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800646c:	e00d      	b.n	800648a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800646e:	f7fd fcd3 	bl	8003e18 <HAL_RCC_GetSysClockFreq>
 8006472:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006474:	e009      	b.n	800648a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800647a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800647c:	e005      	b.n	800648a <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800647e:	2300      	movs	r3, #0
 8006480:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006488:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800648a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 8089 	beq.w	80065a4 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006496:	4a4e      	ldr	r2, [pc, #312]	@ (80065d0 <UART_SetConfig+0x4e0>)
 8006498:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800649c:	461a      	mov	r2, r3
 800649e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80064a4:	005a      	lsls	r2, r3, #1
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	085b      	lsrs	r3, r3, #1
 80064ac:	441a      	add	r2, r3
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064b8:	6a3b      	ldr	r3, [r7, #32]
 80064ba:	2b0f      	cmp	r3, #15
 80064bc:	d916      	bls.n	80064ec <UART_SetConfig+0x3fc>
 80064be:	6a3b      	ldr	r3, [r7, #32]
 80064c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064c4:	d212      	bcs.n	80064ec <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064c6:	6a3b      	ldr	r3, [r7, #32]
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	f023 030f 	bic.w	r3, r3, #15
 80064ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064d0:	6a3b      	ldr	r3, [r7, #32]
 80064d2:	085b      	lsrs	r3, r3, #1
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f003 0307 	and.w	r3, r3, #7
 80064da:	b29a      	uxth	r2, r3
 80064dc:	8bfb      	ldrh	r3, [r7, #30]
 80064de:	4313      	orrs	r3, r2
 80064e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	8bfa      	ldrh	r2, [r7, #30]
 80064e8:	60da      	str	r2, [r3, #12]
 80064ea:	e05b      	b.n	80065a4 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80064f2:	e057      	b.n	80065a4 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064f8:	2b08      	cmp	r3, #8
 80064fa:	d828      	bhi.n	800654e <UART_SetConfig+0x45e>
 80064fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006504 <UART_SetConfig+0x414>)
 80064fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006502:	bf00      	nop
 8006504:	08006529 	.word	0x08006529
 8006508:	08006531 	.word	0x08006531
 800650c:	08006539 	.word	0x08006539
 8006510:	0800654f 	.word	0x0800654f
 8006514:	0800653f 	.word	0x0800653f
 8006518:	0800654f 	.word	0x0800654f
 800651c:	0800654f 	.word	0x0800654f
 8006520:	0800654f 	.word	0x0800654f
 8006524:	08006547 	.word	0x08006547
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006528:	f7fd fd2a 	bl	8003f80 <HAL_RCC_GetPCLK1Freq>
 800652c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800652e:	e014      	b.n	800655a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006530:	f7fd fd38 	bl	8003fa4 <HAL_RCC_GetPCLK2Freq>
 8006534:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006536:	e010      	b.n	800655a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006538:	4b26      	ldr	r3, [pc, #152]	@ (80065d4 <UART_SetConfig+0x4e4>)
 800653a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800653c:	e00d      	b.n	800655a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800653e:	f7fd fc6b 	bl	8003e18 <HAL_RCC_GetSysClockFreq>
 8006542:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006544:	e009      	b.n	800655a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800654a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800654c:	e005      	b.n	800655a <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800654e:	2300      	movs	r3, #0
 8006550:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006558:	bf00      	nop
    }

    if (pclk != 0U)
 800655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655c:	2b00      	cmp	r3, #0
 800655e:	d021      	beq.n	80065a4 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006564:	4a1a      	ldr	r2, [pc, #104]	@ (80065d0 <UART_SetConfig+0x4e0>)
 8006566:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800656a:	461a      	mov	r2, r3
 800656c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800656e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	085b      	lsrs	r3, r3, #1
 8006578:	441a      	add	r2, r3
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006582:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006584:	6a3b      	ldr	r3, [r7, #32]
 8006586:	2b0f      	cmp	r3, #15
 8006588:	d909      	bls.n	800659e <UART_SetConfig+0x4ae>
 800658a:	6a3b      	ldr	r3, [r7, #32]
 800658c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006590:	d205      	bcs.n	800659e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006592:	6a3b      	ldr	r3, [r7, #32]
 8006594:	b29a      	uxth	r2, r3
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	60da      	str	r2, [r3, #12]
 800659c:	e002      	b.n	80065a4 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	2200      	movs	r2, #0
 80065b8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	2200      	movs	r2, #0
 80065be:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80065c0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3730      	adds	r7, #48	@ 0x30
 80065c8:	46bd      	mov	sp, r7
 80065ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065ce:	bf00      	nop
 80065d0:	0800c484 	.word	0x0800c484
 80065d4:	00f42400 	.word	0x00f42400

080065d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e4:	f003 0308 	and.w	r3, r3, #8
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00a      	beq.n	8006602 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00a      	beq.n	8006624 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006628:	f003 0302 	and.w	r3, r3, #2
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00a      	beq.n	8006646 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800664a:	f003 0304 	and.w	r3, r3, #4
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00a      	beq.n	8006668 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	430a      	orrs	r2, r1
 8006666:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800666c:	f003 0310 	and.w	r3, r3, #16
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00a      	beq.n	800668a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	430a      	orrs	r2, r1
 8006688:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800668e:	f003 0320 	and.w	r3, r3, #32
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00a      	beq.n	80066ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	430a      	orrs	r2, r1
 80066aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d01a      	beq.n	80066ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066d6:	d10a      	bne.n	80066ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	430a      	orrs	r2, r1
 80066ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00a      	beq.n	8006710 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	605a      	str	r2, [r3, #4]
  }
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	bc80      	pop	{r7}
 8006718:	4770      	bx	lr

0800671a <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800671a:	b580      	push	{r7, lr}
 800671c:	b098      	sub	sp, #96	@ 0x60
 800671e:	af02      	add	r7, sp, #8
 8006720:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800672a:	f7fa fd77 	bl	800121c <HAL_GetTick>
 800672e:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0308 	and.w	r3, r3, #8
 800673a:	2b08      	cmp	r3, #8
 800673c:	d12f      	bne.n	800679e <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800673e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006746:	2200      	movs	r2, #0
 8006748:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f88e 	bl	800686e <UART_WaitOnFlagUntilTimeout>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d022      	beq.n	800679e <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006760:	e853 3f00 	ldrex	r3, [r3]
 8006764:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006768:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800676c:	653b      	str	r3, [r7, #80]	@ 0x50
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006776:	647b      	str	r3, [r7, #68]	@ 0x44
 8006778:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800677c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e6      	bne.n	8006758 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2220      	movs	r2, #32
 800678e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	e063      	b.n	8006866 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 0304 	and.w	r3, r3, #4
 80067a8:	2b04      	cmp	r3, #4
 80067aa:	d149      	bne.n	8006840 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067b4:	2200      	movs	r2, #0
 80067b6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f857 	bl	800686e <UART_WaitOnFlagUntilTimeout>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d03c      	beq.n	8006840 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ce:	e853 3f00 	ldrex	r3, [r3]
 80067d2:	623b      	str	r3, [r7, #32]
   return(result);
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	461a      	mov	r2, r3
 80067e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80067e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067ec:	e841 2300 	strex	r3, r2, [r1]
 80067f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1e6      	bne.n	80067c6 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	3308      	adds	r3, #8
 80067fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	e853 3f00 	ldrex	r3, [r3]
 8006806:	60fb      	str	r3, [r7, #12]
   return(result);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f023 0301 	bic.w	r3, r3, #1
 800680e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	3308      	adds	r3, #8
 8006816:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006818:	61fa      	str	r2, [r7, #28]
 800681a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681c:	69b9      	ldr	r1, [r7, #24]
 800681e:	69fa      	ldr	r2, [r7, #28]
 8006820:	e841 2300 	strex	r3, r2, [r1]
 8006824:	617b      	str	r3, [r7, #20]
   return(result);
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1e5      	bne.n	80067f8 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2220      	movs	r2, #32
 8006830:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e012      	b.n	8006866 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2220      	movs	r2, #32
 8006844:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2220      	movs	r2, #32
 800684c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3758      	adds	r7, #88	@ 0x58
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800686e:	b580      	push	{r7, lr}
 8006870:	b084      	sub	sp, #16
 8006872:	af00      	add	r7, sp, #0
 8006874:	60f8      	str	r0, [r7, #12]
 8006876:	60b9      	str	r1, [r7, #8]
 8006878:	603b      	str	r3, [r7, #0]
 800687a:	4613      	mov	r3, r2
 800687c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800687e:	e04f      	b.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006880:	69bb      	ldr	r3, [r7, #24]
 8006882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006886:	d04b      	beq.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006888:	f7fa fcc8 	bl	800121c <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	69ba      	ldr	r2, [r7, #24]
 8006894:	429a      	cmp	r2, r3
 8006896:	d302      	bcc.n	800689e <UART_WaitOnFlagUntilTimeout+0x30>
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e04e      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d037      	beq.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2b80      	cmp	r3, #128	@ 0x80
 80068b4:	d034      	beq.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2b40      	cmp	r3, #64	@ 0x40
 80068ba:	d031      	beq.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	69db      	ldr	r3, [r3, #28]
 80068c2:	f003 0308 	and.w	r3, r3, #8
 80068c6:	2b08      	cmp	r3, #8
 80068c8:	d110      	bne.n	80068ec <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2208      	movs	r2, #8
 80068d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f000 f998 	bl	8006c08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2208      	movs	r2, #8
 80068dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	e029      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	69db      	ldr	r3, [r3, #28]
 80068f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068fa:	d111      	bne.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006904:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 f97e 	bl	8006c08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2220      	movs	r2, #32
 8006910:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e00f      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	69da      	ldr	r2, [r3, #28]
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	4013      	ands	r3, r2
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	429a      	cmp	r2, r3
 800692e:	bf0c      	ite	eq
 8006930:	2301      	moveq	r3, #1
 8006932:	2300      	movne	r3, #0
 8006934:	b2db      	uxtb	r3, r3
 8006936:	461a      	mov	r2, r3
 8006938:	79fb      	ldrb	r3, [r7, #7]
 800693a:	429a      	cmp	r2, r3
 800693c:	d0a0      	beq.n	8006880 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800693e:	2300      	movs	r3, #0
}
 8006940:	4618      	mov	r0, r3
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006948:	b480      	push	{r7}
 800694a:	b0a3      	sub	sp, #140	@ 0x8c
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	4613      	mov	r3, r2
 8006954:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	88fa      	ldrh	r2, [r7, #6]
 8006960:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	88fa      	ldrh	r2, [r7, #6]
 8006968:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800697a:	d10e      	bne.n	800699a <UART_Start_Receive_IT+0x52>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	691b      	ldr	r3, [r3, #16]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d105      	bne.n	8006990 <UART_Start_Receive_IT+0x48>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800698a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800698e:	e02d      	b.n	80069ec <UART_Start_Receive_IT+0xa4>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	22ff      	movs	r2, #255	@ 0xff
 8006994:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006998:	e028      	b.n	80069ec <UART_Start_Receive_IT+0xa4>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10d      	bne.n	80069be <UART_Start_Receive_IT+0x76>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d104      	bne.n	80069b4 <UART_Start_Receive_IT+0x6c>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	22ff      	movs	r2, #255	@ 0xff
 80069ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80069b2:	e01b      	b.n	80069ec <UART_Start_Receive_IT+0xa4>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	227f      	movs	r2, #127	@ 0x7f
 80069b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80069bc:	e016      	b.n	80069ec <UART_Start_Receive_IT+0xa4>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069c6:	d10d      	bne.n	80069e4 <UART_Start_Receive_IT+0x9c>
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	691b      	ldr	r3, [r3, #16]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d104      	bne.n	80069da <UART_Start_Receive_IT+0x92>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	227f      	movs	r2, #127	@ 0x7f
 80069d4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80069d8:	e008      	b.n	80069ec <UART_Start_Receive_IT+0xa4>
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	223f      	movs	r2, #63	@ 0x3f
 80069de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80069e2:	e003      	b.n	80069ec <UART_Start_Receive_IT+0xa4>
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2200      	movs	r2, #0
 80069e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2222      	movs	r2, #34	@ 0x22
 80069f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	3308      	adds	r3, #8
 8006a02:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a06:	e853 3f00 	ldrex	r3, [r3]
 8006a0a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006a0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a0e:	f043 0301 	orr.w	r3, r3, #1
 8006a12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	3308      	adds	r3, #8
 8006a1c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006a20:	673a      	str	r2, [r7, #112]	@ 0x70
 8006a22:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a24:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006a26:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006a28:	e841 2300 	strex	r3, r2, [r1]
 8006a2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006a2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1e3      	bne.n	80069fc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a3c:	d14f      	bne.n	8006ade <UART_Start_Receive_IT+0x196>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006a44:	88fa      	ldrh	r2, [r7, #6]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d349      	bcc.n	8006ade <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a52:	d107      	bne.n	8006a64 <UART_Start_Receive_IT+0x11c>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d103      	bne.n	8006a64 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	4a46      	ldr	r2, [pc, #280]	@ (8006b78 <UART_Start_Receive_IT+0x230>)
 8006a60:	675a      	str	r2, [r3, #116]	@ 0x74
 8006a62:	e002      	b.n	8006a6a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4a45      	ldr	r2, [pc, #276]	@ (8006b7c <UART_Start_Receive_IT+0x234>)
 8006a68:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d01a      	beq.n	8006aa8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a7a:	e853 3f00 	ldrex	r3, [r3]
 8006a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006a80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a86:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	461a      	mov	r2, r3
 8006a90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006a94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a96:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a98:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006a9a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006a9c:	e841 2300 	strex	r3, r2, [r1]
 8006aa0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006aa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1e4      	bne.n	8006a72 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	3308      	adds	r3, #8
 8006aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ab2:	e853 3f00 	ldrex	r3, [r3]
 8006ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006abe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	3308      	adds	r3, #8
 8006ac6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006ac8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006aca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006acc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006ace:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ad0:	e841 2300 	strex	r3, r2, [r1]
 8006ad4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006ad6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1e5      	bne.n	8006aa8 <UART_Start_Receive_IT+0x160>
 8006adc:	e046      	b.n	8006b6c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ae6:	d107      	bne.n	8006af8 <UART_Start_Receive_IT+0x1b0>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d103      	bne.n	8006af8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	4a23      	ldr	r2, [pc, #140]	@ (8006b80 <UART_Start_Receive_IT+0x238>)
 8006af4:	675a      	str	r2, [r3, #116]	@ 0x74
 8006af6:	e002      	b.n	8006afe <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	4a22      	ldr	r2, [pc, #136]	@ (8006b84 <UART_Start_Receive_IT+0x23c>)
 8006afc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d019      	beq.n	8006b3a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b0e:	e853 3f00 	ldrex	r3, [r3]
 8006b12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b16:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006b1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	461a      	mov	r2, r3
 8006b22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b26:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006b2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b2c:	e841 2300 	strex	r3, r2, [r1]
 8006b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1e6      	bne.n	8006b06 <UART_Start_Receive_IT+0x1be>
 8006b38:	e018      	b.n	8006b6c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	e853 3f00 	ldrex	r3, [r3]
 8006b46:	613b      	str	r3, [r7, #16]
   return(result);
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	f043 0320 	orr.w	r3, r3, #32
 8006b4e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	461a      	mov	r2, r3
 8006b56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b58:	623b      	str	r3, [r7, #32]
 8006b5a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5c:	69f9      	ldr	r1, [r7, #28]
 8006b5e:	6a3a      	ldr	r2, [r7, #32]
 8006b60:	e841 2300 	strex	r3, r2, [r1]
 8006b64:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e6      	bne.n	8006b3a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	378c      	adds	r7, #140	@ 0x8c
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bc80      	pop	{r7}
 8006b76:	4770      	bx	lr
 8006b78:	08007539 	.word	0x08007539
 8006b7c:	080071d5 	.word	0x080071d5
 8006b80:	0800701d 	.word	0x0800701d
 8006b84:	08006e65 	.word	0x08006e65

08006b88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b08f      	sub	sp, #60	@ 0x3c
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b96:	6a3b      	ldr	r3, [r7, #32]
 8006b98:	e853 3f00 	ldrex	r3, [r3]
 8006b9c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b9e:	69fb      	ldr	r3, [r7, #28]
 8006ba0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006ba4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	461a      	mov	r2, r3
 8006bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bb0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bb6:	e841 2300 	strex	r3, r2, [r1]
 8006bba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d1e6      	bne.n	8006b90 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	3308      	adds	r3, #8
 8006bc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	e853 3f00 	ldrex	r3, [r3]
 8006bd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006bd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	3308      	adds	r3, #8
 8006be0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006be2:	61ba      	str	r2, [r7, #24]
 8006be4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	6979      	ldr	r1, [r7, #20]
 8006be8:	69ba      	ldr	r2, [r7, #24]
 8006bea:	e841 2300 	strex	r3, r2, [r1]
 8006bee:	613b      	str	r3, [r7, #16]
   return(result);
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1e5      	bne.n	8006bc2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2220      	movs	r2, #32
 8006bfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006bfe:	bf00      	nop
 8006c00:	373c      	adds	r7, #60	@ 0x3c
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bc80      	pop	{r7}
 8006c06:	4770      	bx	lr

08006c08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b095      	sub	sp, #84	@ 0x54
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c18:	e853 3f00 	ldrex	r3, [r3]
 8006c1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c30:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c36:	e841 2300 	strex	r3, r2, [r1]
 8006c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1e6      	bne.n	8006c10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	3308      	adds	r3, #8
 8006c48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4a:	6a3b      	ldr	r3, [r7, #32]
 8006c4c:	e853 3f00 	ldrex	r3, [r3]
 8006c50:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c52:	69fb      	ldr	r3, [r7, #28]
 8006c54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c58:	f023 0301 	bic.w	r3, r3, #1
 8006c5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	3308      	adds	r3, #8
 8006c64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c6e:	e841 2300 	strex	r3, r2, [r1]
 8006c72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d1e3      	bne.n	8006c42 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d118      	bne.n	8006cb4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	e853 3f00 	ldrex	r3, [r3]
 8006c8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	f023 0310 	bic.w	r3, r3, #16
 8006c96:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ca0:	61bb      	str	r3, [r7, #24]
 8006ca2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca4:	6979      	ldr	r1, [r7, #20]
 8006ca6:	69ba      	ldr	r2, [r7, #24]
 8006ca8:	e841 2300 	strex	r3, r2, [r1]
 8006cac:	613b      	str	r3, [r7, #16]
   return(result);
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1e6      	bne.n	8006c82 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006cc8:	bf00      	nop
 8006cca:	3754      	adds	r7, #84	@ 0x54
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bc80      	pop	{r7}
 8006cd0:	4770      	bx	lr

08006cd2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006cd2:	b580      	push	{r7, lr}
 8006cd4:	b090      	sub	sp, #64	@ 0x40
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cde:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0320 	and.w	r3, r3, #32
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d133      	bne.n	8006d56 <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	3308      	adds	r3, #8
 8006cf4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf8:	e853 3f00 	ldrex	r3, [r3]
 8006cfc:	623b      	str	r3, [r7, #32]
   return(result);
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d04:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	3308      	adds	r3, #8
 8006d0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d16:	e841 2300 	strex	r3, r2, [r1]
 8006d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1e5      	bne.n	8006cee <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	e853 3f00 	ldrex	r3, [r3]
 8006d2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d36:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d40:	61fb      	str	r3, [r7, #28]
 8006d42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d44:	69b9      	ldr	r1, [r7, #24]
 8006d46:	69fa      	ldr	r2, [r7, #28]
 8006d48:	e841 2300 	strex	r3, r2, [r1]
 8006d4c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d1e6      	bne.n	8006d22 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d54:	e002      	b.n	8006d5c <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 8006d56:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006d58:	f7fa fd9c 	bl	8001894 <HAL_UART_TxCpltCallback>
}
 8006d5c:	bf00      	nop
 8006d5e:	3740      	adds	r7, #64	@ 0x40
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d70:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f7ff f99e 	bl	80060b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d78:	bf00      	nop
 8006d7a:	3710      	adds	r7, #16
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b086      	sub	sp, #24
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d8c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d94:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d9c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006da8:	2b80      	cmp	r3, #128	@ 0x80
 8006daa:	d105      	bne.n	8006db8 <UART_DMAError+0x38>
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	2b21      	cmp	r3, #33	@ 0x21
 8006db0:	d102      	bne.n	8006db8 <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8006db2:	6978      	ldr	r0, [r7, #20]
 8006db4:	f7ff fee8 	bl	8006b88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dc2:	2b40      	cmp	r3, #64	@ 0x40
 8006dc4:	d105      	bne.n	8006dd2 <UART_DMAError+0x52>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2b22      	cmp	r3, #34	@ 0x22
 8006dca:	d102      	bne.n	8006dd2 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 8006dcc:	6978      	ldr	r0, [r7, #20]
 8006dce:	f7ff ff1b 	bl	8006c08 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dd8:	f043 0210 	orr.w	r2, r3, #16
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006de2:	6978      	ldr	r0, [r7, #20]
 8006de4:	f7ff f96f 	bl	80060c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006de8:	bf00      	nop
 8006dea:	3718      	adds	r7, #24
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b084      	sub	sp, #16
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dfc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f7ff f961 	bl	80060c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e04:	bf00      	nop
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b088      	sub	sp, #32
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	e853 3f00 	ldrex	r3, [r3]
 8006e20:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e28:	61fb      	str	r3, [r7, #28]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	461a      	mov	r2, r3
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	61bb      	str	r3, [r7, #24]
 8006e34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e36:	6979      	ldr	r1, [r7, #20]
 8006e38:	69ba      	ldr	r2, [r7, #24]
 8006e3a:	e841 2300 	strex	r3, r2, [r1]
 8006e3e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1e6      	bne.n	8006e14 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f7fa fd1d 	bl	8001894 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e5a:	bf00      	nop
 8006e5c:	3720      	adds	r7, #32
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}
	...

08006e64 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b09c      	sub	sp, #112	@ 0x70
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006e72:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e7c:	2b22      	cmp	r3, #34	@ 0x22
 8006e7e:	f040 80be 	bne.w	8006ffe <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e88:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006e8c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006e90:	b2d9      	uxtb	r1, r3
 8006e92:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006e96:	b2da      	uxtb	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e9c:	400a      	ands	r2, r1
 8006e9e:	b2d2      	uxtb	r2, r2
 8006ea0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ea6:	1c5a      	adds	r2, r3, #1
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	b29a      	uxth	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f040 80a1 	bne.w	800700e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ed4:	e853 3f00 	ldrex	r3, [r3]
 8006ed8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006eda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006edc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ee0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006eea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006eec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ef0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ef2:	e841 2300 	strex	r3, r2, [r1]
 8006ef6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ef8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d1e6      	bne.n	8006ecc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	3308      	adds	r3, #8
 8006f04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f08:	e853 3f00 	ldrex	r3, [r3]
 8006f0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f10:	f023 0301 	bic.w	r3, r3, #1
 8006f14:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	3308      	adds	r3, #8
 8006f1c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006f1e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006f20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f26:	e841 2300 	strex	r3, r2, [r1]
 8006f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1e5      	bne.n	8006efe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2220      	movs	r2, #32
 8006f36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a33      	ldr	r2, [pc, #204]	@ (8007018 <UART_RxISR_8BIT+0x1b4>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d01f      	beq.n	8006f90 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d018      	beq.n	8006f90 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f66:	e853 3f00 	ldrex	r3, [r3]
 8006f6a:	623b      	str	r3, [r7, #32]
   return(result);
 8006f6c:	6a3b      	ldr	r3, [r7, #32]
 8006f6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f72:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f84:	e841 2300 	strex	r3, r2, [r1]
 8006f88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1e6      	bne.n	8006f5e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d12e      	bne.n	8006ff6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	e853 3f00 	ldrex	r3, [r3]
 8006faa:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f023 0310 	bic.w	r3, r3, #16
 8006fb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	461a      	mov	r2, r3
 8006fba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fbc:	61fb      	str	r3, [r7, #28]
 8006fbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc0:	69b9      	ldr	r1, [r7, #24]
 8006fc2:	69fa      	ldr	r2, [r7, #28]
 8006fc4:	e841 2300 	strex	r3, r2, [r1]
 8006fc8:	617b      	str	r3, [r7, #20]
   return(result);
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d1e6      	bne.n	8006f9e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	69db      	ldr	r3, [r3, #28]
 8006fd6:	f003 0310 	and.w	r3, r3, #16
 8006fda:	2b10      	cmp	r3, #16
 8006fdc:	d103      	bne.n	8006fe6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2210      	movs	r2, #16
 8006fe4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006fec:	4619      	mov	r1, r3
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f7ff f872 	bl	80060d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ff4:	e00b      	b.n	800700e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7fa fc62 	bl	80018c0 <HAL_UART_RxCpltCallback>
}
 8006ffc:	e007      	b.n	800700e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	699a      	ldr	r2, [r3, #24]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f042 0208 	orr.w	r2, r2, #8
 800700c:	619a      	str	r2, [r3, #24]
}
 800700e:	bf00      	nop
 8007010:	3770      	adds	r7, #112	@ 0x70
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	40008000 	.word	0x40008000

0800701c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b09c      	sub	sp, #112	@ 0x70
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800702a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007034:	2b22      	cmp	r3, #34	@ 0x22
 8007036:	f040 80be 	bne.w	80071b6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007040:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007048:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800704a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800704e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007052:	4013      	ands	r3, r2
 8007054:	b29a      	uxth	r2, r3
 8007056:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007058:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705e:	1c9a      	adds	r2, r3, #2
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800706a:	b29b      	uxth	r3, r3
 800706c:	3b01      	subs	r3, #1
 800706e:	b29a      	uxth	r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800707c:	b29b      	uxth	r3, r3
 800707e:	2b00      	cmp	r3, #0
 8007080:	f040 80a1 	bne.w	80071c6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007092:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007094:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007098:	667b      	str	r3, [r7, #100]	@ 0x64
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80070a4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80070a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80070b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e6      	bne.n	8007084 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	3308      	adds	r3, #8
 80070bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070c0:	e853 3f00 	ldrex	r3, [r3]
 80070c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	f023 0301 	bic.w	r3, r3, #1
 80070cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3308      	adds	r3, #8
 80070d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80070d6:	643a      	str	r2, [r7, #64]	@ 0x40
 80070d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80070dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80070de:	e841 2300 	strex	r3, r2, [r1]
 80070e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80070e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1e5      	bne.n	80070b6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2220      	movs	r2, #32
 80070ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a33      	ldr	r2, [pc, #204]	@ (80071d0 <UART_RxISR_16BIT+0x1b4>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d01f      	beq.n	8007148 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d018      	beq.n	8007148 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711c:	6a3b      	ldr	r3, [r7, #32]
 800711e:	e853 3f00 	ldrex	r3, [r3]
 8007122:	61fb      	str	r3, [r7, #28]
   return(result);
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800712a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	461a      	mov	r2, r3
 8007132:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007134:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007136:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007138:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800713a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800713c:	e841 2300 	strex	r3, r2, [r1]
 8007140:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1e6      	bne.n	8007116 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800714c:	2b01      	cmp	r3, #1
 800714e:	d12e      	bne.n	80071ae <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	e853 3f00 	ldrex	r3, [r3]
 8007162:	60bb      	str	r3, [r7, #8]
   return(result);
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f023 0310 	bic.w	r3, r3, #16
 800716a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	461a      	mov	r2, r3
 8007172:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007174:	61bb      	str	r3, [r7, #24]
 8007176:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007178:	6979      	ldr	r1, [r7, #20]
 800717a:	69ba      	ldr	r2, [r7, #24]
 800717c:	e841 2300 	strex	r3, r2, [r1]
 8007180:	613b      	str	r3, [r7, #16]
   return(result);
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1e6      	bne.n	8007156 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	69db      	ldr	r3, [r3, #28]
 800718e:	f003 0310 	and.w	r3, r3, #16
 8007192:	2b10      	cmp	r3, #16
 8007194:	d103      	bne.n	800719e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2210      	movs	r2, #16
 800719c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80071a4:	4619      	mov	r1, r3
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f7fe ff96 	bl	80060d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80071ac:	e00b      	b.n	80071c6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f7fa fb86 	bl	80018c0 <HAL_UART_RxCpltCallback>
}
 80071b4:	e007      	b.n	80071c6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	699a      	ldr	r2, [r3, #24]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f042 0208 	orr.w	r2, r2, #8
 80071c4:	619a      	str	r2, [r3, #24]
}
 80071c6:	bf00      	nop
 80071c8:	3770      	adds	r7, #112	@ 0x70
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	40008000 	.word	0x40008000

080071d4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b0ac      	sub	sp, #176	@ 0xb0
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80071e2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	69db      	ldr	r3, [r3, #28]
 80071ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800720a:	2b22      	cmp	r3, #34	@ 0x22
 800720c:	f040 8183 	bne.w	8007516 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007216:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800721a:	e126      	b.n	800746a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007222:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007226:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800722a:	b2d9      	uxtb	r1, r3
 800722c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007230:	b2da      	uxtb	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007236:	400a      	ands	r2, r1
 8007238:	b2d2      	uxtb	r2, r2
 800723a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007240:	1c5a      	adds	r2, r3, #1
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800724c:	b29b      	uxth	r3, r3
 800724e:	3b01      	subs	r3, #1
 8007250:	b29a      	uxth	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	69db      	ldr	r3, [r3, #28]
 800725e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007262:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007266:	f003 0307 	and.w	r3, r3, #7
 800726a:	2b00      	cmp	r3, #0
 800726c:	d053      	beq.n	8007316 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800726e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007272:	f003 0301 	and.w	r3, r3, #1
 8007276:	2b00      	cmp	r3, #0
 8007278:	d011      	beq.n	800729e <UART_RxISR_8BIT_FIFOEN+0xca>
 800727a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800727e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007282:	2b00      	cmp	r3, #0
 8007284:	d00b      	beq.n	800729e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2201      	movs	r2, #1
 800728c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007294:	f043 0201 	orr.w	r2, r3, #1
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800729e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d011      	beq.n	80072ce <UART_RxISR_8BIT_FIFOEN+0xfa>
 80072aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00b      	beq.n	80072ce <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2202      	movs	r2, #2
 80072bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072c4:	f043 0204 	orr.w	r2, r3, #4
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072d2:	f003 0304 	and.w	r3, r3, #4
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d011      	beq.n	80072fe <UART_RxISR_8BIT_FIFOEN+0x12a>
 80072da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d00b      	beq.n	80072fe <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2204      	movs	r2, #4
 80072ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072f4:	f043 0202 	orr.w	r2, r3, #2
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007304:	2b00      	cmp	r3, #0
 8007306:	d006      	beq.n	8007316 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f7fe fedc 	bl	80060c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800731c:	b29b      	uxth	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	f040 80a3 	bne.w	800746a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800732c:	e853 3f00 	ldrex	r3, [r3]
 8007330:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007332:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007334:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007338:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	461a      	mov	r2, r3
 8007342:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007346:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007348:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800734c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800734e:	e841 2300 	strex	r3, r2, [r1]
 8007352:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007354:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1e4      	bne.n	8007324 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	3308      	adds	r3, #8
 8007360:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007362:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007364:	e853 3f00 	ldrex	r3, [r3]
 8007368:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800736a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800736c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007370:	f023 0301 	bic.w	r3, r3, #1
 8007374:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	3308      	adds	r3, #8
 800737e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007382:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007384:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007386:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007388:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800738a:	e841 2300 	strex	r3, r2, [r1]
 800738e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007390:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007392:	2b00      	cmp	r3, #0
 8007394:	d1e1      	bne.n	800735a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2220      	movs	r2, #32
 800739a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a60      	ldr	r2, [pc, #384]	@ (8007530 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d021      	beq.n	80073f8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d01a      	beq.n	80073f8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073ca:	e853 3f00 	ldrex	r3, [r3]
 80073ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80073d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80073d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	461a      	mov	r2, r3
 80073e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80073e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80073e6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80073ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80073ec:	e841 2300 	strex	r3, r2, [r1]
 80073f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80073f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1e4      	bne.n	80073c2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d130      	bne.n	8007462 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800740e:	e853 3f00 	ldrex	r3, [r3]
 8007412:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007416:	f023 0310 	bic.w	r3, r3, #16
 800741a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	461a      	mov	r2, r3
 8007424:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007428:	643b      	str	r3, [r7, #64]	@ 0x40
 800742a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800742e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007430:	e841 2300 	strex	r3, r2, [r1]
 8007434:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e4      	bne.n	8007406 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	69db      	ldr	r3, [r3, #28]
 8007442:	f003 0310 	and.w	r3, r3, #16
 8007446:	2b10      	cmp	r3, #16
 8007448:	d103      	bne.n	8007452 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2210      	movs	r2, #16
 8007450:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007458:	4619      	mov	r1, r3
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f7fe fe3c 	bl	80060d8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007460:	e00e      	b.n	8007480 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f7fa fa2c 	bl	80018c0 <HAL_UART_RxCpltCallback>
        break;
 8007468:	e00a      	b.n	8007480 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800746a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800746e:	2b00      	cmp	r3, #0
 8007470:	d006      	beq.n	8007480 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007476:	f003 0320 	and.w	r3, r3, #32
 800747a:	2b00      	cmp	r3, #0
 800747c:	f47f aece 	bne.w	800721c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007486:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800748a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800748e:	2b00      	cmp	r3, #0
 8007490:	d049      	beq.n	8007526 <UART_RxISR_8BIT_FIFOEN+0x352>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007498:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800749c:	429a      	cmp	r2, r3
 800749e:	d242      	bcs.n	8007526 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3308      	adds	r3, #8
 80074a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a8:	6a3b      	ldr	r3, [r7, #32]
 80074aa:	e853 3f00 	ldrex	r3, [r3]
 80074ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80074b0:	69fb      	ldr	r3, [r7, #28]
 80074b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	3308      	adds	r3, #8
 80074c0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80074c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074cc:	e841 2300 	strex	r3, r2, [r1]
 80074d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1e3      	bne.n	80074a0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a16      	ldr	r2, [pc, #88]	@ (8007534 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80074dc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	e853 3f00 	ldrex	r3, [r3]
 80074ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f043 0320 	orr.w	r3, r3, #32
 80074f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	461a      	mov	r2, r3
 80074fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007500:	61bb      	str	r3, [r7, #24]
 8007502:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007504:	6979      	ldr	r1, [r7, #20]
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	e841 2300 	strex	r3, r2, [r1]
 800750c:	613b      	str	r3, [r7, #16]
   return(result);
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d1e4      	bne.n	80074de <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007514:	e007      	b.n	8007526 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	699a      	ldr	r2, [r3, #24]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f042 0208 	orr.w	r2, r2, #8
 8007524:	619a      	str	r2, [r3, #24]
}
 8007526:	bf00      	nop
 8007528:	37b0      	adds	r7, #176	@ 0xb0
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	40008000 	.word	0x40008000
 8007534:	08006e65 	.word	0x08006e65

08007538 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b0ae      	sub	sp, #184	@ 0xb8
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007546:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	69db      	ldr	r3, [r3, #28]
 8007550:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800756e:	2b22      	cmp	r3, #34	@ 0x22
 8007570:	f040 8187 	bne.w	8007882 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800757a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800757e:	e12a      	b.n	80077d6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007586:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800758e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007592:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007596:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800759a:	4013      	ands	r3, r2
 800759c:	b29a      	uxth	r2, r3
 800759e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075a8:	1c9a      	adds	r2, r3, #2
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	3b01      	subs	r3, #1
 80075b8:	b29a      	uxth	r2, r3
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	69db      	ldr	r3, [r3, #28]
 80075c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80075ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80075ce:	f003 0307 	and.w	r3, r3, #7
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d053      	beq.n	800767e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d011      	beq.n	8007606 <UART_RxISR_16BIT_FIFOEN+0xce>
 80075e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00b      	beq.n	8007606 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2201      	movs	r2, #1
 80075f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075fc:	f043 0201 	orr.w	r2, r3, #1
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007606:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800760a:	f003 0302 	and.w	r3, r3, #2
 800760e:	2b00      	cmp	r3, #0
 8007610:	d011      	beq.n	8007636 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007612:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007616:	f003 0301 	and.w	r3, r3, #1
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00b      	beq.n	8007636 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2202      	movs	r2, #2
 8007624:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762c:	f043 0204 	orr.w	r2, r3, #4
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007636:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800763a:	f003 0304 	and.w	r3, r3, #4
 800763e:	2b00      	cmp	r3, #0
 8007640:	d011      	beq.n	8007666 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007642:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007646:	f003 0301 	and.w	r3, r3, #1
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00b      	beq.n	8007666 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	2204      	movs	r2, #4
 8007654:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800765c:	f043 0202 	orr.w	r2, r3, #2
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800766c:	2b00      	cmp	r3, #0
 800766e:	d006      	beq.n	800767e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f7fe fd28 	bl	80060c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007684:	b29b      	uxth	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	f040 80a5 	bne.w	80077d6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007692:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007694:	e853 3f00 	ldrex	r3, [r3]
 8007698:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800769a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800769c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	461a      	mov	r2, r3
 80076aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80076b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80076b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80076ba:	e841 2300 	strex	r3, r2, [r1]
 80076be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80076c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1e2      	bne.n	800768c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	3308      	adds	r3, #8
 80076cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80076d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076dc:	f023 0301 	bic.w	r3, r3, #1
 80076e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	3308      	adds	r3, #8
 80076ea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80076ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80076f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80076f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076f6:	e841 2300 	strex	r3, r2, [r1]
 80076fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80076fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1e1      	bne.n	80076c6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2220      	movs	r2, #32
 8007706:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2200      	movs	r2, #0
 800770e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a60      	ldr	r2, [pc, #384]	@ (800789c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d021      	beq.n	8007764 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d01a      	beq.n	8007764 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007736:	e853 3f00 	ldrex	r3, [r3]
 800773a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800773c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800773e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007742:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	461a      	mov	r2, r3
 800774c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007750:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007752:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007754:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007756:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007758:	e841 2300 	strex	r3, r2, [r1]
 800775c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800775e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007760:	2b00      	cmp	r3, #0
 8007762:	d1e4      	bne.n	800772e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007768:	2b01      	cmp	r3, #1
 800776a:	d130      	bne.n	80077ce <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800777a:	e853 3f00 	ldrex	r3, [r3]
 800777e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007782:	f023 0310 	bic.w	r3, r3, #16
 8007786:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	461a      	mov	r2, r3
 8007790:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007794:	647b      	str	r3, [r7, #68]	@ 0x44
 8007796:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007798:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800779a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800779c:	e841 2300 	strex	r3, r2, [r1]
 80077a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d1e4      	bne.n	8007772 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	69db      	ldr	r3, [r3, #28]
 80077ae:	f003 0310 	and.w	r3, r3, #16
 80077b2:	2b10      	cmp	r3, #16
 80077b4:	d103      	bne.n	80077be <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2210      	movs	r2, #16
 80077bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077c4:	4619      	mov	r1, r3
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f7fe fc86 	bl	80060d8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80077cc:	e00e      	b.n	80077ec <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f7fa f876 	bl	80018c0 <HAL_UART_RxCpltCallback>
        break;
 80077d4:	e00a      	b.n	80077ec <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80077d6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d006      	beq.n	80077ec <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80077de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	f47f aeca 	bne.w	8007580 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80077f2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80077f6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d049      	beq.n	8007892 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007804:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007808:	429a      	cmp	r2, r3
 800780a:	d242      	bcs.n	8007892 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	3308      	adds	r3, #8
 8007812:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007816:	e853 3f00 	ldrex	r3, [r3]
 800781a:	623b      	str	r3, [r7, #32]
   return(result);
 800781c:	6a3b      	ldr	r3, [r7, #32]
 800781e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007822:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	3308      	adds	r3, #8
 800782c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007830:	633a      	str	r2, [r7, #48]	@ 0x30
 8007832:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007834:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007838:	e841 2300 	strex	r3, r2, [r1]
 800783c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800783e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1e3      	bne.n	800780c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a16      	ldr	r2, [pc, #88]	@ (80078a0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007848:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	e853 3f00 	ldrex	r3, [r3]
 8007856:	60fb      	str	r3, [r7, #12]
   return(result);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f043 0320 	orr.w	r3, r3, #32
 800785e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	461a      	mov	r2, r3
 8007868:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800786c:	61fb      	str	r3, [r7, #28]
 800786e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007870:	69b9      	ldr	r1, [r7, #24]
 8007872:	69fa      	ldr	r2, [r7, #28]
 8007874:	e841 2300 	strex	r3, r2, [r1]
 8007878:	617b      	str	r3, [r7, #20]
   return(result);
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1e4      	bne.n	800784a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007880:	e007      	b.n	8007892 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	699a      	ldr	r2, [r3, #24]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f042 0208 	orr.w	r2, r2, #8
 8007890:	619a      	str	r2, [r3, #24]
}
 8007892:	bf00      	nop
 8007894:	37b8      	adds	r7, #184	@ 0xb8
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	40008000 	.word	0x40008000
 80078a0:	0800701d 	.word	0x0800701d

080078a4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bc80      	pop	{r7}
 80078b4:	4770      	bx	lr

080078b6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80078b6:	b480      	push	{r7}
 80078b8:	b083      	sub	sp, #12
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80078be:	bf00      	nop
 80078c0:	370c      	adds	r7, #12
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bc80      	pop	{r7}
 80078c6:	4770      	bx	lr

080078c8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80078d0:	bf00      	nop
 80078d2:	370c      	adds	r7, #12
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bc80      	pop	{r7}
 80078d8:	4770      	bx	lr

080078da <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b088      	sub	sp, #32
 80078de:	af02      	add	r7, sp, #8
 80078e0:	60f8      	str	r0, [r7, #12]
 80078e2:	1d3b      	adds	r3, r7, #4
 80078e4:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 80078e8:	2300      	movs	r3, #0
 80078ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d101      	bne.n	80078fa <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 80078f6:	2302      	movs	r3, #2
 80078f8:	e046      	b.n	8007988 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2201      	movs	r2, #1
 80078fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2224      	movs	r2, #36	@ 0x24
 8007906:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f022 0201 	bic.w	r2, r2, #1
 8007918:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	430a      	orrs	r2, r1
 800792c:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d105      	bne.n	8007940 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8007934:	1d3b      	adds	r3, r7, #4
 8007936:	e893 0006 	ldmia.w	r3, {r1, r2}
 800793a:	68f8      	ldr	r0, [r7, #12]
 800793c:	f000 f90e 	bl	8007b5c <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f042 0201 	orr.w	r2, r2, #1
 800794e:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007950:	f7f9 fc64 	bl	800121c <HAL_GetTick>
 8007954:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007956:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800795a:	9300      	str	r3, [sp, #0]
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	2200      	movs	r2, #0
 8007960:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f7fe ff82 	bl	800686e <UART_WaitOnFlagUntilTimeout>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d002      	beq.n	8007976 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8007970:	2303      	movs	r3, #3
 8007972:	75fb      	strb	r3, [r7, #23]
 8007974:	e003      	b.n	800797e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2220      	movs	r2, #32
 800797a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 8007986:	7dfb      	ldrb	r3, [r7, #23]
}
 8007988:	4618      	mov	r0, r3
 800798a:	3718      	adds	r7, #24
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8007990:	b480      	push	{r7}
 8007992:	b089      	sub	sp, #36	@ 0x24
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d101      	bne.n	80079a6 <HAL_UARTEx_EnableStopMode+0x16>
 80079a2:	2302      	movs	r3, #2
 80079a4:	e021      	b.n	80079ea <HAL_UARTEx_EnableStopMode+0x5a>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	e853 3f00 	ldrex	r3, [r3]
 80079ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f043 0302 	orr.w	r3, r3, #2
 80079c2:	61fb      	str	r3, [r7, #28]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	461a      	mov	r2, r3
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	61bb      	str	r3, [r7, #24]
 80079ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d0:	6979      	ldr	r1, [r7, #20]
 80079d2:	69ba      	ldr	r2, [r7, #24]
 80079d4:	e841 2300 	strex	r3, r2, [r1]
 80079d8:	613b      	str	r3, [r7, #16]
   return(result);
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d1e6      	bne.n	80079ae <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3724      	adds	r7, #36	@ 0x24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bc80      	pop	{r7}
 80079f2:	4770      	bx	lr

080079f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d101      	bne.n	8007a0a <HAL_UARTEx_DisableFifoMode+0x16>
 8007a06:	2302      	movs	r3, #2
 8007a08:	e027      	b.n	8007a5a <HAL_UARTEx_DisableFifoMode+0x66>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2224      	movs	r2, #36	@ 0x24
 8007a16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f022 0201 	bic.w	r2, r2, #1
 8007a30:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007a38:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	68fa      	ldr	r2, [r7, #12]
 8007a46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2220      	movs	r2, #32
 8007a4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3714      	adds	r7, #20
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bc80      	pop	{r7}
 8007a62:	4770      	bx	lr

08007a64 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d101      	bne.n	8007a7c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007a78:	2302      	movs	r3, #2
 8007a7a:	e02d      	b.n	8007ad8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2224      	movs	r2, #36	@ 0x24
 8007a88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f022 0201 	bic.w	r2, r2, #1
 8007aa2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	683a      	ldr	r2, [r7, #0]
 8007ab4:	430a      	orrs	r2, r1
 8007ab6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 f871 	bl	8007ba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68fa      	ldr	r2, [r7, #12]
 8007ac4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2220      	movs	r2, #32
 8007aca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ad6:	2300      	movs	r3, #0
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3710      	adds	r7, #16
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d101      	bne.n	8007af8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007af4:	2302      	movs	r3, #2
 8007af6:	e02d      	b.n	8007b54 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2224      	movs	r2, #36	@ 0x24
 8007b04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f022 0201 	bic.w	r2, r2, #1
 8007b1e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	683a      	ldr	r2, [r7, #0]
 8007b30:	430a      	orrs	r2, r1
 8007b32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 f833 	bl	8007ba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68fa      	ldr	r2, [r7, #12]
 8007b40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2220      	movs	r2, #32
 8007b46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3710      	adds	r7, #16
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	1d3b      	adds	r3, r7, #4
 8007b66:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	f023 0210 	bic.w	r2, r3, #16
 8007b74:	893b      	ldrh	r3, [r7, #8]
 8007b76:	4619      	mov	r1, r3
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	430a      	orrs	r2, r1
 8007b7e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 8007b8a:	7abb      	ldrb	r3, [r7, #10]
 8007b8c:	061a      	lsls	r2, r3, #24
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	430a      	orrs	r2, r1
 8007b94:	605a      	str	r2, [r3, #4]
}
 8007b96:	bf00      	nop
 8007b98:	3714      	adds	r7, #20
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bc80      	pop	{r7}
 8007b9e:	4770      	bx	lr

08007ba0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d108      	bne.n	8007bc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007bc0:	e031      	b.n	8007c26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007bc2:	2308      	movs	r3, #8
 8007bc4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007bc6:	2308      	movs	r3, #8
 8007bc8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	0e5b      	lsrs	r3, r3, #25
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	f003 0307 	and.w	r3, r3, #7
 8007bd8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	0f5b      	lsrs	r3, r3, #29
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	f003 0307 	and.w	r3, r3, #7
 8007be8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007bea:	7bbb      	ldrb	r3, [r7, #14]
 8007bec:	7b3a      	ldrb	r2, [r7, #12]
 8007bee:	4910      	ldr	r1, [pc, #64]	@ (8007c30 <UARTEx_SetNbDataToProcess+0x90>)
 8007bf0:	5c8a      	ldrb	r2, [r1, r2]
 8007bf2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007bf6:	7b3a      	ldrb	r2, [r7, #12]
 8007bf8:	490e      	ldr	r1, [pc, #56]	@ (8007c34 <UARTEx_SetNbDataToProcess+0x94>)
 8007bfa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007bfc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c00:	b29a      	uxth	r2, r3
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
 8007c0a:	7b7a      	ldrb	r2, [r7, #13]
 8007c0c:	4908      	ldr	r1, [pc, #32]	@ (8007c30 <UARTEx_SetNbDataToProcess+0x90>)
 8007c0e:	5c8a      	ldrb	r2, [r1, r2]
 8007c10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c14:	7b7a      	ldrb	r2, [r7, #13]
 8007c16:	4907      	ldr	r1, [pc, #28]	@ (8007c34 <UARTEx_SetNbDataToProcess+0x94>)
 8007c18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c1e:	b29a      	uxth	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007c26:	bf00      	nop
 8007c28:	3714      	adds	r7, #20
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bc80      	pop	{r7}
 8007c2e:	4770      	bx	lr
 8007c30:	0800c49c 	.word	0x0800c49c
 8007c34:	0800c4a4 	.word	0x0800c4a4

08007c38 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af02      	add	r7, sp, #8
 8007c3e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8007c40:	4a24      	ldr	r2, [pc, #144]	@ (8007cd4 <RadioInit+0x9c>)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8007c46:	4b24      	ldr	r3, [pc, #144]	@ (8007cd8 <RadioInit+0xa0>)
 8007c48:	2200      	movs	r2, #0
 8007c4a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8007c4c:	4b22      	ldr	r3, [pc, #136]	@ (8007cd8 <RadioInit+0xa0>)
 8007c4e:	2200      	movs	r2, #0
 8007c50:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8007c52:	4b21      	ldr	r3, [pc, #132]	@ (8007cd8 <RadioInit+0xa0>)
 8007c54:	2200      	movs	r2, #0
 8007c56:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8007c58:	4b1f      	ldr	r3, [pc, #124]	@ (8007cd8 <RadioInit+0xa0>)
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 8007c5e:	481f      	ldr	r0, [pc, #124]	@ (8007cdc <RadioInit+0xa4>)
 8007c60:	f001 ff8c 	bl	8009b7c <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8007c64:	4b1c      	ldr	r3, [pc, #112]	@ (8007cd8 <RadioInit+0xa0>)
 8007c66:	2200      	movs	r2, #0
 8007c68:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8007c6a:	4b1b      	ldr	r3, [pc, #108]	@ (8007cd8 <RadioInit+0xa0>)
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8007c70:	f002 fa22 	bl	800a0b8 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8007c74:	2100      	movs	r1, #0
 8007c76:	2000      	movs	r0, #0
 8007c78:	f002 fdee 	bl	800a858 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8007c7c:	2204      	movs	r2, #4
 8007c7e:	2100      	movs	r1, #0
 8007c80:	2001      	movs	r0, #1
 8007c82:	f002 fbb1 	bl	800a3e8 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8007c86:	2300      	movs	r3, #0
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007c8e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8007c92:	f002 fae1 	bl	800a258 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 8007c96:	f000 fe91 	bl	80089bc <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	9300      	str	r3, [sp, #0]
 8007c9e:	4b10      	ldr	r3, [pc, #64]	@ (8007ce0 <RadioInit+0xa8>)
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f04f 31ff 	mov.w	r1, #4294967295
 8007ca6:	480f      	ldr	r0, [pc, #60]	@ (8007ce4 <RadioInit+0xac>)
 8007ca8:	f003 ff84 	bl	800bbb4 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8007cac:	2300      	movs	r3, #0
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce8 <RadioInit+0xb0>)
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8007cb8:	480c      	ldr	r0, [pc, #48]	@ (8007cec <RadioInit+0xb4>)
 8007cba:	f003 ff7b 	bl	800bbb4 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8007cbe:	4809      	ldr	r0, [pc, #36]	@ (8007ce4 <RadioInit+0xac>)
 8007cc0:	f004 f81c 	bl	800bcfc <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8007cc4:	4809      	ldr	r0, [pc, #36]	@ (8007cec <RadioInit+0xb4>)
 8007cc6:	f004 f819 	bl	800bcfc <UTIL_TIMER_Stop>
}
 8007cca:	bf00      	nop
 8007ccc:	3708      	adds	r7, #8
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	200003e4 	.word	0x200003e4
 8007cd8:	200003e8 	.word	0x200003e8
 8007cdc:	08008db1 	.word	0x08008db1
 8007ce0:	08008d39 	.word	0x08008d39
 8007ce4:	20000444 	.word	0x20000444
 8007ce8:	08008d4d 	.word	0x08008d4d
 8007cec:	2000045c 	.word	0x2000045c

08007cf0 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8007cf4:	f001 ff8a 	bl	8009c0c <SUBGRF_GetOperatingMode>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b07      	cmp	r3, #7
 8007cfc:	d00a      	beq.n	8007d14 <RadioGetStatus+0x24>
 8007cfe:	2b07      	cmp	r3, #7
 8007d00:	dc0a      	bgt.n	8007d18 <RadioGetStatus+0x28>
 8007d02:	2b04      	cmp	r3, #4
 8007d04:	d002      	beq.n	8007d0c <RadioGetStatus+0x1c>
 8007d06:	2b05      	cmp	r3, #5
 8007d08:	d002      	beq.n	8007d10 <RadioGetStatus+0x20>
 8007d0a:	e005      	b.n	8007d18 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	e004      	b.n	8007d1a <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8007d10:	2301      	movs	r3, #1
 8007d12:	e002      	b.n	8007d1a <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8007d14:	2303      	movs	r3, #3
 8007d16:	e000      	b.n	8007d1a <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8007d18:	2300      	movs	r3, #0
    }
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	bd80      	pop	{r7, pc}
	...

08007d20 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b082      	sub	sp, #8
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	4603      	mov	r3, r0
 8007d28:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8007d2a:	4a2a      	ldr	r2, [pc, #168]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007d2c:	79fb      	ldrb	r3, [r7, #7]
 8007d2e:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8007d30:	79fb      	ldrb	r3, [r7, #7]
 8007d32:	4618      	mov	r0, r3
 8007d34:	f003 f97d 	bl	800b032 <RFW_SetRadioModem>
    switch( modem )
 8007d38:	79fb      	ldrb	r3, [r7, #7]
 8007d3a:	2b05      	cmp	r3, #5
 8007d3c:	d80e      	bhi.n	8007d5c <RadioSetModem+0x3c>
 8007d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d44 <RadioSetModem+0x24>)
 8007d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d44:	08007d6b 	.word	0x08007d6b
 8007d48:	08007d79 	.word	0x08007d79
 8007d4c:	08007d5d 	.word	0x08007d5d
 8007d50:	08007d9f 	.word	0x08007d9f
 8007d54:	08007dad 	.word	0x08007dad
 8007d58:	08007dbb 	.word	0x08007dbb
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8007d5c:	2003      	movs	r0, #3
 8007d5e:	f002 fb1d 	bl	800a39c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007d62:	4b1c      	ldr	r3, [pc, #112]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007d64:	2200      	movs	r2, #0
 8007d66:	735a      	strb	r2, [r3, #13]
        break;
 8007d68:	e02f      	b.n	8007dca <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8007d6a:	2000      	movs	r0, #0
 8007d6c:	f002 fb16 	bl	800a39c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007d70:	4b18      	ldr	r3, [pc, #96]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007d72:	2200      	movs	r2, #0
 8007d74:	735a      	strb	r2, [r3, #13]
        break;
 8007d76:	e028      	b.n	8007dca <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8007d78:	2001      	movs	r0, #1
 8007d7a:	f002 fb0f 	bl	800a39c <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8007d7e:	4b15      	ldr	r3, [pc, #84]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007d80:	7b5a      	ldrb	r2, [r3, #13]
 8007d82:	4b14      	ldr	r3, [pc, #80]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007d84:	7b1b      	ldrb	r3, [r3, #12]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d01e      	beq.n	8007dc8 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8007d8a:	4b12      	ldr	r3, [pc, #72]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007d8c:	7b1a      	ldrb	r2, [r3, #12]
 8007d8e:	4b11      	ldr	r3, [pc, #68]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007d90:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8007d92:	4b10      	ldr	r3, [pc, #64]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007d94:	7b5b      	ldrb	r3, [r3, #13]
 8007d96:	4618      	mov	r0, r3
 8007d98:	f000 ff98 	bl	8008ccc <RadioSetPublicNetwork>
        }
        break;
 8007d9c:	e014      	b.n	8007dc8 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8007d9e:	2002      	movs	r0, #2
 8007da0:	f002 fafc 	bl	800a39c <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007da4:	4b0b      	ldr	r3, [pc, #44]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007da6:	2200      	movs	r2, #0
 8007da8:	735a      	strb	r2, [r3, #13]
        break;
 8007daa:	e00e      	b.n	8007dca <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8007dac:	2002      	movs	r0, #2
 8007dae:	f002 faf5 	bl	800a39c <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007db2:	4b08      	ldr	r3, [pc, #32]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	735a      	strb	r2, [r3, #13]
        break;
 8007db8:	e007      	b.n	8007dca <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8007dba:	2000      	movs	r0, #0
 8007dbc:	f002 faee 	bl	800a39c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007dc0:	4b04      	ldr	r3, [pc, #16]	@ (8007dd4 <RadioSetModem+0xb4>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	735a      	strb	r2, [r3, #13]
        break;
 8007dc6:	e000      	b.n	8007dca <RadioSetModem+0xaa>
        break;
 8007dc8:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 8007dca:	bf00      	nop
 8007dcc:	3708      	adds	r7, #8
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
 8007dd2:	bf00      	nop
 8007dd4:	200003e8 	.word	0x200003e8

08007dd8 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f002 fa95 	bl	800a310 <SUBGRF_SetRfFrequency>
}
 8007de6:	bf00      	nop
 8007de8:	3708      	adds	r7, #8
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}

08007dee <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8007dee:	b580      	push	{r7, lr}
 8007df0:	b090      	sub	sp, #64	@ 0x40
 8007df2:	af0a      	add	r7, sp, #40	@ 0x28
 8007df4:	60f8      	str	r0, [r7, #12]
 8007df6:	60b9      	str	r1, [r7, #8]
 8007df8:	603b      	str	r3, [r7, #0]
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8007e02:	2300      	movs	r3, #0
 8007e04:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8007e06:	2300      	movs	r3, #0
 8007e08:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 8007e0a:	f000 fdea 	bl	80089e2 <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8007e0e:	2000      	movs	r0, #0
 8007e10:	f7ff ff86 	bl	8007d20 <RadioSetModem>

    RadioSetChannel( freq );
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f7ff ffdf 	bl	8007dd8 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e1e:	2300      	movs	r3, #0
 8007e20:	9308      	str	r3, [sp, #32]
 8007e22:	2300      	movs	r3, #0
 8007e24:	9307      	str	r3, [sp, #28]
 8007e26:	2300      	movs	r3, #0
 8007e28:	9306      	str	r3, [sp, #24]
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	9305      	str	r3, [sp, #20]
 8007e2e:	2300      	movs	r3, #0
 8007e30:	9304      	str	r3, [sp, #16]
 8007e32:	2300      	movs	r3, #0
 8007e34:	9303      	str	r3, [sp, #12]
 8007e36:	2300      	movs	r3, #0
 8007e38:	9302      	str	r3, [sp, #8]
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	9301      	str	r3, [sp, #4]
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	9300      	str	r3, [sp, #0]
 8007e42:	2300      	movs	r3, #0
 8007e44:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8007e48:	68b9      	ldr	r1, [r7, #8]
 8007e4a:	2000      	movs	r0, #0
 8007e4c:	f000 f83c 	bl	8007ec8 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8007e50:	2000      	movs	r0, #0
 8007e52:	f000 fdcd 	bl	80089f0 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8007e56:	f000 ff67 	bl	8008d28 <RadioGetWakeupTime>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	f7f9 f9f1 	bl	8001244 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8007e62:	f004 f865 	bl	800bf30 <UTIL_TIMER_GetCurrentTime>
 8007e66:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8007e68:	e00d      	b.n	8007e86 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8007e6a:	2000      	movs	r0, #0
 8007e6c:	f000 feae 	bl	8008bcc <RadioRssi>
 8007e70:	4603      	mov	r3, r0
 8007e72:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8007e74:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8007e78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	dd02      	ble.n	8007e86 <RadioIsChannelFree+0x98>
        {
            status = false;
 8007e80:	2300      	movs	r3, #0
 8007e82:	75fb      	strb	r3, [r7, #23]
            break;
 8007e84:	e006      	b.n	8007e94 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8007e86:	6938      	ldr	r0, [r7, #16]
 8007e88:	f004 f864 	bl	800bf54 <UTIL_TIMER_GetElapsedTime>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d8ea      	bhi.n	8007e6a <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 8007e94:	f000 fda5 	bl	80089e2 <RadioStandby>

    return status;
 8007e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3718      	adds	r7, #24
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}

08007ea2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8007ea2:	b580      	push	{r7, lr}
 8007ea4:	b082      	sub	sp, #8
 8007ea6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8007eac:	2300      	movs	r3, #0
 8007eae:	2200      	movs	r2, #0
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	f002 f9d0 	bl	800a258 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8007eb8:	f001 ff79 	bl	8009dae <SUBGRF_GetRandom>
 8007ebc:	6078      	str	r0, [r7, #4]

    return rnd;
 8007ebe:	687b      	ldr	r3, [r7, #4]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3708      	adds	r7, #8
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b08a      	sub	sp, #40	@ 0x28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60b9      	str	r1, [r7, #8]
 8007ed0:	607a      	str	r2, [r7, #4]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	73fb      	strb	r3, [r7, #15]
 8007ed8:	4613      	mov	r3, r2
 8007eda:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8007edc:	4ab9      	ldr	r2, [pc, #740]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007ede:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007ee2:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 8007ee4:	f003 f863 	bl	800afae <RFW_DeInit>
    if( rxContinuous == true )
 8007ee8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d001      	beq.n	8007ef4 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8007ef4:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d004      	beq.n	8007f06 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8007efc:	4ab2      	ldr	r2, [pc, #712]	@ (80081c8 <RadioSetRxConfig+0x300>)
 8007efe:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8007f02:	7013      	strb	r3, [r2, #0]
 8007f04:	e002      	b.n	8007f0c <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8007f06:	4bb0      	ldr	r3, [pc, #704]	@ (80081c8 <RadioSetRxConfig+0x300>)
 8007f08:	22ff      	movs	r2, #255	@ 0xff
 8007f0a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
 8007f0e:	2b05      	cmp	r3, #5
 8007f10:	d009      	beq.n	8007f26 <RadioSetRxConfig+0x5e>
 8007f12:	2b05      	cmp	r3, #5
 8007f14:	f300 81d7 	bgt.w	80082c6 <RadioSetRxConfig+0x3fe>
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f000 80bf 	beq.w	800809c <RadioSetRxConfig+0x1d4>
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	f000 8124 	beq.w	800816c <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8007f24:	e1cf      	b.n	80082c6 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8007f26:	2001      	movs	r0, #1
 8007f28:	f002 f888 	bl	800a03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8007f2c:	4ba5      	ldr	r3, [pc, #660]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8007f34:	4aa3      	ldr	r2, [pc, #652]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8007f3a:	4ba2      	ldr	r3, [pc, #648]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f3c:	2209      	movs	r2, #9
 8007f3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8007f42:	4ba0      	ldr	r3, [pc, #640]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f44:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8007f48:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8007f4a:	68b8      	ldr	r0, [r7, #8]
 8007f4c:	f002 ff62 	bl	800ae14 <SUBGRF_GetFskBandwidthRegValue>
 8007f50:	4603      	mov	r3, r0
 8007f52:	461a      	mov	r2, r3
 8007f54:	4b9b      	ldr	r3, [pc, #620]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8007f5a:	4b9a      	ldr	r3, [pc, #616]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8007f60:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007f62:	00db      	lsls	r3, r3, #3
 8007f64:	b29a      	uxth	r2, r3
 8007f66:	4b97      	ldr	r3, [pc, #604]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f68:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8007f6a:	4b96      	ldr	r3, [pc, #600]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8007f70:	4b94      	ldr	r3, [pc, #592]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f72:	2210      	movs	r2, #16
 8007f74:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8007f76:	4b93      	ldr	r3, [pc, #588]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f78:	2200      	movs	r2, #0
 8007f7a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8007f7c:	4b91      	ldr	r3, [pc, #580]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f7e:	2200      	movs	r2, #0
 8007f80:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8007f82:	4b91      	ldr	r3, [pc, #580]	@ (80081c8 <RadioSetRxConfig+0x300>)
 8007f84:	781a      	ldrb	r2, [r3, #0]
 8007f86:	4b8f      	ldr	r3, [pc, #572]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f88:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007f8a:	4b8e      	ldr	r3, [pc, #568]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8007f90:	4b8c      	ldr	r3, [pc, #560]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8007f96:	2005      	movs	r0, #5
 8007f98:	f7ff fec2 	bl	8007d20 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007f9c:	488b      	ldr	r0, [pc, #556]	@ (80081cc <RadioSetRxConfig+0x304>)
 8007f9e:	f002 faf1 	bl	800a584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007fa2:	488b      	ldr	r0, [pc, #556]	@ (80081d0 <RadioSetRxConfig+0x308>)
 8007fa4:	f002 fbbc 	bl	800a720 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007fa8:	4a8a      	ldr	r2, [pc, #552]	@ (80081d4 <RadioSetRxConfig+0x30c>)
 8007faa:	f107 031c 	add.w	r3, r7, #28
 8007fae:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007fb2:	e883 0003 	stmia.w	r3, {r0, r1}
 8007fb6:	f107 031c 	add.w	r3, r7, #28
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f001 fe75 	bl	8009caa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007fc0:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8007fc4:	f001 fec0 	bl	8009d48 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8007fc8:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8007fcc:	f000 fe1c 	bl	8008c08 <RadioRead>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8007fd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fda:	f023 0310 	bic.w	r3, r3, #16
 8007fde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8007fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8007fec:	f000 fdfa 	bl	8008be4 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8007ff0:	2104      	movs	r1, #4
 8007ff2:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8007ff6:	f000 fdf5 	bl	8008be4 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8007ffa:	f640 009b 	movw	r0, #2203	@ 0x89b
 8007ffe:	f000 fe03 	bl	8008c08 <RadioRead>
 8008002:	4603      	mov	r3, r0
 8008004:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8008008:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800800c:	f023 031c 	bic.w	r3, r3, #28
 8008010:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8008014:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008018:	f043 0308 	orr.w	r3, r3, #8
 800801c:	b2db      	uxtb	r3, r3
 800801e:	4619      	mov	r1, r3
 8008020:	f640 009b 	movw	r0, #2203	@ 0x89b
 8008024:	f000 fdde 	bl	8008be4 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8008028:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 800802c:	f000 fdec 	bl	8008c08 <RadioRead>
 8008030:	4603      	mov	r3, r0
 8008032:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8008036:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800803a:	f023 0318 	bic.w	r3, r3, #24
 800803e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8008042:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008046:	f043 0318 	orr.w	r3, r3, #24
 800804a:	b2db      	uxtb	r3, r3
 800804c:	4619      	mov	r1, r3
 800804e:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8008052:	f000 fdc7 	bl	8008be4 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8008056:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 800805a:	f000 fdd5 	bl	8008c08 <RadioRead>
 800805e:	4603      	mov	r3, r0
 8008060:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8008064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800806c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8008070:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008074:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8008078:	b2db      	uxtb	r3, r3
 800807a:	4619      	mov	r1, r3
 800807c:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8008080:	f000 fdb0 	bl	8008be4 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8008084:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008086:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800808a:	fb02 f303 	mul.w	r3, r2, r3
 800808e:	461a      	mov	r2, r3
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	fbb2 f3f3 	udiv	r3, r2, r3
 8008096:	4a4b      	ldr	r2, [pc, #300]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8008098:	6093      	str	r3, [r2, #8]
            break;
 800809a:	e115      	b.n	80082c8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800809c:	2000      	movs	r0, #0
 800809e:	f001 ffcd 	bl	800a03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80080a2:	4b48      	ldr	r3, [pc, #288]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80080aa:	4a46      	ldr	r2, [pc, #280]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80080b0:	4b44      	ldr	r3, [pc, #272]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080b2:	220b      	movs	r2, #11
 80080b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80080b8:	68b8      	ldr	r0, [r7, #8]
 80080ba:	f002 feab 	bl	800ae14 <SUBGRF_GetFskBandwidthRegValue>
 80080be:	4603      	mov	r3, r0
 80080c0:	461a      	mov	r2, r3
 80080c2:	4b40      	ldr	r3, [pc, #256]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80080c8:	4b3e      	ldr	r3, [pc, #248]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080ca:	2200      	movs	r2, #0
 80080cc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80080ce:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80080d0:	00db      	lsls	r3, r3, #3
 80080d2:	b29a      	uxth	r2, r3
 80080d4:	4b3b      	ldr	r3, [pc, #236]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080d6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80080d8:	4b3a      	ldr	r3, [pc, #232]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080da:	2204      	movs	r2, #4
 80080dc:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 80080de:	4b39      	ldr	r3, [pc, #228]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080e0:	2218      	movs	r2, #24
 80080e2:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80080e4:	4b37      	ldr	r3, [pc, #220]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080e6:	2200      	movs	r2, #0
 80080e8:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80080ea:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80080ee:	f083 0301 	eor.w	r3, r3, #1
 80080f2:	b2db      	uxtb	r3, r3
 80080f4:	461a      	mov	r2, r3
 80080f6:	4b33      	ldr	r3, [pc, #204]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80080f8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80080fa:	4b33      	ldr	r3, [pc, #204]	@ (80081c8 <RadioSetRxConfig+0x300>)
 80080fc:	781a      	ldrb	r2, [r3, #0]
 80080fe:	4b31      	ldr	r3, [pc, #196]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8008100:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8008102:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800810a:	4b2e      	ldr	r3, [pc, #184]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 800810c:	22f2      	movs	r2, #242	@ 0xf2
 800810e:	75da      	strb	r2, [r3, #23]
 8008110:	e002      	b.n	8008118 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8008112:	4b2c      	ldr	r3, [pc, #176]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8008114:	2201      	movs	r2, #1
 8008116:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8008118:	4b2a      	ldr	r3, [pc, #168]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 800811a:	2201      	movs	r2, #1
 800811c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800811e:	f000 fc60 	bl	80089e2 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8008122:	2000      	movs	r0, #0
 8008124:	f7ff fdfc 	bl	8007d20 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008128:	4828      	ldr	r0, [pc, #160]	@ (80081cc <RadioSetRxConfig+0x304>)
 800812a:	f002 fa2b 	bl	800a584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800812e:	4828      	ldr	r0, [pc, #160]	@ (80081d0 <RadioSetRxConfig+0x308>)
 8008130:	f002 faf6 	bl	800a720 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8008134:	4a28      	ldr	r2, [pc, #160]	@ (80081d8 <RadioSetRxConfig+0x310>)
 8008136:	f107 0314 	add.w	r3, r7, #20
 800813a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800813e:	e883 0003 	stmia.w	r3, {r0, r1}
 8008142:	f107 0314 	add.w	r3, r7, #20
 8008146:	4618      	mov	r0, r3
 8008148:	f001 fdaf 	bl	8009caa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800814c:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8008150:	f001 fdfa 	bl	8009d48 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8008154:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008156:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800815a:	fb02 f303 	mul.w	r3, r2, r3
 800815e:	461a      	mov	r2, r3
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	fbb2 f3f3 	udiv	r3, r2, r3
 8008166:	4a17      	ldr	r2, [pc, #92]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8008168:	6093      	str	r3, [r2, #8]
            break;
 800816a:	e0ad      	b.n	80082c8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800816c:	2000      	movs	r0, #0
 800816e:	f001 ff65 	bl	800a03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8008172:	4b14      	ldr	r3, [pc, #80]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8008174:	2201      	movs	r2, #1
 8008176:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	b2da      	uxtb	r2, r3
 800817e:	4b11      	ldr	r3, [pc, #68]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8008180:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8008184:	4a15      	ldr	r2, [pc, #84]	@ (80081dc <RadioSetRxConfig+0x314>)
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	4413      	add	r3, r2
 800818a:	781a      	ldrb	r2, [r3, #0]
 800818c:	4b0d      	ldr	r3, [pc, #52]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 800818e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8008192:	4a0c      	ldr	r2, [pc, #48]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 8008194:	7bbb      	ldrb	r3, [r7, #14]
 8008196:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d105      	bne.n	80081ac <RadioSetRxConfig+0x2e4>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2b0b      	cmp	r3, #11
 80081a4:	d008      	beq.n	80081b8 <RadioSetRxConfig+0x2f0>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2b0c      	cmp	r3, #12
 80081aa:	d005      	beq.n	80081b8 <RadioSetRxConfig+0x2f0>
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d116      	bne.n	80081e0 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2b0c      	cmp	r3, #12
 80081b6:	d113      	bne.n	80081e0 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80081b8:	4b02      	ldr	r3, [pc, #8]	@ (80081c4 <RadioSetRxConfig+0x2fc>)
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80081c0:	e012      	b.n	80081e8 <RadioSetRxConfig+0x320>
 80081c2:	bf00      	nop
 80081c4:	200003e8 	.word	0x200003e8
 80081c8:	20000009 	.word	0x20000009
 80081cc:	20000420 	.word	0x20000420
 80081d0:	200003f6 	.word	0x200003f6
 80081d4:	0800c314 	.word	0x0800c314
 80081d8:	0800c31c 	.word	0x0800c31c
 80081dc:	0800c538 	.word	0x0800c538
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80081e0:	4b3b      	ldr	r3, [pc, #236]	@ (80082d0 <RadioSetRxConfig+0x408>)
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80081e8:	4b39      	ldr	r3, [pc, #228]	@ (80082d0 <RadioSetRxConfig+0x408>)
 80081ea:	2201      	movs	r2, #1
 80081ec:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80081ee:	4b38      	ldr	r3, [pc, #224]	@ (80082d0 <RadioSetRxConfig+0x408>)
 80081f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80081f4:	2b05      	cmp	r3, #5
 80081f6:	d004      	beq.n	8008202 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80081f8:	4b35      	ldr	r3, [pc, #212]	@ (80082d0 <RadioSetRxConfig+0x408>)
 80081fa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80081fe:	2b06      	cmp	r3, #6
 8008200:	d10a      	bne.n	8008218 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8008202:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008204:	2b0b      	cmp	r3, #11
 8008206:	d803      	bhi.n	8008210 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8008208:	4b31      	ldr	r3, [pc, #196]	@ (80082d0 <RadioSetRxConfig+0x408>)
 800820a:	220c      	movs	r2, #12
 800820c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800820e:	e006      	b.n	800821e <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8008210:	4a2f      	ldr	r2, [pc, #188]	@ (80082d0 <RadioSetRxConfig+0x408>)
 8008212:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008214:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8008216:	e002      	b.n	800821e <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8008218:	4a2d      	ldr	r2, [pc, #180]	@ (80082d0 <RadioSetRxConfig+0x408>)
 800821a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800821c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800821e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8008222:	4b2b      	ldr	r3, [pc, #172]	@ (80082d0 <RadioSetRxConfig+0x408>)
 8008224:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8008226:	4b2b      	ldr	r3, [pc, #172]	@ (80082d4 <RadioSetRxConfig+0x40c>)
 8008228:	781a      	ldrb	r2, [r3, #0]
 800822a:	4b29      	ldr	r3, [pc, #164]	@ (80082d0 <RadioSetRxConfig+0x408>)
 800822c:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800822e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8008232:	4b27      	ldr	r3, [pc, #156]	@ (80082d0 <RadioSetRxConfig+0x408>)
 8008234:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8008238:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800823c:	4b24      	ldr	r3, [pc, #144]	@ (80082d0 <RadioSetRxConfig+0x408>)
 800823e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8008242:	f000 fbce 	bl	80089e2 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8008246:	2001      	movs	r0, #1
 8008248:	f7ff fd6a 	bl	8007d20 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800824c:	4822      	ldr	r0, [pc, #136]	@ (80082d8 <RadioSetRxConfig+0x410>)
 800824e:	f002 f999 	bl	800a584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008252:	4822      	ldr	r0, [pc, #136]	@ (80082dc <RadioSetRxConfig+0x414>)
 8008254:	f002 fa64 	bl	800a720 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8008258:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800825a:	b2db      	uxtb	r3, r3
 800825c:	4618      	mov	r0, r3
 800825e:	f001 fefc 	bl	800a05a <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 8008262:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8008266:	f002 fbc3 	bl	800a9f0 <SUBGRF_ReadRegister>
 800826a:	4603      	mov	r3, r0
 800826c:	f003 0301 	and.w	r3, r3, #1
 8008270:	b2db      	uxtb	r3, r3
 8008272:	4619      	mov	r1, r3
 8008274:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8008278:	f002 fb98 	bl	800a9ac <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800827c:	4b14      	ldr	r3, [pc, #80]	@ (80082d0 <RadioSetRxConfig+0x408>)
 800827e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008282:	2b01      	cmp	r3, #1
 8008284:	d10d      	bne.n	80082a2 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8008286:	f240 7036 	movw	r0, #1846	@ 0x736
 800828a:	f002 fbb1 	bl	800a9f0 <SUBGRF_ReadRegister>
 800828e:	4603      	mov	r3, r0
 8008290:	f023 0304 	bic.w	r3, r3, #4
 8008294:	b2db      	uxtb	r3, r3
 8008296:	4619      	mov	r1, r3
 8008298:	f240 7036 	movw	r0, #1846	@ 0x736
 800829c:	f002 fb86 	bl	800a9ac <SUBGRF_WriteRegister>
 80082a0:	e00c      	b.n	80082bc <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80082a2:	f240 7036 	movw	r0, #1846	@ 0x736
 80082a6:	f002 fba3 	bl	800a9f0 <SUBGRF_ReadRegister>
 80082aa:	4603      	mov	r3, r0
 80082ac:	f043 0304 	orr.w	r3, r3, #4
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	4619      	mov	r1, r3
 80082b4:	f240 7036 	movw	r0, #1846	@ 0x736
 80082b8:	f002 fb78 	bl	800a9ac <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80082bc:	4b04      	ldr	r3, [pc, #16]	@ (80082d0 <RadioSetRxConfig+0x408>)
 80082be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80082c2:	609a      	str	r2, [r3, #8]
            break;
 80082c4:	e000      	b.n	80082c8 <RadioSetRxConfig+0x400>
            break;
 80082c6:	bf00      	nop
    }
}
 80082c8:	bf00      	nop
 80082ca:	3728      	adds	r7, #40	@ 0x28
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}
 80082d0:	200003e8 	.word	0x200003e8
 80082d4:	20000009 	.word	0x20000009
 80082d8:	20000420 	.word	0x20000420
 80082dc:	200003f6 	.word	0x200003f6

080082e0 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b086      	sub	sp, #24
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60ba      	str	r2, [r7, #8]
 80082e8:	607b      	str	r3, [r7, #4]
 80082ea:	4603      	mov	r3, r0
 80082ec:	73fb      	strb	r3, [r7, #15]
 80082ee:	460b      	mov	r3, r1
 80082f0:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 80082f2:	f002 fe5c 	bl	800afae <RFW_DeInit>
    switch( modem )
 80082f6:	7bfb      	ldrb	r3, [r7, #15]
 80082f8:	2b04      	cmp	r3, #4
 80082fa:	f000 80c7 	beq.w	800848c <RadioSetTxConfig+0x1ac>
 80082fe:	2b04      	cmp	r3, #4
 8008300:	f300 80d6 	bgt.w	80084b0 <RadioSetTxConfig+0x1d0>
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <RadioSetTxConfig+0x2e>
 8008308:	2b01      	cmp	r3, #1
 800830a:	d059      	beq.n	80083c0 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 800830c:	e0d0      	b.n	80084b0 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800830e:	4b77      	ldr	r3, [pc, #476]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008310:	2200      	movs	r2, #0
 8008312:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8008316:	4a75      	ldr	r2, [pc, #468]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008318:	6a3b      	ldr	r3, [r7, #32]
 800831a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 800831c:	4b73      	ldr	r3, [pc, #460]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800831e:	220b      	movs	r2, #11
 8008320:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f002 fd75 	bl	800ae14 <SUBGRF_GetFskBandwidthRegValue>
 800832a:	4603      	mov	r3, r0
 800832c:	461a      	mov	r2, r3
 800832e:	4b6f      	ldr	r3, [pc, #444]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008330:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8008334:	4a6d      	ldr	r2, [pc, #436]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800833a:	4b6c      	ldr	r3, [pc, #432]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800833c:	2200      	movs	r2, #0
 800833e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8008340:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008342:	00db      	lsls	r3, r3, #3
 8008344:	b29a      	uxth	r2, r3
 8008346:	4b69      	ldr	r3, [pc, #420]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008348:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800834a:	4b68      	ldr	r3, [pc, #416]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800834c:	2204      	movs	r2, #4
 800834e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8008350:	4b66      	ldr	r3, [pc, #408]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008352:	2218      	movs	r2, #24
 8008354:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8008356:	4b65      	ldr	r3, [pc, #404]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008358:	2200      	movs	r2, #0
 800835a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800835c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008360:	f083 0301 	eor.w	r3, r3, #1
 8008364:	b2db      	uxtb	r3, r3
 8008366:	461a      	mov	r2, r3
 8008368:	4b60      	ldr	r3, [pc, #384]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800836a:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 800836c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008370:	2b00      	cmp	r3, #0
 8008372:	d003      	beq.n	800837c <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8008374:	4b5d      	ldr	r3, [pc, #372]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008376:	22f2      	movs	r2, #242	@ 0xf2
 8008378:	75da      	strb	r2, [r3, #23]
 800837a:	e002      	b.n	8008382 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800837c:	4b5b      	ldr	r3, [pc, #364]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800837e:	2201      	movs	r2, #1
 8008380:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8008382:	4b5a      	ldr	r3, [pc, #360]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008384:	2201      	movs	r2, #1
 8008386:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8008388:	f000 fb2b 	bl	80089e2 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 800838c:	2000      	movs	r0, #0
 800838e:	f7ff fcc7 	bl	8007d20 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008392:	4857      	ldr	r0, [pc, #348]	@ (80084f0 <RadioSetTxConfig+0x210>)
 8008394:	f002 f8f6 	bl	800a584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008398:	4856      	ldr	r0, [pc, #344]	@ (80084f4 <RadioSetTxConfig+0x214>)
 800839a:	f002 f9c1 	bl	800a720 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800839e:	4a56      	ldr	r2, [pc, #344]	@ (80084f8 <RadioSetTxConfig+0x218>)
 80083a0:	f107 0310 	add.w	r3, r7, #16
 80083a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80083a8:	e883 0003 	stmia.w	r3, {r0, r1}
 80083ac:	f107 0310 	add.w	r3, r7, #16
 80083b0:	4618      	mov	r0, r3
 80083b2:	f001 fc7a 	bl	8009caa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80083b6:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80083ba:	f001 fcc5 	bl	8009d48 <SUBGRF_SetWhiteningSeed>
            break;
 80083be:	e078      	b.n	80084b2 <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80083c0:	4b4a      	ldr	r3, [pc, #296]	@ (80084ec <RadioSetTxConfig+0x20c>)
 80083c2:	2201      	movs	r2, #1
 80083c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80083c8:	6a3b      	ldr	r3, [r7, #32]
 80083ca:	b2da      	uxtb	r2, r3
 80083cc:	4b47      	ldr	r3, [pc, #284]	@ (80084ec <RadioSetTxConfig+0x20c>)
 80083ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80083d2:	4a4a      	ldr	r2, [pc, #296]	@ (80084fc <RadioSetTxConfig+0x21c>)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4413      	add	r3, r2
 80083d8:	781a      	ldrb	r2, [r3, #0]
 80083da:	4b44      	ldr	r3, [pc, #272]	@ (80084ec <RadioSetTxConfig+0x20c>)
 80083dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80083e0:	4a42      	ldr	r2, [pc, #264]	@ (80084ec <RadioSetTxConfig+0x20c>)
 80083e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083e6:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d105      	bne.n	80083fc <RadioSetTxConfig+0x11c>
 80083f0:	6a3b      	ldr	r3, [r7, #32]
 80083f2:	2b0b      	cmp	r3, #11
 80083f4:	d008      	beq.n	8008408 <RadioSetTxConfig+0x128>
 80083f6:	6a3b      	ldr	r3, [r7, #32]
 80083f8:	2b0c      	cmp	r3, #12
 80083fa:	d005      	beq.n	8008408 <RadioSetTxConfig+0x128>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d107      	bne.n	8008412 <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8008402:	6a3b      	ldr	r3, [r7, #32]
 8008404:	2b0c      	cmp	r3, #12
 8008406:	d104      	bne.n	8008412 <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8008408:	4b38      	ldr	r3, [pc, #224]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800840a:	2201      	movs	r2, #1
 800840c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8008410:	e003      	b.n	800841a <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8008412:	4b36      	ldr	r3, [pc, #216]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008414:	2200      	movs	r2, #0
 8008416:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800841a:	4b34      	ldr	r3, [pc, #208]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800841c:	2201      	movs	r2, #1
 800841e:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8008420:	4b32      	ldr	r3, [pc, #200]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008422:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008426:	2b05      	cmp	r3, #5
 8008428:	d004      	beq.n	8008434 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800842a:	4b30      	ldr	r3, [pc, #192]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800842c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8008430:	2b06      	cmp	r3, #6
 8008432:	d10a      	bne.n	800844a <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8008434:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008436:	2b0b      	cmp	r3, #11
 8008438:	d803      	bhi.n	8008442 <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800843a:	4b2c      	ldr	r3, [pc, #176]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800843c:	220c      	movs	r2, #12
 800843e:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8008440:	e006      	b.n	8008450 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8008442:	4a2a      	ldr	r2, [pc, #168]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008444:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008446:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8008448:	e002      	b.n	8008450 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800844a:	4a28      	ldr	r2, [pc, #160]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800844c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800844e:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8008450:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8008454:	4b25      	ldr	r3, [pc, #148]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008456:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8008458:	4b29      	ldr	r3, [pc, #164]	@ (8008500 <RadioSetTxConfig+0x220>)
 800845a:	781a      	ldrb	r2, [r3, #0]
 800845c:	4b23      	ldr	r3, [pc, #140]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800845e:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8008460:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8008464:	4b21      	ldr	r3, [pc, #132]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008466:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800846a:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800846e:	4b1f      	ldr	r3, [pc, #124]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008470:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8008474:	f000 fab5 	bl	80089e2 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8008478:	2001      	movs	r0, #1
 800847a:	f7ff fc51 	bl	8007d20 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800847e:	481c      	ldr	r0, [pc, #112]	@ (80084f0 <RadioSetTxConfig+0x210>)
 8008480:	f002 f880 	bl	800a584 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008484:	481b      	ldr	r0, [pc, #108]	@ (80084f4 <RadioSetTxConfig+0x214>)
 8008486:	f002 f94b 	bl	800a720 <SUBGRF_SetPacketParams>
            break;
 800848a:	e012      	b.n	80084b2 <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 800848c:	2004      	movs	r0, #4
 800848e:	f7ff fc47 	bl	8007d20 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8008492:	4b16      	ldr	r3, [pc, #88]	@ (80084ec <RadioSetTxConfig+0x20c>)
 8008494:	2202      	movs	r2, #2
 8008496:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800849a:	4a14      	ldr	r2, [pc, #80]	@ (80084ec <RadioSetTxConfig+0x20c>)
 800849c:	6a3b      	ldr	r3, [r7, #32]
 800849e:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80084a0:	4b12      	ldr	r3, [pc, #72]	@ (80084ec <RadioSetTxConfig+0x20c>)
 80084a2:	2216      	movs	r2, #22
 80084a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80084a8:	4811      	ldr	r0, [pc, #68]	@ (80084f0 <RadioSetTxConfig+0x210>)
 80084aa:	f002 f86b 	bl	800a584 <SUBGRF_SetModulationParams>
            break;
 80084ae:	e000      	b.n	80084b2 <RadioSetTxConfig+0x1d2>
            break;
 80084b0:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80084b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084b6:	4618      	mov	r0, r3
 80084b8:	f002 fbae 	bl	800ac18 <SUBGRF_SetRfTxPower>
 80084bc:	4603      	mov	r3, r0
 80084be:	461a      	mov	r2, r3
 80084c0:	4b0a      	ldr	r3, [pc, #40]	@ (80084ec <RadioSetTxConfig+0x20c>)
 80084c2:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80084c6:	210e      	movs	r1, #14
 80084c8:	f640 101f 	movw	r0, #2335	@ 0x91f
 80084cc:	f002 fa6e 	bl	800a9ac <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80084d0:	4b06      	ldr	r3, [pc, #24]	@ (80084ec <RadioSetTxConfig+0x20c>)
 80084d2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80084d6:	4618      	mov	r0, r3
 80084d8:	f002 fd7d 	bl	800afd6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80084dc:	4a03      	ldr	r2, [pc, #12]	@ (80084ec <RadioSetTxConfig+0x20c>)
 80084de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084e0:	6053      	str	r3, [r2, #4]
}
 80084e2:	bf00      	nop
 80084e4:	3718      	adds	r7, #24
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}
 80084ea:	bf00      	nop
 80084ec:	200003e8 	.word	0x200003e8
 80084f0:	20000420 	.word	0x20000420
 80084f4:	200003f6 	.word	0x200003f6
 80084f8:	0800c31c 	.word	0x0800c31c
 80084fc:	0800c538 	.word	0x0800c538
 8008500:	20000009 	.word	0x20000009

08008504 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
    return true;
 800850c:	2301      	movs	r3, #1
}
 800850e:	4618      	mov	r0, r3
 8008510:	370c      	adds	r7, #12
 8008512:	46bd      	mov	sp, r7
 8008514:	bc80      	pop	{r7}
 8008516:	4770      	bx	lr

08008518 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
 800851e:	4603      	mov	r3, r0
 8008520:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8008522:	2300      	movs	r3, #0
 8008524:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8008526:	79fb      	ldrb	r3, [r7, #7]
 8008528:	2b0a      	cmp	r3, #10
 800852a:	d83e      	bhi.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
 800852c:	a201      	add	r2, pc, #4	@ (adr r2, 8008534 <RadioGetLoRaBandwidthInHz+0x1c>)
 800852e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008532:	bf00      	nop
 8008534:	08008561 	.word	0x08008561
 8008538:	08008571 	.word	0x08008571
 800853c:	08008581 	.word	0x08008581
 8008540:	08008591 	.word	0x08008591
 8008544:	08008599 	.word	0x08008599
 8008548:	0800859f 	.word	0x0800859f
 800854c:	080085a5 	.word	0x080085a5
 8008550:	080085ab 	.word	0x080085ab
 8008554:	08008569 	.word	0x08008569
 8008558:	08008579 	.word	0x08008579
 800855c:	08008589 	.word	0x08008589
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8008560:	f641 6384 	movw	r3, #7812	@ 0x1e84
 8008564:	60fb      	str	r3, [r7, #12]
        break;
 8008566:	e020      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8008568:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 800856c:	60fb      	str	r3, [r7, #12]
        break;
 800856e:	e01c      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8008570:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8008574:	60fb      	str	r3, [r7, #12]
        break;
 8008576:	e018      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8008578:	f245 1361 	movw	r3, #20833	@ 0x5161
 800857c:	60fb      	str	r3, [r7, #12]
        break;
 800857e:	e014      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8008580:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8008584:	60fb      	str	r3, [r7, #12]
        break;
 8008586:	e010      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8008588:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 800858c:	60fb      	str	r3, [r7, #12]
        break;
 800858e:	e00c      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8008590:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8008594:	60fb      	str	r3, [r7, #12]
        break;
 8008596:	e008      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8008598:	4b07      	ldr	r3, [pc, #28]	@ (80085b8 <RadioGetLoRaBandwidthInHz+0xa0>)
 800859a:	60fb      	str	r3, [r7, #12]
        break;
 800859c:	e005      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800859e:	4b07      	ldr	r3, [pc, #28]	@ (80085bc <RadioGetLoRaBandwidthInHz+0xa4>)
 80085a0:	60fb      	str	r3, [r7, #12]
        break;
 80085a2:	e002      	b.n	80085aa <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 80085a4:	4b06      	ldr	r3, [pc, #24]	@ (80085c0 <RadioGetLoRaBandwidthInHz+0xa8>)
 80085a6:	60fb      	str	r3, [r7, #12]
        break;
 80085a8:	bf00      	nop
    }

    return bandwidthInHz;
 80085aa:	68fb      	ldr	r3, [r7, #12]
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3714      	adds	r7, #20
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bc80      	pop	{r7}
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop
 80085b8:	0001e848 	.word	0x0001e848
 80085bc:	0003d090 	.word	0x0003d090
 80085c0:	0007a120 	.word	0x0007a120

080085c4 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	4608      	mov	r0, r1
 80085ce:	4611      	mov	r1, r2
 80085d0:	461a      	mov	r2, r3
 80085d2:	4603      	mov	r3, r0
 80085d4:	70fb      	strb	r3, [r7, #3]
 80085d6:	460b      	mov	r3, r1
 80085d8:	803b      	strh	r3, [r7, #0]
 80085da:	4613      	mov	r3, r2
 80085dc:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 80085de:	883b      	ldrh	r3, [r7, #0]
 80085e0:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80085e2:	78ba      	ldrb	r2, [r7, #2]
 80085e4:	f082 0201 	eor.w	r2, r2, #1
 80085e8:	b2d2      	uxtb	r2, r2
 80085ea:	2a00      	cmp	r2, #0
 80085ec:	d001      	beq.n	80085f2 <RadioGetGfskTimeOnAirNumerator+0x2e>
 80085ee:	2208      	movs	r2, #8
 80085f0:	e000      	b.n	80085f4 <RadioGetGfskTimeOnAirNumerator+0x30>
 80085f2:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80085f4:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80085f6:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80085fa:	7c3b      	ldrb	r3, [r7, #16]
 80085fc:	7d39      	ldrb	r1, [r7, #20]
 80085fe:	2900      	cmp	r1, #0
 8008600:	d001      	beq.n	8008606 <RadioGetGfskTimeOnAirNumerator+0x42>
 8008602:	2102      	movs	r1, #2
 8008604:	e000      	b.n	8008608 <RadioGetGfskTimeOnAirNumerator+0x44>
 8008606:	2100      	movs	r1, #0
 8008608:	440b      	add	r3, r1
 800860a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800860c:	4413      	add	r3, r2
}
 800860e:	4618      	mov	r0, r3
 8008610:	370c      	adds	r7, #12
 8008612:	46bd      	mov	sp, r7
 8008614:	bc80      	pop	{r7}
 8008616:	4770      	bx	lr

08008618 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8008618:	b480      	push	{r7}
 800861a:	b08b      	sub	sp, #44	@ 0x2c
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	4611      	mov	r1, r2
 8008624:	461a      	mov	r2, r3
 8008626:	460b      	mov	r3, r1
 8008628:	71fb      	strb	r3, [r7, #7]
 800862a:	4613      	mov	r3, r2
 800862c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800862e:	79fb      	ldrb	r3, [r7, #7]
 8008630:	3304      	adds	r3, #4
 8008632:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8008634:	2300      	movs	r3, #0
 8008636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	2b05      	cmp	r3, #5
 800863e:	d002      	beq.n	8008646 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	2b06      	cmp	r3, #6
 8008644:	d104      	bne.n	8008650 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8008646:	88bb      	ldrh	r3, [r7, #4]
 8008648:	2b0b      	cmp	r3, #11
 800864a:	d801      	bhi.n	8008650 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 800864c:	230c      	movs	r3, #12
 800864e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d105      	bne.n	8008662 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	2b0b      	cmp	r3, #11
 800865a:	d008      	beq.n	800866e <RadioGetLoRaTimeOnAirNumerator+0x56>
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	2b0c      	cmp	r3, #12
 8008660:	d005      	beq.n	800866e <RadioGetLoRaTimeOnAirNumerator+0x56>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2b01      	cmp	r3, #1
 8008666:	d105      	bne.n	8008674 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	2b0c      	cmp	r3, #12
 800866c:	d102      	bne.n	8008674 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 800866e:	2301      	movs	r3, #1
 8008670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008674:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008678:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 800867a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800867e:	2a00      	cmp	r2, #0
 8008680:	d001      	beq.n	8008686 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8008682:	2210      	movs	r2, #16
 8008684:	e000      	b.n	8008688 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8008686:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8008688:	4413      	add	r3, r2
 800868a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8008690:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8008692:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8008696:	2a00      	cmp	r2, #0
 8008698:	d001      	beq.n	800869e <RadioGetLoRaTimeOnAirNumerator+0x86>
 800869a:	2200      	movs	r2, #0
 800869c:	e000      	b.n	80086a0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 800869e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 80086a0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80086a2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	2b06      	cmp	r3, #6
 80086a8:	d803      	bhi.n	80086b2 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	623b      	str	r3, [r7, #32]
 80086b0:	e00e      	b.n	80086d0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	3308      	adds	r3, #8
 80086b6:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 80086b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d004      	beq.n	80086ca <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	3b02      	subs	r3, #2
 80086c4:	009b      	lsls	r3, r3, #2
 80086c6:	623b      	str	r3, [r7, #32]
 80086c8:	e002      	b.n	80086d0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	da01      	bge.n	80086da <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80086d6:	2300      	movs	r3, #0
 80086d8:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80086da:	69fa      	ldr	r2, [r7, #28]
 80086dc:	6a3b      	ldr	r3, [r7, #32]
 80086de:	4413      	add	r3, r2
 80086e0:	1e5a      	subs	r2, r3, #1
 80086e2:	6a3b      	ldr	r3, [r7, #32]
 80086e4:	fb92 f3f3 	sdiv	r3, r2, r3
 80086e8:	697a      	ldr	r2, [r7, #20]
 80086ea:	fb03 f202 	mul.w	r2, r3, r2
 80086ee:	88bb      	ldrh	r3, [r7, #4]
 80086f0:	4413      	add	r3, r2
    int32_t intermediate =
 80086f2:	330c      	adds	r3, #12
 80086f4:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	2b06      	cmp	r3, #6
 80086fa:	d802      	bhi.n	8008702 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	3302      	adds	r3, #2
 8008700:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	1c5a      	adds	r2, r3, #1
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	3b02      	subs	r3, #2
 800870c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8008710:	4618      	mov	r0, r3
 8008712:	372c      	adds	r7, #44	@ 0x2c
 8008714:	46bd      	mov	sp, r7
 8008716:	bc80      	pop	{r7}
 8008718:	4770      	bx	lr
	...

0800871c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b08a      	sub	sp, #40	@ 0x28
 8008720:	af04      	add	r7, sp, #16
 8008722:	60b9      	str	r1, [r7, #8]
 8008724:	607a      	str	r2, [r7, #4]
 8008726:	461a      	mov	r2, r3
 8008728:	4603      	mov	r3, r0
 800872a:	73fb      	strb	r3, [r7, #15]
 800872c:	4613      	mov	r3, r2
 800872e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8008730:	2300      	movs	r3, #0
 8008732:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8008734:	2301      	movs	r3, #1
 8008736:	613b      	str	r3, [r7, #16]

    switch( modem )
 8008738:	7bfb      	ldrb	r3, [r7, #15]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d002      	beq.n	8008744 <RadioTimeOnAir+0x28>
 800873e:	2b01      	cmp	r3, #1
 8008740:	d017      	beq.n	8008772 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8008742:	e035      	b.n	80087b0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8008744:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8008748:	8c3a      	ldrh	r2, [r7, #32]
 800874a:	7bb9      	ldrb	r1, [r7, #14]
 800874c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008750:	9301      	str	r3, [sp, #4]
 8008752:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008756:	9300      	str	r3, [sp, #0]
 8008758:	4603      	mov	r3, r0
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f7ff ff32 	bl	80085c4 <RadioGetGfskTimeOnAirNumerator>
 8008760:	4603      	mov	r3, r0
 8008762:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008766:	fb02 f303 	mul.w	r3, r2, r3
 800876a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	613b      	str	r3, [r7, #16]
        break;
 8008770:	e01e      	b.n	80087b0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8008772:	8c39      	ldrh	r1, [r7, #32]
 8008774:	7bba      	ldrb	r2, [r7, #14]
 8008776:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800877a:	9302      	str	r3, [sp, #8]
 800877c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008780:	9301      	str	r3, [sp, #4]
 8008782:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	460b      	mov	r3, r1
 800878a:	6879      	ldr	r1, [r7, #4]
 800878c:	68b8      	ldr	r0, [r7, #8]
 800878e:	f7ff ff43 	bl	8008618 <RadioGetLoRaTimeOnAirNumerator>
 8008792:	4603      	mov	r3, r0
 8008794:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008798:	fb02 f303 	mul.w	r3, r2, r3
 800879c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 800879e:	4a0a      	ldr	r2, [pc, #40]	@ (80087c8 <RadioTimeOnAir+0xac>)
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	4413      	add	r3, r2
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	4618      	mov	r0, r3
 80087a8:	f7ff feb6 	bl	8008518 <RadioGetLoRaBandwidthInHz>
 80087ac:	6138      	str	r0, [r7, #16]
        break;
 80087ae:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 80087b0:	697a      	ldr	r2, [r7, #20]
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	4413      	add	r3, r2
 80087b6:	1e5a      	subs	r2, r3, #1
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3718      	adds	r7, #24
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	bf00      	nop
 80087c8:	0800c538 	.word	0x0800c538

080087cc <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	460b      	mov	r3, r1
 80087d6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80087d8:	2300      	movs	r3, #0
 80087da:	2200      	movs	r2, #0
 80087dc:	f240 2101 	movw	r1, #513	@ 0x201
 80087e0:	f240 2001 	movw	r0, #513	@ 0x201
 80087e4:	f001 fd38 	bl	800a258 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80087e8:	4b70      	ldr	r3, [pc, #448]	@ (80089ac <RadioSend+0x1e0>)
 80087ea:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80087ee:	2101      	movs	r1, #1
 80087f0:	4618      	mov	r0, r3
 80087f2:	f002 f9e9 	bl	800abc8 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80087f6:	4b6d      	ldr	r3, [pc, #436]	@ (80089ac <RadioSend+0x1e0>)
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d112      	bne.n	8008824 <RadioSend+0x58>
 80087fe:	4b6b      	ldr	r3, [pc, #428]	@ (80089ac <RadioSend+0x1e0>)
 8008800:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008804:	2b06      	cmp	r3, #6
 8008806:	d10d      	bne.n	8008824 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8008808:	f640 0089 	movw	r0, #2185	@ 0x889
 800880c:	f002 f8f0 	bl	800a9f0 <SUBGRF_ReadRegister>
 8008810:	4603      	mov	r3, r0
 8008812:	f023 0304 	bic.w	r3, r3, #4
 8008816:	b2db      	uxtb	r3, r3
 8008818:	4619      	mov	r1, r3
 800881a:	f640 0089 	movw	r0, #2185	@ 0x889
 800881e:	f002 f8c5 	bl	800a9ac <SUBGRF_WriteRegister>
 8008822:	e00c      	b.n	800883e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8008824:	f640 0089 	movw	r0, #2185	@ 0x889
 8008828:	f002 f8e2 	bl	800a9f0 <SUBGRF_ReadRegister>
 800882c:	4603      	mov	r3, r0
 800882e:	f043 0304 	orr.w	r3, r3, #4
 8008832:	b2db      	uxtb	r3, r3
 8008834:	4619      	mov	r1, r3
 8008836:	f640 0089 	movw	r0, #2185	@ 0x889
 800883a:	f002 f8b7 	bl	800a9ac <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 800883e:	4b5b      	ldr	r3, [pc, #364]	@ (80089ac <RadioSend+0x1e0>)
 8008840:	781b      	ldrb	r3, [r3, #0]
 8008842:	2b04      	cmp	r3, #4
 8008844:	f200 80a2 	bhi.w	800898c <RadioSend+0x1c0>
 8008848:	a201      	add	r2, pc, #4	@ (adr r2, 8008850 <RadioSend+0x84>)
 800884a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800884e:	bf00      	nop
 8008850:	0800887f 	.word	0x0800887f
 8008854:	08008865 	.word	0x08008865
 8008858:	0800887f 	.word	0x0800887f
 800885c:	080088d5 	.word	0x080088d5
 8008860:	080088f5 	.word	0x080088f5
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8008864:	4a51      	ldr	r2, [pc, #324]	@ (80089ac <RadioSend+0x1e0>)
 8008866:	78fb      	ldrb	r3, [r7, #3]
 8008868:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800886a:	4851      	ldr	r0, [pc, #324]	@ (80089b0 <RadioSend+0x1e4>)
 800886c:	f001 ff58 	bl	800a720 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8008870:	78fb      	ldrb	r3, [r7, #3]
 8008872:	2200      	movs	r2, #0
 8008874:	4619      	mov	r1, r3
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f001 fa04 	bl	8009c84 <SUBGRF_SendPayload>
            break;
 800887c:	e087      	b.n	800898e <RadioSend+0x1c2>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 800887e:	f002 fb9c 	bl	800afba <RFW_Is_Init>
 8008882:	4603      	mov	r3, r0
 8008884:	2b01      	cmp	r3, #1
 8008886:	d118      	bne.n	80088ba <RadioSend+0xee>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8008888:	f107 020d 	add.w	r2, r7, #13
 800888c:	78fb      	ldrb	r3, [r7, #3]
 800888e:	4619      	mov	r1, r3
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f002 fbaa 	bl	800afea <RFW_TransmitInit>
 8008896:	4603      	mov	r3, r0
 8008898:	2b00      	cmp	r3, #0
 800889a:	d10c      	bne.n	80088b6 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 800889c:	7b7a      	ldrb	r2, [r7, #13]
 800889e:	4b43      	ldr	r3, [pc, #268]	@ (80089ac <RadioSend+0x1e0>)
 80088a0:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80088a2:	4843      	ldr	r0, [pc, #268]	@ (80089b0 <RadioSend+0x1e4>)
 80088a4:	f001 ff3c 	bl	800a720 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 80088a8:	7b7b      	ldrb	r3, [r7, #13]
 80088aa:	2200      	movs	r2, #0
 80088ac:	4619      	mov	r1, r3
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f001 f9e8 	bl	8009c84 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 80088b4:	e06b      	b.n	800898e <RadioSend+0x1c2>
                    return RADIO_STATUS_ERROR;
 80088b6:	2303      	movs	r3, #3
 80088b8:	e073      	b.n	80089a2 <RadioSend+0x1d6>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 80088ba:	4a3c      	ldr	r2, [pc, #240]	@ (80089ac <RadioSend+0x1e0>)
 80088bc:	78fb      	ldrb	r3, [r7, #3]
 80088be:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80088c0:	483b      	ldr	r0, [pc, #236]	@ (80089b0 <RadioSend+0x1e4>)
 80088c2:	f001 ff2d 	bl	800a720 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 80088c6:	78fb      	ldrb	r3, [r7, #3]
 80088c8:	2200      	movs	r2, #0
 80088ca:	4619      	mov	r1, r3
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f001 f9d9 	bl	8009c84 <SUBGRF_SendPayload>
            break;
 80088d2:	e05c      	b.n	800898e <RadioSend+0x1c2>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80088d4:	4b35      	ldr	r3, [pc, #212]	@ (80089ac <RadioSend+0x1e0>)
 80088d6:	2202      	movs	r2, #2
 80088d8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80088da:	4a34      	ldr	r2, [pc, #208]	@ (80089ac <RadioSend+0x1e0>)
 80088dc:	78fb      	ldrb	r3, [r7, #3]
 80088de:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80088e0:	4833      	ldr	r0, [pc, #204]	@ (80089b0 <RadioSend+0x1e4>)
 80088e2:	f001 ff1d 	bl	800a720 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80088e6:	78fb      	ldrb	r3, [r7, #3]
 80088e8:	2200      	movs	r2, #0
 80088ea:	4619      	mov	r1, r3
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f001 f9c9 	bl	8009c84 <SUBGRF_SendPayload>
            break;
 80088f2:	e04c      	b.n	800898e <RadioSend+0x1c2>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 80088f4:	78fb      	ldrb	r3, [r7, #3]
 80088f6:	461a      	mov	r2, r3
 80088f8:	6879      	ldr	r1, [r7, #4]
 80088fa:	482e      	ldr	r0, [pc, #184]	@ (80089b4 <RadioSend+0x1e8>)
 80088fc:	f000 fc96 	bl	800922c <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8008900:	4b2a      	ldr	r3, [pc, #168]	@ (80089ac <RadioSend+0x1e0>)
 8008902:	2202      	movs	r2, #2
 8008904:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8008906:	78fb      	ldrb	r3, [r7, #3]
 8008908:	3301      	adds	r3, #1
 800890a:	b2da      	uxtb	r2, r3
 800890c:	4b27      	ldr	r3, [pc, #156]	@ (80089ac <RadioSend+0x1e0>)
 800890e:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008910:	4827      	ldr	r0, [pc, #156]	@ (80089b0 <RadioSend+0x1e4>)
 8008912:	f001 ff05 	bl	800a720 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8008916:	2100      	movs	r1, #0
 8008918:	20f1      	movs	r0, #241	@ 0xf1
 800891a:	f000 f963 	bl	8008be4 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 800891e:	2100      	movs	r1, #0
 8008920:	20f0      	movs	r0, #240	@ 0xf0
 8008922:	f000 f95f 	bl	8008be4 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8008926:	4b21      	ldr	r3, [pc, #132]	@ (80089ac <RadioSend+0x1e0>)
 8008928:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800892a:	2b64      	cmp	r3, #100	@ 0x64
 800892c:	d108      	bne.n	8008940 <RadioSend+0x174>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 800892e:	2170      	movs	r1, #112	@ 0x70
 8008930:	20f3      	movs	r0, #243	@ 0xf3
 8008932:	f000 f957 	bl	8008be4 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8008936:	211d      	movs	r1, #29
 8008938:	20f2      	movs	r0, #242	@ 0xf2
 800893a:	f000 f953 	bl	8008be4 <RadioWrite>
 800893e:	e007      	b.n	8008950 <RadioSend+0x184>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8008940:	21e1      	movs	r1, #225	@ 0xe1
 8008942:	20f3      	movs	r0, #243	@ 0xf3
 8008944:	f000 f94e 	bl	8008be4 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8008948:	2104      	movs	r1, #4
 800894a:	20f2      	movs	r0, #242	@ 0xf2
 800894c:	f000 f94a 	bl	8008be4 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8008950:	78fb      	ldrb	r3, [r7, #3]
 8008952:	b29b      	uxth	r3, r3
 8008954:	00db      	lsls	r3, r3, #3
 8008956:	b29b      	uxth	r3, r3
 8008958:	3302      	adds	r3, #2
 800895a:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 800895c:	89fb      	ldrh	r3, [r7, #14]
 800895e:	0a1b      	lsrs	r3, r3, #8
 8008960:	b29b      	uxth	r3, r3
 8008962:	b2db      	uxtb	r3, r3
 8008964:	4619      	mov	r1, r3
 8008966:	20f4      	movs	r0, #244	@ 0xf4
 8008968:	f000 f93c 	bl	8008be4 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 800896c:	89fb      	ldrh	r3, [r7, #14]
 800896e:	b2db      	uxtb	r3, r3
 8008970:	4619      	mov	r1, r3
 8008972:	20f5      	movs	r0, #245	@ 0xf5
 8008974:	f000 f936 	bl	8008be4 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8008978:	78fb      	ldrb	r3, [r7, #3]
 800897a:	3301      	adds	r3, #1
 800897c:	b2db      	uxtb	r3, r3
 800897e:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8008982:	4619      	mov	r1, r3
 8008984:	480b      	ldr	r0, [pc, #44]	@ (80089b4 <RadioSend+0x1e8>)
 8008986:	f001 f97d 	bl	8009c84 <SUBGRF_SendPayload>
            break;
 800898a:	e000      	b.n	800898e <RadioSend+0x1c2>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 800898c:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 800898e:	4b07      	ldr	r3, [pc, #28]	@ (80089ac <RadioSend+0x1e0>)
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	4619      	mov	r1, r3
 8008994:	4808      	ldr	r0, [pc, #32]	@ (80089b8 <RadioSend+0x1ec>)
 8008996:	f003 fa21 	bl	800bddc <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 800899a:	4807      	ldr	r0, [pc, #28]	@ (80089b8 <RadioSend+0x1ec>)
 800899c:	f003 f940 	bl	800bc20 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 80089a0:	2300      	movs	r3, #0
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3710      	adds	r7, #16
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	200003e8 	.word	0x200003e8
 80089b0:	200003f6 	.word	0x200003f6
 80089b4:	200002e4 	.word	0x200002e4
 80089b8:	20000444 	.word	0x20000444

080089bc <RadioSleep>:

static void RadioSleep( void )
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 80089c2:	2300      	movs	r3, #0
 80089c4:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 80089c6:	793b      	ldrb	r3, [r7, #4]
 80089c8:	f043 0304 	orr.w	r3, r3, #4
 80089cc:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 80089ce:	7938      	ldrb	r0, [r7, #4]
 80089d0:	f001 fa34 	bl	8009e3c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 80089d4:	2002      	movs	r0, #2
 80089d6:	f7f8 fc35 	bl	8001244 <HAL_Delay>
}
 80089da:	bf00      	nop
 80089dc:	3708      	adds	r7, #8
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <RadioStandby>:

static void RadioStandby( void )
{
 80089e2:	b580      	push	{r7, lr}
 80089e4:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 80089e6:	2000      	movs	r0, #0
 80089e8:	f001 fa5c 	bl	8009ea4 <SUBGRF_SetStandby>
}
 80089ec:	bf00      	nop
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 80089f8:	f002 fadf 	bl	800afba <RFW_Is_Init>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d102      	bne.n	8008a08 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8008a02:	f002 fb02 	bl	800b00a <RFW_ReceiveInit>
 8008a06:	e007      	b.n	8008a18 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8008a08:	2300      	movs	r3, #0
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	f240 2162 	movw	r1, #610	@ 0x262
 8008a10:	f240 2062 	movw	r0, #610	@ 0x262
 8008a14:	f001 fc20 	bl	800a258 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d006      	beq.n	8008a2c <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8008a1e:	6879      	ldr	r1, [r7, #4]
 8008a20:	4811      	ldr	r0, [pc, #68]	@ (8008a68 <RadioRx+0x78>)
 8008a22:	f003 f9db 	bl	800bddc <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8008a26:	4810      	ldr	r0, [pc, #64]	@ (8008a68 <RadioRx+0x78>)
 8008a28:	f003 f8fa 	bl	800bc20 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8008a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8008a6c <RadioRx+0x7c>)
 8008a2e:	2200      	movs	r2, #0
 8008a30:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008a32:	4b0e      	ldr	r3, [pc, #56]	@ (8008a6c <RadioRx+0x7c>)
 8008a34:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008a38:	2100      	movs	r1, #0
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f002 f8c4 	bl	800abc8 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8008a40:	4b0a      	ldr	r3, [pc, #40]	@ (8008a6c <RadioRx+0x7c>)
 8008a42:	785b      	ldrb	r3, [r3, #1]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d004      	beq.n	8008a52 <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8008a48:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8008a4c:	f001 fa66 	bl	8009f1c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8008a50:	e005      	b.n	8008a5e <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8008a52:	4b06      	ldr	r3, [pc, #24]	@ (8008a6c <RadioRx+0x7c>)
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	019b      	lsls	r3, r3, #6
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f001 fa5f 	bl	8009f1c <SUBGRF_SetRx>
}
 8008a5e:	bf00      	nop
 8008a60:	3708      	adds	r7, #8
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
 8008a66:	bf00      	nop
 8008a68:	2000045c 	.word	0x2000045c
 8008a6c:	200003e8 	.word	0x200003e8

08008a70 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 8008a78:	f002 fa9f 	bl	800afba <RFW_Is_Init>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d102      	bne.n	8008a88 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8008a82:	f002 fac2 	bl	800b00a <RFW_ReceiveInit>
 8008a86:	e007      	b.n	8008a98 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8008a88:	2300      	movs	r3, #0
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f240 2162 	movw	r1, #610	@ 0x262
 8008a90:	f240 2062 	movw	r0, #610	@ 0x262
 8008a94:	f001 fbe0 	bl	800a258 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d006      	beq.n	8008aac <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8008a9e:	6879      	ldr	r1, [r7, #4]
 8008aa0:	4811      	ldr	r0, [pc, #68]	@ (8008ae8 <RadioRxBoosted+0x78>)
 8008aa2:	f003 f99b 	bl	800bddc <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8008aa6:	4810      	ldr	r0, [pc, #64]	@ (8008ae8 <RadioRxBoosted+0x78>)
 8008aa8:	f003 f8ba 	bl	800bc20 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8008aac:	4b0f      	ldr	r3, [pc, #60]	@ (8008aec <RadioRxBoosted+0x7c>)
 8008aae:	2200      	movs	r2, #0
 8008ab0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8008aec <RadioRxBoosted+0x7c>)
 8008ab4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008ab8:	2100      	movs	r1, #0
 8008aba:	4618      	mov	r0, r3
 8008abc:	f002 f884 	bl	800abc8 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8008ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8008aec <RadioRxBoosted+0x7c>)
 8008ac2:	785b      	ldrb	r3, [r3, #1]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d004      	beq.n	8008ad2 <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8008ac8:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8008acc:	f001 fa46 	bl	8009f5c <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8008ad0:	e005      	b.n	8008ade <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8008ad2:	4b06      	ldr	r3, [pc, #24]	@ (8008aec <RadioRxBoosted+0x7c>)
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	019b      	lsls	r3, r3, #6
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f001 fa3f 	bl	8009f5c <SUBGRF_SetRxBoosted>
}
 8008ade:	bf00      	nop
 8008ae0:	3708      	adds	r7, #8
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	2000045c 	.word	0x2000045c
 8008aec:	200003e8 	.word	0x200003e8

08008af0 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b082      	sub	sp, #8
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	005a      	lsls	r2, r3, #1
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	4413      	add	r3, r2
 8008b02:	4a0c      	ldr	r2, [pc, #48]	@ (8008b34 <RadioSetRxDutyCycle+0x44>)
 8008b04:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8008b06:	2300      	movs	r3, #0
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8008b0e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8008b12:	f001 fba1 	bl	800a258 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008b16:	4b07      	ldr	r3, [pc, #28]	@ (8008b34 <RadioSetRxDutyCycle+0x44>)
 8008b18:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f002 f852 	bl	800abc8 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8008b24:	6839      	ldr	r1, [r7, #0]
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f001 fa3c 	bl	8009fa4 <SUBGRF_SetRxDutyCycle>
}
 8008b2c:	bf00      	nop
 8008b2e:	3708      	adds	r7, #8
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}
 8008b34:	200003e8 	.word	0x200003e8

08008b38 <RadioStartCad>:

static void RadioStartCad( void )
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008b3c:	4b09      	ldr	r3, [pc, #36]	@ (8008b64 <RadioStartCad+0x2c>)
 8008b3e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008b42:	2100      	movs	r1, #0
 8008b44:	4618      	mov	r0, r3
 8008b46:	f002 f83f 	bl	800abc8 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8008b52:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 8008b56:	f001 fb7f 	bl	800a258 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8008b5a:	f001 fa4f 	bl	8009ffc <SUBGRF_SetCad>
}
 8008b5e:	bf00      	nop
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	bf00      	nop
 8008b64:	200003e8 	.word	0x200003e8

08008b68 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	460b      	mov	r3, r1
 8008b72:	70fb      	strb	r3, [r7, #3]
 8008b74:	4613      	mov	r3, r2
 8008b76:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 8008b78:	883b      	ldrh	r3, [r7, #0]
 8008b7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008b7e:	fb02 f303 	mul.w	r3, r2, r3
 8008b82:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f001 fbc3 	bl	800a310 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8008b8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f002 f842 	bl	800ac18 <SUBGRF_SetRfTxPower>
 8008b94:	4603      	mov	r3, r0
 8008b96:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8008b98:	210e      	movs	r1, #14
 8008b9a:	f640 101f 	movw	r0, #2335	@ 0x91f
 8008b9e:	f001 ff05 	bl	800a9ac <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8008ba2:	7afb      	ldrb	r3, [r7, #11]
 8008ba4:	2101      	movs	r1, #1
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f002 f80e 	bl	800abc8 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8008bac:	f001 fa34 	bl	800a018 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8008bb0:	68f9      	ldr	r1, [r7, #12]
 8008bb2:	4805      	ldr	r0, [pc, #20]	@ (8008bc8 <RadioSetTxContinuousWave+0x60>)
 8008bb4:	f003 f912 	bl	800bddc <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8008bb8:	4803      	ldr	r0, [pc, #12]	@ (8008bc8 <RadioSetTxContinuousWave+0x60>)
 8008bba:	f003 f831 	bl	800bc20 <UTIL_TIMER_Start>
}
 8008bbe:	bf00      	nop
 8008bc0:	3710      	adds	r7, #16
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}
 8008bc6:	bf00      	nop
 8008bc8:	20000444 	.word	0x20000444

08008bcc <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b082      	sub	sp, #8
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8008bd6:	f001 fe56 	bl	800a886 <SUBGRF_GetRssiInst>
 8008bda:	4603      	mov	r3, r0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3708      	adds	r7, #8
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b082      	sub	sp, #8
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	4603      	mov	r3, r0
 8008bec:	460a      	mov	r2, r1
 8008bee:	80fb      	strh	r3, [r7, #6]
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8008bf4:	797a      	ldrb	r2, [r7, #5]
 8008bf6:	88fb      	ldrh	r3, [r7, #6]
 8008bf8:	4611      	mov	r1, r2
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f001 fed6 	bl	800a9ac <SUBGRF_WriteRegister>
}
 8008c00:	bf00      	nop
 8008c02:	3708      	adds	r7, #8
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	4603      	mov	r3, r0
 8008c10:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8008c12:	88fb      	ldrh	r3, [r7, #6]
 8008c14:	4618      	mov	r0, r3
 8008c16:	f001 feeb 	bl	800a9f0 <SUBGRF_ReadRegister>
 8008c1a:	4603      	mov	r3, r0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3708      	adds	r7, #8
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b082      	sub	sp, #8
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	6039      	str	r1, [r7, #0]
 8008c2e:	80fb      	strh	r3, [r7, #6]
 8008c30:	4613      	mov	r3, r2
 8008c32:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8008c34:	797b      	ldrb	r3, [r7, #5]
 8008c36:	b29a      	uxth	r2, r3
 8008c38:	88fb      	ldrh	r3, [r7, #6]
 8008c3a:	6839      	ldr	r1, [r7, #0]
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f001 fef7 	bl	800aa30 <SUBGRF_WriteRegisters>
}
 8008c42:	bf00      	nop
 8008c44:	3708      	adds	r7, #8
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b082      	sub	sp, #8
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	4603      	mov	r3, r0
 8008c52:	6039      	str	r1, [r7, #0]
 8008c54:	80fb      	strh	r3, [r7, #6]
 8008c56:	4613      	mov	r3, r2
 8008c58:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8008c5a:	797b      	ldrb	r3, [r7, #5]
 8008c5c:	b29a      	uxth	r2, r3
 8008c5e:	88fb      	ldrh	r3, [r7, #6]
 8008c60:	6839      	ldr	r1, [r7, #0]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f001 ff06 	bl	800aa74 <SUBGRF_ReadRegisters>
}
 8008c68:	bf00      	nop
 8008c6a:	3708      	adds	r7, #8
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	4603      	mov	r3, r0
 8008c78:	460a      	mov	r2, r1
 8008c7a:	71fb      	strb	r3, [r7, #7]
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8008c80:	79fb      	ldrb	r3, [r7, #7]
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	d10a      	bne.n	8008c9c <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8008c86:	4a0e      	ldr	r2, [pc, #56]	@ (8008cc0 <RadioSetMaxPayloadLength+0x50>)
 8008c88:	79bb      	ldrb	r3, [r7, #6]
 8008c8a:	7013      	strb	r3, [r2, #0]
 8008c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8008cc0 <RadioSetMaxPayloadLength+0x50>)
 8008c8e:	781a      	ldrb	r2, [r3, #0]
 8008c90:	4b0c      	ldr	r3, [pc, #48]	@ (8008cc4 <RadioSetMaxPayloadLength+0x54>)
 8008c92:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008c94:	480c      	ldr	r0, [pc, #48]	@ (8008cc8 <RadioSetMaxPayloadLength+0x58>)
 8008c96:	f001 fd43 	bl	800a720 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8008c9a:	e00d      	b.n	8008cb8 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8008c9c:	4b09      	ldr	r3, [pc, #36]	@ (8008cc4 <RadioSetMaxPayloadLength+0x54>)
 8008c9e:	7d5b      	ldrb	r3, [r3, #21]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d109      	bne.n	8008cb8 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8008ca4:	4a06      	ldr	r2, [pc, #24]	@ (8008cc0 <RadioSetMaxPayloadLength+0x50>)
 8008ca6:	79bb      	ldrb	r3, [r7, #6]
 8008ca8:	7013      	strb	r3, [r2, #0]
 8008caa:	4b05      	ldr	r3, [pc, #20]	@ (8008cc0 <RadioSetMaxPayloadLength+0x50>)
 8008cac:	781a      	ldrb	r2, [r3, #0]
 8008cae:	4b05      	ldr	r3, [pc, #20]	@ (8008cc4 <RadioSetMaxPayloadLength+0x54>)
 8008cb0:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008cb2:	4805      	ldr	r0, [pc, #20]	@ (8008cc8 <RadioSetMaxPayloadLength+0x58>)
 8008cb4:	f001 fd34 	bl	800a720 <SUBGRF_SetPacketParams>
}
 8008cb8:	bf00      	nop
 8008cba:	3708      	adds	r7, #8
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}
 8008cc0:	20000009 	.word	0x20000009
 8008cc4:	200003e8 	.word	0x200003e8
 8008cc8:	200003f6 	.word	0x200003f6

08008ccc <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b082      	sub	sp, #8
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8008cd6:	4a13      	ldr	r2, [pc, #76]	@ (8008d24 <RadioSetPublicNetwork+0x58>)
 8008cd8:	79fb      	ldrb	r3, [r7, #7]
 8008cda:	7313      	strb	r3, [r2, #12]
 8008cdc:	4b11      	ldr	r3, [pc, #68]	@ (8008d24 <RadioSetPublicNetwork+0x58>)
 8008cde:	7b1a      	ldrb	r2, [r3, #12]
 8008ce0:	4b10      	ldr	r3, [pc, #64]	@ (8008d24 <RadioSetPublicNetwork+0x58>)
 8008ce2:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8008ce4:	2001      	movs	r0, #1
 8008ce6:	f7ff f81b 	bl	8007d20 <RadioSetModem>
    if( enable == true )
 8008cea:	79fb      	ldrb	r3, [r7, #7]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00a      	beq.n	8008d06 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8008cf0:	2134      	movs	r1, #52	@ 0x34
 8008cf2:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8008cf6:	f001 fe59 	bl	800a9ac <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8008cfa:	2144      	movs	r1, #68	@ 0x44
 8008cfc:	f240 7041 	movw	r0, #1857	@ 0x741
 8008d00:	f001 fe54 	bl	800a9ac <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8008d04:	e009      	b.n	8008d1a <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8008d06:	2114      	movs	r1, #20
 8008d08:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8008d0c:	f001 fe4e 	bl	800a9ac <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8008d10:	2124      	movs	r1, #36	@ 0x24
 8008d12:	f240 7041 	movw	r0, #1857	@ 0x741
 8008d16:	f001 fe49 	bl	800a9ac <SUBGRF_WriteRegister>
}
 8008d1a:	bf00      	nop
 8008d1c:	3708      	adds	r7, #8
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
 8008d22:	bf00      	nop
 8008d24:	200003e8 	.word	0x200003e8

08008d28 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8008d2c:	f001 ffa8 	bl	800ac80 <SUBGRF_GetRadioWakeUpTime>
 8008d30:	4603      	mov	r3, r0
 8008d32:	3303      	adds	r3, #3
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8008d40:	f000 f80e 	bl	8008d60 <RadioOnTxTimeoutProcess>
}
 8008d44:	bf00      	nop
 8008d46:	3708      	adds	r7, #8
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b082      	sub	sp, #8
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8008d54:	f000 f818 	bl	8008d88 <RadioOnRxTimeoutProcess>
}
 8008d58:	bf00      	nop
 8008d5a:	3708      	adds	r7, #8
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8008d64:	4b07      	ldr	r3, [pc, #28]	@ (8008d84 <RadioOnTxTimeoutProcess+0x24>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d008      	beq.n	8008d7e <RadioOnTxTimeoutProcess+0x1e>
 8008d6c:	4b05      	ldr	r3, [pc, #20]	@ (8008d84 <RadioOnTxTimeoutProcess+0x24>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d003      	beq.n	8008d7e <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8008d76:	4b03      	ldr	r3, [pc, #12]	@ (8008d84 <RadioOnTxTimeoutProcess+0x24>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	4798      	blx	r3
    }
}
 8008d7e:	bf00      	nop
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	bf00      	nop
 8008d84:	200003e4 	.word	0x200003e4

08008d88 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008d8c:	4b07      	ldr	r3, [pc, #28]	@ (8008dac <RadioOnRxTimeoutProcess+0x24>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d008      	beq.n	8008da6 <RadioOnRxTimeoutProcess+0x1e>
 8008d94:	4b05      	ldr	r3, [pc, #20]	@ (8008dac <RadioOnRxTimeoutProcess+0x24>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68db      	ldr	r3, [r3, #12]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d003      	beq.n	8008da6 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8008d9e:	4b03      	ldr	r3, [pc, #12]	@ (8008dac <RadioOnRxTimeoutProcess+0x24>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	4798      	blx	r3
    }
}
 8008da6:	bf00      	nop
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	200003e4 	.word	0x200003e4

08008db0 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b082      	sub	sp, #8
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	4603      	mov	r3, r0
 8008db8:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8008dba:	4a05      	ldr	r2, [pc, #20]	@ (8008dd0 <RadioOnDioIrq+0x20>)
 8008dbc:	88fb      	ldrh	r3, [r7, #6]
 8008dbe:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 8008dc2:	f000 f807 	bl	8008dd4 <RadioIrqProcess>
}
 8008dc6:	bf00      	nop
 8008dc8:	3708      	adds	r7, #8
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	200003e8 	.word	0x200003e8

08008dd4 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8008dd4:	b5b0      	push	{r4, r5, r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 8008dde:	2300      	movs	r3, #0
 8008de0:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 8008de2:	4ba5      	ldr	r3, [pc, #660]	@ (8009078 <RadioIrqProcess+0x2a4>)
 8008de4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dec:	f000 810d 	beq.w	800900a <RadioIrqProcess+0x236>
 8008df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008df4:	f300 81c0 	bgt.w	8009178 <RadioIrqProcess+0x3a4>
 8008df8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dfc:	f000 80f1 	beq.w	8008fe2 <RadioIrqProcess+0x20e>
 8008e00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e04:	f300 81b8 	bgt.w	8009178 <RadioIrqProcess+0x3a4>
 8008e08:	2b80      	cmp	r3, #128	@ 0x80
 8008e0a:	f000 80d6 	beq.w	8008fba <RadioIrqProcess+0x1e6>
 8008e0e:	2b80      	cmp	r3, #128	@ 0x80
 8008e10:	f300 81b2 	bgt.w	8009178 <RadioIrqProcess+0x3a4>
 8008e14:	2b20      	cmp	r3, #32
 8008e16:	dc49      	bgt.n	8008eac <RadioIrqProcess+0xd8>
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	f340 81ad 	ble.w	8009178 <RadioIrqProcess+0x3a4>
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	2b1f      	cmp	r3, #31
 8008e22:	f200 81a9 	bhi.w	8009178 <RadioIrqProcess+0x3a4>
 8008e26:	a201      	add	r2, pc, #4	@ (adr r2, 8008e2c <RadioIrqProcess+0x58>)
 8008e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e2c:	08008eb5 	.word	0x08008eb5
 8008e30:	08008eef 	.word	0x08008eef
 8008e34:	08009179 	.word	0x08009179
 8008e38:	08009095 	.word	0x08009095
 8008e3c:	08009179 	.word	0x08009179
 8008e40:	08009179 	.word	0x08009179
 8008e44:	08009179 	.word	0x08009179
 8008e48:	08009103 	.word	0x08009103
 8008e4c:	08009179 	.word	0x08009179
 8008e50:	08009179 	.word	0x08009179
 8008e54:	08009179 	.word	0x08009179
 8008e58:	08009179 	.word	0x08009179
 8008e5c:	08009179 	.word	0x08009179
 8008e60:	08009179 	.word	0x08009179
 8008e64:	08009179 	.word	0x08009179
 8008e68:	08009179 	.word	0x08009179
 8008e6c:	08009179 	.word	0x08009179
 8008e70:	08009179 	.word	0x08009179
 8008e74:	08009179 	.word	0x08009179
 8008e78:	08009179 	.word	0x08009179
 8008e7c:	08009179 	.word	0x08009179
 8008e80:	08009179 	.word	0x08009179
 8008e84:	08009179 	.word	0x08009179
 8008e88:	08009179 	.word	0x08009179
 8008e8c:	08009179 	.word	0x08009179
 8008e90:	08009179 	.word	0x08009179
 8008e94:	08009179 	.word	0x08009179
 8008e98:	08009179 	.word	0x08009179
 8008e9c:	08009179 	.word	0x08009179
 8008ea0:	08009179 	.word	0x08009179
 8008ea4:	08009179 	.word	0x08009179
 8008ea8:	08009113 	.word	0x08009113
 8008eac:	2b40      	cmp	r3, #64	@ 0x40
 8008eae:	f000 814b 	beq.w	8009148 <RadioIrqProcess+0x374>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 8008eb2:	e161      	b.n	8009178 <RadioIrqProcess+0x3a4>
        TimerStop( &TxTimeoutTimer );
 8008eb4:	4871      	ldr	r0, [pc, #452]	@ (800907c <RadioIrqProcess+0x2a8>)
 8008eb6:	f002 ff21 	bl	800bcfc <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8008eba:	2000      	movs	r0, #0
 8008ebc:	f000 fff2 	bl	8009ea4 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8008ec0:	f002 f882 	bl	800afc8 <RFW_Is_LongPacketModeEnabled>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d101      	bne.n	8008ece <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8008eca:	f002 f8a6 	bl	800b01a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8008ece:	4b6c      	ldr	r3, [pc, #432]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	f000 8152 	beq.w	800917c <RadioIrqProcess+0x3a8>
 8008ed8:	4b69      	ldr	r3, [pc, #420]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	f000 814c 	beq.w	800917c <RadioIrqProcess+0x3a8>
            RadioEvents->TxDone( );
 8008ee4:	4b66      	ldr	r3, [pc, #408]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4798      	blx	r3
        break;
 8008eec:	e146      	b.n	800917c <RadioIrqProcess+0x3a8>
        TimerStop( &RxTimeoutTimer );
 8008eee:	4865      	ldr	r0, [pc, #404]	@ (8009084 <RadioIrqProcess+0x2b0>)
 8008ef0:	f002 ff04 	bl	800bcfc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8008ef4:	4b60      	ldr	r3, [pc, #384]	@ (8009078 <RadioIrqProcess+0x2a4>)
 8008ef6:	785b      	ldrb	r3, [r3, #1]
 8008ef8:	f083 0301 	eor.w	r3, r3, #1
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d014      	beq.n	8008f2c <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8008f02:	2000      	movs	r0, #0
 8008f04:	f000 ffce 	bl	8009ea4 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8008f08:	2100      	movs	r1, #0
 8008f0a:	f640 1002 	movw	r0, #2306	@ 0x902
 8008f0e:	f001 fd4d 	bl	800a9ac <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8008f12:	f640 1044 	movw	r0, #2372	@ 0x944
 8008f16:	f001 fd6b 	bl	800a9f0 <SUBGRF_ReadRegister>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	f043 0302 	orr.w	r3, r3, #2
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	4619      	mov	r1, r3
 8008f24:	f640 1044 	movw	r0, #2372	@ 0x944
 8008f28:	f001 fd40 	bl	800a9ac <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8008f2c:	1dfb      	adds	r3, r7, #7
 8008f2e:	22ff      	movs	r2, #255	@ 0xff
 8008f30:	4619      	mov	r1, r3
 8008f32:	4855      	ldr	r0, [pc, #340]	@ (8009088 <RadioIrqProcess+0x2b4>)
 8008f34:	f000 fe84 	bl	8009c40 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8008f38:	4854      	ldr	r0, [pc, #336]	@ (800908c <RadioIrqProcess+0x2b8>)
 8008f3a:	f001 fce5 	bl	800a908 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8008f3e:	4b50      	ldr	r3, [pc, #320]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	f000 811c 	beq.w	8009180 <RadioIrqProcess+0x3ac>
 8008f48:	4b4d      	ldr	r3, [pc, #308]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	f000 8116 	beq.w	8009180 <RadioIrqProcess+0x3ac>
            switch( SubgRf.PacketStatus.packetType )
 8008f54:	4b48      	ldr	r3, [pc, #288]	@ (8009078 <RadioIrqProcess+0x2a4>)
 8008f56:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d10e      	bne.n	8008f7c <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8008f5e:	4b48      	ldr	r3, [pc, #288]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	689c      	ldr	r4, [r3, #8]
 8008f64:	79fb      	ldrb	r3, [r7, #7]
 8008f66:	4619      	mov	r1, r3
 8008f68:	4b43      	ldr	r3, [pc, #268]	@ (8009078 <RadioIrqProcess+0x2a4>)
 8008f6a:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8008f6e:	461a      	mov	r2, r3
 8008f70:	4b41      	ldr	r3, [pc, #260]	@ (8009078 <RadioIrqProcess+0x2a4>)
 8008f72:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 8008f76:	4844      	ldr	r0, [pc, #272]	@ (8009088 <RadioIrqProcess+0x2b4>)
 8008f78:	47a0      	blx	r4
                break;
 8008f7a:	e01d      	b.n	8008fb8 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8008f7c:	4b3e      	ldr	r3, [pc, #248]	@ (8009078 <RadioIrqProcess+0x2a4>)
 8008f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f80:	463a      	mov	r2, r7
 8008f82:	4611      	mov	r1, r2
 8008f84:	4618      	mov	r0, r3
 8008f86:	f001 ff6d 	bl	800ae64 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8008f8a:	4b3d      	ldr	r3, [pc, #244]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	689c      	ldr	r4, [r3, #8]
 8008f90:	79fb      	ldrb	r3, [r7, #7]
 8008f92:	4619      	mov	r1, r3
 8008f94:	4b38      	ldr	r3, [pc, #224]	@ (8009078 <RadioIrqProcess+0x2a4>)
 8008f96:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008fa2:	4a3b      	ldr	r2, [pc, #236]	@ (8009090 <RadioIrqProcess+0x2bc>)
 8008fa4:	fb82 5203 	smull	r5, r2, r2, r3
 8008fa8:	1192      	asrs	r2, r2, #6
 8008faa:	17db      	asrs	r3, r3, #31
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	b25b      	sxtb	r3, r3
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	4835      	ldr	r0, [pc, #212]	@ (8009088 <RadioIrqProcess+0x2b4>)
 8008fb4:	47a0      	blx	r4
                break;
 8008fb6:	bf00      	nop
        break;
 8008fb8:	e0e2      	b.n	8009180 <RadioIrqProcess+0x3ac>
        SUBGRF_SetStandby( STDBY_RC );
 8008fba:	2000      	movs	r0, #0
 8008fbc:	f000 ff72 	bl	8009ea4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8008fc0:	4b2f      	ldr	r3, [pc, #188]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f000 80dd 	beq.w	8009184 <RadioIrqProcess+0x3b0>
 8008fca:	4b2d      	ldr	r3, [pc, #180]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	699b      	ldr	r3, [r3, #24]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	f000 80d7 	beq.w	8009184 <RadioIrqProcess+0x3b0>
            RadioEvents->CadDone( false );
 8008fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	699b      	ldr	r3, [r3, #24]
 8008fdc:	2000      	movs	r0, #0
 8008fde:	4798      	blx	r3
        break;
 8008fe0:	e0d0      	b.n	8009184 <RadioIrqProcess+0x3b0>
        SUBGRF_SetStandby( STDBY_RC );
 8008fe2:	2000      	movs	r0, #0
 8008fe4:	f000 ff5e 	bl	8009ea4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8008fe8:	4b25      	ldr	r3, [pc, #148]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	f000 80cb 	beq.w	8009188 <RadioIrqProcess+0x3b4>
 8008ff2:	4b23      	ldr	r3, [pc, #140]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	699b      	ldr	r3, [r3, #24]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f000 80c5 	beq.w	8009188 <RadioIrqProcess+0x3b4>
            RadioEvents->CadDone( true );
 8008ffe:	4b20      	ldr	r3, [pc, #128]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	699b      	ldr	r3, [r3, #24]
 8009004:	2001      	movs	r0, #1
 8009006:	4798      	blx	r3
        break;
 8009008:	e0be      	b.n	8009188 <RadioIrqProcess+0x3b4>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800900a:	f000 fdff 	bl	8009c0c <SUBGRF_GetOperatingMode>
 800900e:	4603      	mov	r3, r0
 8009010:	2b04      	cmp	r3, #4
 8009012:	d115      	bne.n	8009040 <RadioIrqProcess+0x26c>
            TimerStop( &TxTimeoutTimer );
 8009014:	4819      	ldr	r0, [pc, #100]	@ (800907c <RadioIrqProcess+0x2a8>)
 8009016:	f002 fe71 	bl	800bcfc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 800901a:	2000      	movs	r0, #0
 800901c:	f000 ff42 	bl	8009ea4 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8009020:	4b17      	ldr	r3, [pc, #92]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	f000 80b1 	beq.w	800918c <RadioIrqProcess+0x3b8>
 800902a:	4b15      	ldr	r3, [pc, #84]	@ (8009080 <RadioIrqProcess+0x2ac>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	2b00      	cmp	r3, #0
 8009032:	f000 80ab 	beq.w	800918c <RadioIrqProcess+0x3b8>
                RadioEvents->TxTimeout( );
 8009036:	4b12      	ldr	r3, [pc, #72]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	4798      	blx	r3
        break;
 800903e:	e0a5      	b.n	800918c <RadioIrqProcess+0x3b8>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8009040:	f000 fde4 	bl	8009c0c <SUBGRF_GetOperatingMode>
 8009044:	4603      	mov	r3, r0
 8009046:	2b05      	cmp	r3, #5
 8009048:	f040 80a0 	bne.w	800918c <RadioIrqProcess+0x3b8>
            TimerStop( &RxTimeoutTimer );
 800904c:	480d      	ldr	r0, [pc, #52]	@ (8009084 <RadioIrqProcess+0x2b0>)
 800904e:	f002 fe55 	bl	800bcfc <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8009052:	2000      	movs	r0, #0
 8009054:	f000 ff26 	bl	8009ea4 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8009058:	4b09      	ldr	r3, [pc, #36]	@ (8009080 <RadioIrqProcess+0x2ac>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2b00      	cmp	r3, #0
 800905e:	f000 8095 	beq.w	800918c <RadioIrqProcess+0x3b8>
 8009062:	4b07      	ldr	r3, [pc, #28]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	2b00      	cmp	r3, #0
 800906a:	f000 808f 	beq.w	800918c <RadioIrqProcess+0x3b8>
                RadioEvents->RxTimeout( );
 800906e:	4b04      	ldr	r3, [pc, #16]	@ (8009080 <RadioIrqProcess+0x2ac>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	4798      	blx	r3
        break;
 8009076:	e089      	b.n	800918c <RadioIrqProcess+0x3b8>
 8009078:	200003e8 	.word	0x200003e8
 800907c:	20000444 	.word	0x20000444
 8009080:	200003e4 	.word	0x200003e4
 8009084:	2000045c 	.word	0x2000045c
 8009088:	200002e4 	.word	0x200002e4
 800908c:	2000040c 	.word	0x2000040c
 8009090:	10624dd3 	.word	0x10624dd3
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8009094:	4b44      	ldr	r3, [pc, #272]	@ (80091a8 <RadioIrqProcess+0x3d4>)
 8009096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009098:	2b00      	cmp	r3, #0
 800909a:	d079      	beq.n	8009190 <RadioIrqProcess+0x3bc>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 800909c:	4a43      	ldr	r2, [pc, #268]	@ (80091ac <RadioIrqProcess+0x3d8>)
 800909e:	4b42      	ldr	r3, [pc, #264]	@ (80091a8 <RadioIrqProcess+0x3d4>)
 80090a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090a2:	0c1b      	lsrs	r3, r3, #16
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	4619      	mov	r1, r3
 80090a8:	f640 1003 	movw	r0, #2307	@ 0x903
 80090ac:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 80090ae:	4a3f      	ldr	r2, [pc, #252]	@ (80091ac <RadioIrqProcess+0x3d8>)
 80090b0:	4b3d      	ldr	r3, [pc, #244]	@ (80091a8 <RadioIrqProcess+0x3d4>)
 80090b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090b4:	0a1b      	lsrs	r3, r3, #8
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	4619      	mov	r1, r3
 80090ba:	f640 1004 	movw	r0, #2308	@ 0x904
 80090be:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 80090c0:	4a3a      	ldr	r2, [pc, #232]	@ (80091ac <RadioIrqProcess+0x3d8>)
 80090c2:	4b39      	ldr	r3, [pc, #228]	@ (80091a8 <RadioIrqProcess+0x3d4>)
 80090c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	4619      	mov	r1, r3
 80090ca:	f640 1005 	movw	r0, #2309	@ 0x905
 80090ce:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 80090d0:	4c36      	ldr	r4, [pc, #216]	@ (80091ac <RadioIrqProcess+0x3d8>)
 80090d2:	4b37      	ldr	r3, [pc, #220]	@ (80091b0 <RadioIrqProcess+0x3dc>)
 80090d4:	f640 1002 	movw	r0, #2306	@ 0x902
 80090d8:	4798      	blx	r3
 80090da:	4603      	mov	r3, r0
 80090dc:	f043 0301 	orr.w	r3, r3, #1
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	4619      	mov	r1, r3
 80090e4:	f640 1002 	movw	r0, #2306	@ 0x902
 80090e8:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 80090ea:	4b2f      	ldr	r3, [pc, #188]	@ (80091a8 <RadioIrqProcess+0x3d4>)
 80090ec:	2200      	movs	r2, #0
 80090ee:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80090f0:	2300      	movs	r3, #0
 80090f2:	2200      	movs	r2, #0
 80090f4:	f240 2162 	movw	r1, #610	@ 0x262
 80090f8:	f240 2062 	movw	r0, #610	@ 0x262
 80090fc:	f001 f8ac 	bl	800a258 <SUBGRF_SetDioIrqParams>
        break;
 8009100:	e046      	b.n	8009190 <RadioIrqProcess+0x3bc>
        if( 1UL == RFW_Is_Init( ) )
 8009102:	f001 ff5a 	bl	800afba <RFW_Is_Init>
 8009106:	4603      	mov	r3, r0
 8009108:	2b01      	cmp	r3, #1
 800910a:	d143      	bne.n	8009194 <RadioIrqProcess+0x3c0>
            RFW_ReceivePayload( );
 800910c:	f001 ff8b 	bl	800b026 <RFW_ReceivePayload>
        break;
 8009110:	e040      	b.n	8009194 <RadioIrqProcess+0x3c0>
        TimerStop( &RxTimeoutTimer );
 8009112:	4828      	ldr	r0, [pc, #160]	@ (80091b4 <RadioIrqProcess+0x3e0>)
 8009114:	f002 fdf2 	bl	800bcfc <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8009118:	4b23      	ldr	r3, [pc, #140]	@ (80091a8 <RadioIrqProcess+0x3d4>)
 800911a:	785b      	ldrb	r3, [r3, #1]
 800911c:	f083 0301 	eor.w	r3, r3, #1
 8009120:	b2db      	uxtb	r3, r3
 8009122:	2b00      	cmp	r3, #0
 8009124:	d002      	beq.n	800912c <RadioIrqProcess+0x358>
            SUBGRF_SetStandby( STDBY_RC );
 8009126:	2000      	movs	r0, #0
 8009128:	f000 febc 	bl	8009ea4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800912c:	4b22      	ldr	r3, [pc, #136]	@ (80091b8 <RadioIrqProcess+0x3e4>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d031      	beq.n	8009198 <RadioIrqProcess+0x3c4>
 8009134:	4b20      	ldr	r3, [pc, #128]	@ (80091b8 <RadioIrqProcess+0x3e4>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d02c      	beq.n	8009198 <RadioIrqProcess+0x3c4>
            RadioEvents->RxTimeout( );
 800913e:	4b1e      	ldr	r3, [pc, #120]	@ (80091b8 <RadioIrqProcess+0x3e4>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	68db      	ldr	r3, [r3, #12]
 8009144:	4798      	blx	r3
        break;
 8009146:	e027      	b.n	8009198 <RadioIrqProcess+0x3c4>
        if( SubgRf.RxContinuous == false )
 8009148:	4b17      	ldr	r3, [pc, #92]	@ (80091a8 <RadioIrqProcess+0x3d4>)
 800914a:	785b      	ldrb	r3, [r3, #1]
 800914c:	f083 0301 	eor.w	r3, r3, #1
 8009150:	b2db      	uxtb	r3, r3
 8009152:	2b00      	cmp	r3, #0
 8009154:	d002      	beq.n	800915c <RadioIrqProcess+0x388>
            SUBGRF_SetStandby( STDBY_RC );
 8009156:	2000      	movs	r0, #0
 8009158:	f000 fea4 	bl	8009ea4 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800915c:	4b16      	ldr	r3, [pc, #88]	@ (80091b8 <RadioIrqProcess+0x3e4>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d01b      	beq.n	800919c <RadioIrqProcess+0x3c8>
 8009164:	4b14      	ldr	r3, [pc, #80]	@ (80091b8 <RadioIrqProcess+0x3e4>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	691b      	ldr	r3, [r3, #16]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d016      	beq.n	800919c <RadioIrqProcess+0x3c8>
            RadioEvents->RxError( );
 800916e:	4b12      	ldr	r3, [pc, #72]	@ (80091b8 <RadioIrqProcess+0x3e4>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	4798      	blx	r3
        break;
 8009176:	e011      	b.n	800919c <RadioIrqProcess+0x3c8>
        break;
 8009178:	bf00      	nop
 800917a:	e010      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 800917c:	bf00      	nop
 800917e:	e00e      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 8009180:	bf00      	nop
 8009182:	e00c      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 8009184:	bf00      	nop
 8009186:	e00a      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 8009188:	bf00      	nop
 800918a:	e008      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 800918c:	bf00      	nop
 800918e:	e006      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 8009190:	bf00      	nop
 8009192:	e004      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 8009194:	bf00      	nop
 8009196:	e002      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 8009198:	bf00      	nop
 800919a:	e000      	b.n	800919e <RadioIrqProcess+0x3ca>
        break;
 800919c:	bf00      	nop
    }
}
 800919e:	bf00      	nop
 80091a0:	3708      	adds	r7, #8
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bdb0      	pop	{r4, r5, r7, pc}
 80091a6:	bf00      	nop
 80091a8:	200003e8 	.word	0x200003e8
 80091ac:	08008be5 	.word	0x08008be5
 80091b0:	08008c09 	.word	0x08008c09
 80091b4:	2000045c 	.word	0x2000045c
 80091b8:	200003e4 	.word	0x200003e4

080091bc <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80091c0:	4b09      	ldr	r3, [pc, #36]	@ (80091e8 <RadioTxPrbs+0x2c>)
 80091c2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80091c6:	2101      	movs	r1, #1
 80091c8:	4618      	mov	r0, r3
 80091ca:	f001 fcfd 	bl	800abc8 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 80091ce:	4b07      	ldr	r3, [pc, #28]	@ (80091ec <RadioTxPrbs+0x30>)
 80091d0:	212d      	movs	r1, #45	@ 0x2d
 80091d2:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80091d6:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 80091d8:	f000 ff27 	bl	800a02a <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 80091dc:	4804      	ldr	r0, [pc, #16]	@ (80091f0 <RadioTxPrbs+0x34>)
 80091de:	f000 fe7d 	bl	8009edc <SUBGRF_SetTx>
}
 80091e2:	bf00      	nop
 80091e4:	bd80      	pop	{r7, pc}
 80091e6:	bf00      	nop
 80091e8:	200003e8 	.word	0x200003e8
 80091ec:	08008be5 	.word	0x08008be5
 80091f0:	000fffff 	.word	0x000fffff

080091f4 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b084      	sub	sp, #16
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	4603      	mov	r3, r0
 80091fc:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 80091fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009202:	4618      	mov	r0, r3
 8009204:	f001 fd08 	bl	800ac18 <SUBGRF_SetRfTxPower>
 8009208:	4603      	mov	r3, r0
 800920a:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800920c:	210e      	movs	r1, #14
 800920e:	f640 101f 	movw	r0, #2335	@ 0x91f
 8009212:	f001 fbcb 	bl	800a9ac <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8009216:	7bfb      	ldrb	r3, [r7, #15]
 8009218:	2101      	movs	r1, #1
 800921a:	4618      	mov	r0, r3
 800921c:	f001 fcd4 	bl	800abc8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8009220:	f000 fefa 	bl	800a018 <SUBGRF_SetTxContinuousWave>
}
 8009224:	bf00      	nop
 8009226:	3710      	adds	r7, #16
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 800922c:	b480      	push	{r7}
 800922e:	b089      	sub	sp, #36	@ 0x24
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	4613      	mov	r3, r2
 8009238:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 800923a:	2300      	movs	r3, #0
 800923c:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 800923e:	2300      	movs	r3, #0
 8009240:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 8009242:	2300      	movs	r3, #0
 8009244:	61bb      	str	r3, [r7, #24]
 8009246:	e011      	b.n	800926c <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8009248:	69bb      	ldr	r3, [r7, #24]
 800924a:	68ba      	ldr	r2, [r7, #8]
 800924c:	4413      	add	r3, r2
 800924e:	781a      	ldrb	r2, [r3, #0]
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	68b9      	ldr	r1, [r7, #8]
 8009254:	440b      	add	r3, r1
 8009256:	43d2      	mvns	r2, r2
 8009258:	b2d2      	uxtb	r2, r2
 800925a:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	68fa      	ldr	r2, [r7, #12]
 8009260:	4413      	add	r3, r2
 8009262:	2200      	movs	r2, #0
 8009264:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	3301      	adds	r3, #1
 800926a:	61bb      	str	r3, [r7, #24]
 800926c:	79fb      	ldrb	r3, [r7, #7]
 800926e:	69ba      	ldr	r2, [r7, #24]
 8009270:	429a      	cmp	r2, r3
 8009272:	dbe9      	blt.n	8009248 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8009274:	2300      	movs	r3, #0
 8009276:	61bb      	str	r3, [r7, #24]
 8009278:	e049      	b.n	800930e <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 800927a:	69bb      	ldr	r3, [r7, #24]
 800927c:	425a      	negs	r2, r3
 800927e:	f003 0307 	and.w	r3, r3, #7
 8009282:	f002 0207 	and.w	r2, r2, #7
 8009286:	bf58      	it	pl
 8009288:	4253      	negpl	r3, r2
 800928a:	b2db      	uxtb	r3, r3
 800928c:	f1c3 0307 	rsb	r3, r3, #7
 8009290:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	2b00      	cmp	r3, #0
 8009296:	da00      	bge.n	800929a <payload_integration+0x6e>
 8009298:	3307      	adds	r3, #7
 800929a:	10db      	asrs	r3, r3, #3
 800929c:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 800929e:	69bb      	ldr	r3, [r7, #24]
 80092a0:	3301      	adds	r3, #1
 80092a2:	425a      	negs	r2, r3
 80092a4:	f003 0307 	and.w	r3, r3, #7
 80092a8:	f002 0207 	and.w	r2, r2, #7
 80092ac:	bf58      	it	pl
 80092ae:	4253      	negpl	r3, r2
 80092b0:	b2db      	uxtb	r3, r3
 80092b2:	f1c3 0307 	rsb	r3, r3, #7
 80092b6:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 80092b8:	69bb      	ldr	r3, [r7, #24]
 80092ba:	3301      	adds	r3, #1
 80092bc:	2b00      	cmp	r3, #0
 80092be:	da00      	bge.n	80092c2 <payload_integration+0x96>
 80092c0:	3307      	adds	r3, #7
 80092c2:	10db      	asrs	r3, r3, #3
 80092c4:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 80092c6:	7dbb      	ldrb	r3, [r7, #22]
 80092c8:	68ba      	ldr	r2, [r7, #8]
 80092ca:	4413      	add	r3, r2
 80092cc:	781b      	ldrb	r3, [r3, #0]
 80092ce:	461a      	mov	r2, r3
 80092d0:	7dfb      	ldrb	r3, [r7, #23]
 80092d2:	fa42 f303 	asr.w	r3, r2, r3
 80092d6:	b2db      	uxtb	r3, r3
 80092d8:	f003 0301 	and.w	r3, r3, #1
 80092dc:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 80092de:	7ffa      	ldrb	r2, [r7, #31]
 80092e0:	7cfb      	ldrb	r3, [r7, #19]
 80092e2:	4053      	eors	r3, r2
 80092e4:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 80092e6:	7d3b      	ldrb	r3, [r7, #20]
 80092e8:	68fa      	ldr	r2, [r7, #12]
 80092ea:	4413      	add	r3, r2
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	b25a      	sxtb	r2, r3
 80092f0:	7ff9      	ldrb	r1, [r7, #31]
 80092f2:	7d7b      	ldrb	r3, [r7, #21]
 80092f4:	fa01 f303 	lsl.w	r3, r1, r3
 80092f8:	b25b      	sxtb	r3, r3
 80092fa:	4313      	orrs	r3, r2
 80092fc:	b259      	sxtb	r1, r3
 80092fe:	7d3b      	ldrb	r3, [r7, #20]
 8009300:	68fa      	ldr	r2, [r7, #12]
 8009302:	4413      	add	r3, r2
 8009304:	b2ca      	uxtb	r2, r1
 8009306:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	3301      	adds	r3, #1
 800930c:	61bb      	str	r3, [r7, #24]
 800930e:	79fb      	ldrb	r3, [r7, #7]
 8009310:	00db      	lsls	r3, r3, #3
 8009312:	69ba      	ldr	r2, [r7, #24]
 8009314:	429a      	cmp	r2, r3
 8009316:	dbb0      	blt.n	800927a <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8009318:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800931c:	01db      	lsls	r3, r3, #7
 800931e:	b25a      	sxtb	r2, r3
 8009320:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009324:	019b      	lsls	r3, r3, #6
 8009326:	b25b      	sxtb	r3, r3
 8009328:	4313      	orrs	r3, r2
 800932a:	b25b      	sxtb	r3, r3
 800932c:	7ffa      	ldrb	r2, [r7, #31]
 800932e:	2a00      	cmp	r2, #0
 8009330:	d101      	bne.n	8009336 <payload_integration+0x10a>
 8009332:	2220      	movs	r2, #32
 8009334:	e000      	b.n	8009338 <payload_integration+0x10c>
 8009336:	2200      	movs	r2, #0
 8009338:	4313      	orrs	r3, r2
 800933a:	b259      	sxtb	r1, r3
 800933c:	79fb      	ldrb	r3, [r7, #7]
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	4413      	add	r3, r2
 8009342:	b2ca      	uxtb	r2, r1
 8009344:	701a      	strb	r2, [r3, #0]
}
 8009346:	bf00      	nop
 8009348:	3724      	adds	r7, #36	@ 0x24
 800934a:	46bd      	mov	sp, r7
 800934c:	bc80      	pop	{r7}
 800934e:	4770      	bx	lr

08009350 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b08c      	sub	sp, #48	@ 0x30
 8009354:	af00      	add	r7, sp, #0
 8009356:	60b9      	str	r1, [r7, #8]
 8009358:	607a      	str	r2, [r7, #4]
 800935a:	603b      	str	r3, [r7, #0]
 800935c:	4603      	mov	r3, r0
 800935e:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 8009360:	2300      	movs	r3, #0
 8009362:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 8009364:	f107 0320 	add.w	r3, r7, #32
 8009368:	2200      	movs	r2, #0
 800936a:	601a      	str	r2, [r3, #0]
 800936c:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800936e:	f001 fe1e 	bl	800afae <RFW_DeInit>

    if( rxContinuous != 0 )
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d001      	beq.n	800937c <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 8009378:	2300      	movs	r3, #0
 800937a:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2b00      	cmp	r3, #0
 8009380:	bf14      	ite	ne
 8009382:	2301      	movne	r3, #1
 8009384:	2300      	moveq	r3, #0
 8009386:	b2da      	uxtb	r2, r3
 8009388:	4ba3      	ldr	r3, [pc, #652]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 800938a:	705a      	strb	r2, [r3, #1]

    switch( modem )
 800938c:	7bfb      	ldrb	r3, [r7, #15]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d003      	beq.n	800939a <RadioSetRxGenericConfig+0x4a>
 8009392:	2b01      	cmp	r3, #1
 8009394:	f000 80dc 	beq.w	8009550 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8009398:	e195      	b.n	80096c6 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d003      	beq.n	80093aa <RadioSetRxGenericConfig+0x5a>
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	68db      	ldr	r3, [r3, #12]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d102      	bne.n	80093b0 <RadioSetRxGenericConfig+0x60>
            return -1;
 80093aa:	f04f 33ff 	mov.w	r3, #4294967295
 80093ae:	e18b      	b.n	80096c8 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	7f9b      	ldrb	r3, [r3, #30]
 80093b4:	2b08      	cmp	r3, #8
 80093b6:	d902      	bls.n	80093be <RadioSetRxGenericConfig+0x6e>
            return -1;
 80093b8:	f04f 33ff 	mov.w	r3, #4294967295
 80093bc:	e184      	b.n	80096c8 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	6919      	ldr	r1, [r3, #16]
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	7f9b      	ldrb	r3, [r3, #30]
 80093c6:	461a      	mov	r2, r3
 80093c8:	f107 0320 	add.w	r3, r7, #32
 80093cc:	4618      	mov	r0, r3
 80093ce:	f001 ff8f 	bl	800b2f0 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	bf14      	ite	ne
 80093da:	2301      	movne	r3, #1
 80093dc:	2300      	moveq	r3, #0
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	4618      	mov	r0, r3
 80093e2:	f000 fe2b 	bl	800a03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80093e6:	4b8c      	ldr	r3, [pc, #560]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80093e8:	2200      	movs	r2, #0
 80093ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	689b      	ldr	r3, [r3, #8]
 80093f2:	4a89      	ldr	r2, [pc, #548]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80093f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	f893 2020 	ldrb.w	r2, [r3, #32]
 80093fc:	4b86      	ldr	r3, [pc, #536]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80093fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	685b      	ldr	r3, [r3, #4]
 8009406:	4618      	mov	r0, r3
 8009408:	f001 fd04 	bl	800ae14 <SUBGRF_GetFskBandwidthRegValue>
 800940c:	4603      	mov	r3, r0
 800940e:	461a      	mov	r2, r3
 8009410:	4b81      	ldr	r3, [pc, #516]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009412:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009416:	4b80      	ldr	r3, [pc, #512]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009418:	2200      	movs	r2, #0
 800941a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	b29b      	uxth	r3, r3
 8009422:	00db      	lsls	r3, r3, #3
 8009424:	b29a      	uxth	r2, r3
 8009426:	4b7c      	ldr	r3, [pc, #496]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009428:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	7fda      	ldrb	r2, [r3, #31]
 800942e:	4b7a      	ldr	r3, [pc, #488]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009430:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	7f9b      	ldrb	r3, [r3, #30]
 8009436:	00db      	lsls	r3, r3, #3
 8009438:	b2da      	uxtb	r2, r3
 800943a:	4b77      	ldr	r3, [pc, #476]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 800943c:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8009444:	4b74      	ldr	r3, [pc, #464]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009446:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800944e:	2b00      	cmp	r3, #0
 8009450:	d105      	bne.n	800945e <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	695b      	ldr	r3, [r3, #20]
 8009456:	b2da      	uxtb	r2, r3
 8009458:	4b6f      	ldr	r3, [pc, #444]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 800945a:	759a      	strb	r2, [r3, #22]
 800945c:	e00b      	b.n	8009476 <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009464:	2b02      	cmp	r3, #2
 8009466:	d103      	bne.n	8009470 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8009468:	4b6b      	ldr	r3, [pc, #428]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 800946a:	22ff      	movs	r2, #255	@ 0xff
 800946c:	759a      	strb	r2, [r3, #22]
 800946e:	e002      	b.n	8009476 <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8009470:	4b69      	ldr	r3, [pc, #420]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009472:	22ff      	movs	r2, #255	@ 0xff
 8009474:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800947c:	2b02      	cmp	r3, #2
 800947e:	d004      	beq.n	800948a <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009486:	2b02      	cmp	r3, #2
 8009488:	d12d      	bne.n	80094e6 <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009490:	2bf1      	cmp	r3, #241	@ 0xf1
 8009492:	d00c      	beq.n	80094ae <RadioSetRxGenericConfig+0x15e>
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800949a:	2bf2      	cmp	r3, #242	@ 0xf2
 800949c:	d007      	beq.n	80094ae <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d002      	beq.n	80094ae <RadioSetRxGenericConfig+0x15e>
                return -1;
 80094a8:	f04f 33ff 	mov.w	r3, #4294967295
 80094ac:	e10c      	b.n	80096c8 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 80094ae:	2300      	movs	r3, #0
 80094b0:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 80094b6:	4b59      	ldr	r3, [pc, #356]	@ (800961c <RadioSetRxGenericConfig+0x2cc>)
 80094b8:	6819      	ldr	r1, [r3, #0]
 80094ba:	f107 0314 	add.w	r3, r7, #20
 80094be:	4a58      	ldr	r2, [pc, #352]	@ (8009620 <RadioSetRxGenericConfig+0x2d0>)
 80094c0:	4618      	mov	r0, r3
 80094c2:	f001 fd67 	bl	800af94 <RFW_Init>
 80094c6:	4603      	mov	r3, r0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d002      	beq.n	80094d2 <RadioSetRxGenericConfig+0x182>
                return -1;
 80094cc:	f04f 33ff 	mov.w	r3, #4294967295
 80094d0:	e0fa      	b.n	80096c8 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80094d2:	4b51      	ldr	r3, [pc, #324]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80094d4:	2200      	movs	r2, #0
 80094d6:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80094d8:	4b4f      	ldr	r3, [pc, #316]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80094da:	2201      	movs	r2, #1
 80094dc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80094de:	4b4e      	ldr	r3, [pc, #312]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80094e0:	2200      	movs	r2, #0
 80094e2:	755a      	strb	r2, [r3, #21]
        {
 80094e4:	e00e      	b.n	8009504 <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80094ec:	4b4a      	ldr	r3, [pc, #296]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80094ee:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80094f6:	4b48      	ldr	r3, [pc, #288]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80094f8:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8009500:	4b45      	ldr	r3, [pc, #276]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009502:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8009504:	f7ff fa6d 	bl	80089e2 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8009508:	2000      	movs	r0, #0
 800950a:	f7fe fc09 	bl	8007d20 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800950e:	4845      	ldr	r0, [pc, #276]	@ (8009624 <RadioSetRxGenericConfig+0x2d4>)
 8009510:	f001 f838 	bl	800a584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009514:	4844      	ldr	r0, [pc, #272]	@ (8009628 <RadioSetRxGenericConfig+0x2d8>)
 8009516:	f001 f903 	bl	800a720 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 800951a:	f107 0320 	add.w	r3, r7, #32
 800951e:	4618      	mov	r0, r3
 8009520:	f000 fbc3 	bl	8009caa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	8b9b      	ldrh	r3, [r3, #28]
 8009528:	4618      	mov	r0, r3
 800952a:	f000 fc0d 	bl	8009d48 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	8b1b      	ldrh	r3, [r3, #24]
 8009532:	4618      	mov	r0, r3
 8009534:	f000 fbe8 	bl	8009d08 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800953e:	fb03 f202 	mul.w	r2, r3, r2
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	fbb2 f3f3 	udiv	r3, r2, r3
 800954a:	4a33      	ldr	r2, [pc, #204]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 800954c:	6093      	str	r3, [r2, #8]
        break;
 800954e:	e0ba      	b.n	80096c6 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8009554:	2b00      	cmp	r3, #0
 8009556:	d102      	bne.n	800955e <RadioSetRxGenericConfig+0x20e>
            return -1;
 8009558:	f04f 33ff 	mov.w	r3, #4294967295
 800955c:	e0b4      	b.n	80096c8 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8009564:	2b01      	cmp	r3, #1
 8009566:	d105      	bne.n	8009574 <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800956e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009572:	e002      	b.n	800957a <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 8009574:	23ff      	movs	r3, #255	@ 0xff
 8009576:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957e:	2b00      	cmp	r3, #0
 8009580:	bf14      	ite	ne
 8009582:	2301      	movne	r3, #1
 8009584:	2300      	moveq	r3, #0
 8009586:	b2db      	uxtb	r3, r3
 8009588:	4618      	mov	r0, r3
 800958a:	f000 fd57 	bl	800a03c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	b2db      	uxtb	r3, r3
 8009592:	4618      	mov	r0, r3
 8009594:	f000 fd61 	bl	800a05a <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009598:	4b1f      	ldr	r3, [pc, #124]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 800959a:	2201      	movs	r2, #1
 800959c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80095a6:	4b1c      	ldr	r3, [pc, #112]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80095a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 80095b2:	4b19      	ldr	r3, [pc, #100]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80095b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80095be:	4b16      	ldr	r3, [pc, #88]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80095c0:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80095ca:	2b02      	cmp	r3, #2
 80095cc:	d010      	beq.n	80095f0 <RadioSetRxGenericConfig+0x2a0>
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	dc2c      	bgt.n	800962c <RadioSetRxGenericConfig+0x2dc>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d002      	beq.n	80095dc <RadioSetRxGenericConfig+0x28c>
 80095d6:	2b01      	cmp	r3, #1
 80095d8:	d005      	beq.n	80095e6 <RadioSetRxGenericConfig+0x296>
            break;
 80095da:	e027      	b.n	800962c <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80095dc:	4b0e      	ldr	r3, [pc, #56]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80095de:	2200      	movs	r2, #0
 80095e0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80095e4:	e023      	b.n	800962e <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80095e6:	4b0c      	ldr	r3, [pc, #48]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 80095e8:	2201      	movs	r2, #1
 80095ea:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80095ee:	e01e      	b.n	800962e <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80095f6:	2b0b      	cmp	r3, #11
 80095f8:	d004      	beq.n	8009604 <RadioSetRxGenericConfig+0x2b4>
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009600:	2b0c      	cmp	r3, #12
 8009602:	d104      	bne.n	800960e <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009604:	4b04      	ldr	r3, [pc, #16]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009606:	2201      	movs	r2, #1
 8009608:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800960c:	e00f      	b.n	800962e <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800960e:	4b02      	ldr	r3, [pc, #8]	@ (8009618 <RadioSetRxGenericConfig+0x2c8>)
 8009610:	2200      	movs	r2, #0
 8009612:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009616:	e00a      	b.n	800962e <RadioSetRxGenericConfig+0x2de>
 8009618:	200003e8 	.word	0x200003e8
 800961c:	200003e4 	.word	0x200003e4
 8009620:	2000045c 	.word	0x2000045c
 8009624:	20000420 	.word	0x20000420
 8009628:	200003f6 	.word	0x200003f6
            break;
 800962c:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800962e:	4b28      	ldr	r3, [pc, #160]	@ (80096d0 <RadioSetRxGenericConfig+0x380>)
 8009630:	2201      	movs	r2, #1
 8009632:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8009638:	4b25      	ldr	r3, [pc, #148]	@ (80096d0 <RadioSetRxGenericConfig+0x380>)
 800963a:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8009642:	4b23      	ldr	r3, [pc, #140]	@ (80096d0 <RadioSetRxGenericConfig+0x380>)
 8009644:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009646:	4a22      	ldr	r2, [pc, #136]	@ (80096d0 <RadioSetRxGenericConfig+0x380>)
 8009648:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800964c:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 8009654:	4b1e      	ldr	r3, [pc, #120]	@ (80096d0 <RadioSetRxGenericConfig+0x380>)
 8009656:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 8009660:	4b1b      	ldr	r3, [pc, #108]	@ (80096d0 <RadioSetRxGenericConfig+0x380>)
 8009662:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 8009666:	f7ff f9bc 	bl	80089e2 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800966a:	2001      	movs	r0, #1
 800966c:	f7fe fb58 	bl	8007d20 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009670:	4818      	ldr	r0, [pc, #96]	@ (80096d4 <RadioSetRxGenericConfig+0x384>)
 8009672:	f000 ff87 	bl	800a584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009676:	4818      	ldr	r0, [pc, #96]	@ (80096d8 <RadioSetRxGenericConfig+0x388>)
 8009678:	f001 f852 	bl	800a720 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800967c:	4b14      	ldr	r3, [pc, #80]	@ (80096d0 <RadioSetRxGenericConfig+0x380>)
 800967e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009682:	2b01      	cmp	r3, #1
 8009684:	d10d      	bne.n	80096a2 <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8009686:	f240 7036 	movw	r0, #1846	@ 0x736
 800968a:	f001 f9b1 	bl	800a9f0 <SUBGRF_ReadRegister>
 800968e:	4603      	mov	r3, r0
 8009690:	f023 0304 	bic.w	r3, r3, #4
 8009694:	b2db      	uxtb	r3, r3
 8009696:	4619      	mov	r1, r3
 8009698:	f240 7036 	movw	r0, #1846	@ 0x736
 800969c:	f001 f986 	bl	800a9ac <SUBGRF_WriteRegister>
 80096a0:	e00c      	b.n	80096bc <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80096a2:	f240 7036 	movw	r0, #1846	@ 0x736
 80096a6:	f001 f9a3 	bl	800a9f0 <SUBGRF_ReadRegister>
 80096aa:	4603      	mov	r3, r0
 80096ac:	f043 0304 	orr.w	r3, r3, #4
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	4619      	mov	r1, r3
 80096b4:	f240 7036 	movw	r0, #1846	@ 0x736
 80096b8:	f001 f978 	bl	800a9ac <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 80096bc:	4b04      	ldr	r3, [pc, #16]	@ (80096d0 <RadioSetRxGenericConfig+0x380>)
 80096be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80096c2:	609a      	str	r2, [r3, #8]
        break;
 80096c4:	bf00      	nop
    }
    return status;
 80096c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3730      	adds	r7, #48	@ 0x30
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}
 80096d0:	200003e8 	.word	0x200003e8
 80096d4:	20000420 	.word	0x20000420
 80096d8:	200003f6 	.word	0x200003f6

080096dc <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b08e      	sub	sp, #56	@ 0x38
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	60b9      	str	r1, [r7, #8]
 80096e4:	607b      	str	r3, [r7, #4]
 80096e6:	4603      	mov	r3, r0
 80096e8:	73fb      	strb	r3, [r7, #15]
 80096ea:	4613      	mov	r3, r2
 80096ec:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 80096ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80096f2:	2200      	movs	r2, #0
 80096f4:	601a      	str	r2, [r3, #0]
 80096f6:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80096f8:	f001 fc59 	bl	800afae <RFW_DeInit>
    switch( modem )
 80096fc:	7bfb      	ldrb	r3, [r7, #15]
 80096fe:	2b03      	cmp	r3, #3
 8009700:	f200 8205 	bhi.w	8009b0e <RadioSetTxGenericConfig+0x432>
 8009704:	a201      	add	r2, pc, #4	@ (adr r2, 800970c <RadioSetTxGenericConfig+0x30>)
 8009706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800970a:	bf00      	nop
 800970c:	08009891 	.word	0x08009891
 8009710:	080099d9 	.word	0x080099d9
 8009714:	08009ad1 	.word	0x08009ad1
 8009718:	0800971d 	.word	0x0800971d
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	7c9b      	ldrb	r3, [r3, #18]
 8009720:	2b08      	cmp	r3, #8
 8009722:	d902      	bls.n	800972a <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 8009724:	f04f 33ff 	mov.w	r3, #4294967295
 8009728:	e206      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	6899      	ldr	r1, [r3, #8]
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	7c9b      	ldrb	r3, [r3, #18]
 8009732:	461a      	mov	r2, r3
 8009734:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009738:	4618      	mov	r0, r3
 800973a:	f001 fdd9 	bl	800b2f0 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d102      	bne.n	800974c <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 8009746:	f04f 33ff 	mov.w	r3, #4294967295
 800974a:	e1f5      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009754:	4293      	cmp	r3, r2
 8009756:	d813      	bhi.n	8009780 <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 8009758:	2302      	movs	r3, #2
 800975a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 800975e:	4b99      	ldr	r3, [pc, #612]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009760:	2203      	movs	r2, #3
 8009762:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8009764:	4b97      	ldr	r3, [pc, #604]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009766:	2203      	movs	r2, #3
 8009768:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a94      	ldr	r2, [pc, #592]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009772:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	7cda      	ldrb	r2, [r3, #19]
 8009778:	4b92      	ldr	r3, [pc, #584]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800977a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800977e:	e017      	b.n	80097b0 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 8009780:	2300      	movs	r3, #0
 8009782:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009786:	4b8f      	ldr	r3, [pc, #572]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009788:	2200      	movs	r2, #0
 800978a:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800978c:	4b8d      	ldr	r3, [pc, #564]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800978e:	2200      	movs	r2, #0
 8009790:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a8a      	ldr	r2, [pc, #552]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800979a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	7cda      	ldrb	r2, [r3, #19]
 80097a0:	4b88      	ldr	r3, [pc, #544]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80097a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	089b      	lsrs	r3, r3, #2
 80097ac:	4a85      	ldr	r2, [pc, #532]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80097ae:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	00db      	lsls	r3, r3, #3
 80097b8:	b29a      	uxth	r2, r3
 80097ba:	4b82      	ldr	r3, [pc, #520]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80097bc:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 80097be:	4b81      	ldr	r3, [pc, #516]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80097c0:	2204      	movs	r2, #4
 80097c2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	7c9b      	ldrb	r3, [r3, #18]
 80097c8:	00db      	lsls	r3, r3, #3
 80097ca:	b2da      	uxtb	r2, r3
 80097cc:	4b7d      	ldr	r3, [pc, #500]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80097ce:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 80097d0:	4b7c      	ldr	r3, [pc, #496]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80097d2:	2200      	movs	r2, #0
 80097d4:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	7d9b      	ldrb	r3, [r3, #22]
 80097da:	2b02      	cmp	r3, #2
 80097dc:	d003      	beq.n	80097e6 <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	7d1b      	ldrb	r3, [r3, #20]
 80097e2:	2b02      	cmp	r3, #2
 80097e4:	d12b      	bne.n	800983e <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	7d5b      	ldrb	r3, [r3, #21]
 80097ea:	2bf1      	cmp	r3, #241	@ 0xf1
 80097ec:	d00a      	beq.n	8009804 <RadioSetTxGenericConfig+0x128>
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	7d5b      	ldrb	r3, [r3, #21]
 80097f2:	2bf2      	cmp	r3, #242	@ 0xf2
 80097f4:	d006      	beq.n	8009804 <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	7d5b      	ldrb	r3, [r3, #21]
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	d002      	beq.n	8009804 <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 80097fe:	f04f 33ff 	mov.w	r3, #4294967295
 8009802:	e199      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8009808:	2301      	movs	r3, #1
 800980a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 800980e:	4b6e      	ldr	r3, [pc, #440]	@ (80099c8 <RadioSetTxGenericConfig+0x2ec>)
 8009810:	6819      	ldr	r1, [r3, #0]
 8009812:	f107 0320 	add.w	r3, r7, #32
 8009816:	4a6d      	ldr	r2, [pc, #436]	@ (80099cc <RadioSetTxGenericConfig+0x2f0>)
 8009818:	4618      	mov	r0, r3
 800981a:	f001 fbbb 	bl	800af94 <RFW_Init>
 800981e:	4603      	mov	r3, r0
 8009820:	2b00      	cmp	r3, #0
 8009822:	d002      	beq.n	800982a <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 8009824:	f04f 33ff 	mov.w	r3, #4294967295
 8009828:	e186      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 800982a:	4b66      	ldr	r3, [pc, #408]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800982c:	2200      	movs	r2, #0
 800982e:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8009830:	4b64      	ldr	r3, [pc, #400]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009832:	2201      	movs	r2, #1
 8009834:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8009836:	4b63      	ldr	r3, [pc, #396]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009838:	2200      	movs	r2, #0
 800983a:	755a      	strb	r2, [r3, #21]
        {
 800983c:	e00b      	b.n	8009856 <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	7d5a      	ldrb	r2, [r3, #21]
 8009842:	4b60      	ldr	r3, [pc, #384]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009844:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	7d9a      	ldrb	r2, [r3, #22]
 800984a:	4b5e      	ldr	r3, [pc, #376]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800984c:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	7d1a      	ldrb	r2, [r3, #20]
 8009852:	4b5c      	ldr	r3, [pc, #368]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009854:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8009856:	f7ff f8c4 	bl	80089e2 <RadioStandby>
        RadioSetModem( radio_modem );
 800985a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800985e:	4618      	mov	r0, r3
 8009860:	f7fe fa5e 	bl	8007d20 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009864:	485a      	ldr	r0, [pc, #360]	@ (80099d0 <RadioSetTxGenericConfig+0x2f4>)
 8009866:	f000 fe8d 	bl	800a584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800986a:	485a      	ldr	r0, [pc, #360]	@ (80099d4 <RadioSetTxGenericConfig+0x2f8>)
 800986c:	f000 ff58 	bl	800a720 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8009870:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009874:	4618      	mov	r0, r3
 8009876:	f000 fa18 	bl	8009caa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	8a1b      	ldrh	r3, [r3, #16]
 800987e:	4618      	mov	r0, r3
 8009880:	f000 fa62 	bl	8009d48 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	899b      	ldrh	r3, [r3, #12]
 8009888:	4618      	mov	r0, r3
 800988a:	f000 fa3d 	bl	8009d08 <SUBGRF_SetCrcPolynomial>
        break;
 800988e:	e13f      	b.n	8009b10 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d102      	bne.n	800989e <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 8009898:	f04f 33ff 	mov.w	r3, #4294967295
 800989c:	e14c      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	7c9b      	ldrb	r3, [r3, #18]
 80098a2:	2b08      	cmp	r3, #8
 80098a4:	d902      	bls.n	80098ac <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 80098a6:	f04f 33ff 	mov.w	r3, #4294967295
 80098aa:	e145      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	6899      	ldr	r1, [r3, #8]
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	7c9b      	ldrb	r3, [r3, #18]
 80098b4:	461a      	mov	r2, r3
 80098b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80098ba:	4618      	mov	r0, r3
 80098bc:	f001 fd18 	bl	800b2f0 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80098c0:	4b40      	ldr	r3, [pc, #256]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80098c2:	2200      	movs	r2, #0
 80098c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a3d      	ldr	r2, [pc, #244]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80098ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 80098d0:	68bb      	ldr	r3, [r7, #8]
 80098d2:	7cda      	ldrb	r2, [r3, #19]
 80098d4:	4b3b      	ldr	r3, [pc, #236]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80098d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	699b      	ldr	r3, [r3, #24]
 80098de:	4a39      	ldr	r2, [pc, #228]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80098e0:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80098e2:	4b38      	ldr	r3, [pc, #224]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80098e4:	2200      	movs	r2, #0
 80098e6:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	b29b      	uxth	r3, r3
 80098ee:	00db      	lsls	r3, r3, #3
 80098f0:	b29a      	uxth	r2, r3
 80098f2:	4b34      	ldr	r3, [pc, #208]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80098f4:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 80098f6:	4b33      	ldr	r3, [pc, #204]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 80098f8:	2204      	movs	r2, #4
 80098fa:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	7c9b      	ldrb	r3, [r3, #18]
 8009900:	00db      	lsls	r3, r3, #3
 8009902:	b2da      	uxtb	r2, r3
 8009904:	4b2f      	ldr	r3, [pc, #188]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009906:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8009908:	4b2e      	ldr	r3, [pc, #184]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800990a:	2200      	movs	r2, #0
 800990c:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	7d9b      	ldrb	r3, [r3, #22]
 8009912:	2b02      	cmp	r3, #2
 8009914:	d003      	beq.n	800991e <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	7d1b      	ldrb	r3, [r3, #20]
 800991a:	2b02      	cmp	r3, #2
 800991c:	d12a      	bne.n	8009974 <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	7d5b      	ldrb	r3, [r3, #21]
 8009922:	2bf1      	cmp	r3, #241	@ 0xf1
 8009924:	d00a      	beq.n	800993c <RadioSetTxGenericConfig+0x260>
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	7d5b      	ldrb	r3, [r3, #21]
 800992a:	2bf2      	cmp	r3, #242	@ 0xf2
 800992c:	d006      	beq.n	800993c <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800992e:	68bb      	ldr	r3, [r7, #8]
 8009930:	7d5b      	ldrb	r3, [r3, #21]
 8009932:	2b01      	cmp	r3, #1
 8009934:	d002      	beq.n	800993c <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 8009936:	f04f 33ff 	mov.w	r3, #4294967295
 800993a:	e0fd      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 800993c:	2301      	movs	r3, #1
 800993e:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8009944:	4b20      	ldr	r3, [pc, #128]	@ (80099c8 <RadioSetTxGenericConfig+0x2ec>)
 8009946:	6819      	ldr	r1, [r3, #0]
 8009948:	f107 0314 	add.w	r3, r7, #20
 800994c:	4a1f      	ldr	r2, [pc, #124]	@ (80099cc <RadioSetTxGenericConfig+0x2f0>)
 800994e:	4618      	mov	r0, r3
 8009950:	f001 fb20 	bl	800af94 <RFW_Init>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d002      	beq.n	8009960 <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 800995a:	f04f 33ff 	mov.w	r3, #4294967295
 800995e:	e0eb      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8009960:	4b18      	ldr	r3, [pc, #96]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009962:	2200      	movs	r2, #0
 8009964:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8009966:	4b17      	ldr	r3, [pc, #92]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009968:	2201      	movs	r2, #1
 800996a:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 800996c:	4b15      	ldr	r3, [pc, #84]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800996e:	2200      	movs	r2, #0
 8009970:	755a      	strb	r2, [r3, #21]
        {
 8009972:	e00b      	b.n	800998c <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	7d5a      	ldrb	r2, [r3, #21]
 8009978:	4b12      	ldr	r3, [pc, #72]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800997a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	7d9a      	ldrb	r2, [r3, #22]
 8009980:	4b10      	ldr	r3, [pc, #64]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 8009982:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	7d1a      	ldrb	r2, [r3, #20]
 8009988:	4b0e      	ldr	r3, [pc, #56]	@ (80099c4 <RadioSetTxGenericConfig+0x2e8>)
 800998a:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 800998c:	f7ff f829 	bl	80089e2 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8009990:	2000      	movs	r0, #0
 8009992:	f7fe f9c5 	bl	8007d20 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009996:	480e      	ldr	r0, [pc, #56]	@ (80099d0 <RadioSetTxGenericConfig+0x2f4>)
 8009998:	f000 fdf4 	bl	800a584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800999c:	480d      	ldr	r0, [pc, #52]	@ (80099d4 <RadioSetTxGenericConfig+0x2f8>)
 800999e:	f000 febf 	bl	800a720 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80099a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80099a6:	4618      	mov	r0, r3
 80099a8:	f000 f97f 	bl	8009caa <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	8a1b      	ldrh	r3, [r3, #16]
 80099b0:	4618      	mov	r0, r3
 80099b2:	f000 f9c9 	bl	8009d48 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	899b      	ldrh	r3, [r3, #12]
 80099ba:	4618      	mov	r0, r3
 80099bc:	f000 f9a4 	bl	8009d08 <SUBGRF_SetCrcPolynomial>
        break;
 80099c0:	e0a6      	b.n	8009b10 <RadioSetTxGenericConfig+0x434>
 80099c2:	bf00      	nop
 80099c4:	200003e8 	.word	0x200003e8
 80099c8:	200003e4 	.word	0x200003e4
 80099cc:	20000444 	.word	0x20000444
 80099d0:	20000420 	.word	0x20000420
 80099d4:	200003f6 	.word	0x200003f6
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80099d8:	4b59      	ldr	r3, [pc, #356]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 80099da:	2201      	movs	r2, #1
 80099dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	781a      	ldrb	r2, [r3, #0]
 80099e4:	4b56      	ldr	r3, [pc, #344]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 80099e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	785a      	ldrb	r2, [r3, #1]
 80099ee:	4b54      	ldr	r3, [pc, #336]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 80099f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	789a      	ldrb	r2, [r3, #2]
 80099f8:	4b51      	ldr	r3, [pc, #324]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 80099fa:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	78db      	ldrb	r3, [r3, #3]
 8009a02:	2b02      	cmp	r3, #2
 8009a04:	d010      	beq.n	8009a28 <RadioSetTxGenericConfig+0x34c>
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	dc20      	bgt.n	8009a4c <RadioSetTxGenericConfig+0x370>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <RadioSetTxGenericConfig+0x338>
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d005      	beq.n	8009a1e <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 8009a12:	e01b      	b.n	8009a4c <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009a14:	4b4a      	ldr	r3, [pc, #296]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a16:	2200      	movs	r2, #0
 8009a18:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009a1c:	e017      	b.n	8009a4e <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009a1e:	4b48      	ldr	r3, [pc, #288]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a20:	2201      	movs	r2, #1
 8009a22:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009a26:	e012      	b.n	8009a4e <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	781b      	ldrb	r3, [r3, #0]
 8009a2c:	2b0b      	cmp	r3, #11
 8009a2e:	d003      	beq.n	8009a38 <RadioSetTxGenericConfig+0x35c>
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	2b0c      	cmp	r3, #12
 8009a36:	d104      	bne.n	8009a42 <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009a38:	4b41      	ldr	r3, [pc, #260]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009a40:	e005      	b.n	8009a4e <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009a42:	4b3f      	ldr	r3, [pc, #252]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a44:	2200      	movs	r2, #0
 8009a46:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009a4a:	e000      	b.n	8009a4e <RadioSetTxGenericConfig+0x372>
            break;
 8009a4c:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009a4e:	4b3c      	ldr	r3, [pc, #240]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a50:	2201      	movs	r2, #1
 8009a52:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	889a      	ldrh	r2, [r3, #4]
 8009a58:	4b39      	ldr	r3, [pc, #228]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a5a:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	799a      	ldrb	r2, [r3, #6]
 8009a60:	4b37      	ldr	r3, [pc, #220]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a62:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	79da      	ldrb	r2, [r3, #7]
 8009a68:	4b35      	ldr	r3, [pc, #212]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a6a:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	7a1a      	ldrb	r2, [r3, #8]
 8009a72:	4b33      	ldr	r3, [pc, #204]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 8009a78:	f7fe ffb3 	bl	80089e2 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8009a7c:	2001      	movs	r0, #1
 8009a7e:	f7fe f94f 	bl	8007d20 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009a82:	4830      	ldr	r0, [pc, #192]	@ (8009b44 <RadioSetTxGenericConfig+0x468>)
 8009a84:	f000 fd7e 	bl	800a584 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009a88:	482f      	ldr	r0, [pc, #188]	@ (8009b48 <RadioSetTxGenericConfig+0x46c>)
 8009a8a:	f000 fe49 	bl	800a720 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8009a8e:	4b2c      	ldr	r3, [pc, #176]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009a90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009a94:	2b06      	cmp	r3, #6
 8009a96:	d10d      	bne.n	8009ab4 <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8009a98:	f640 0089 	movw	r0, #2185	@ 0x889
 8009a9c:	f000 ffa8 	bl	800a9f0 <SUBGRF_ReadRegister>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	f023 0304 	bic.w	r3, r3, #4
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	f640 0089 	movw	r0, #2185	@ 0x889
 8009aae:	f000 ff7d 	bl	800a9ac <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 8009ab2:	e02d      	b.n	8009b10 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8009ab4:	f640 0089 	movw	r0, #2185	@ 0x889
 8009ab8:	f000 ff9a 	bl	800a9f0 <SUBGRF_ReadRegister>
 8009abc:	4603      	mov	r3, r0
 8009abe:	f043 0304 	orr.w	r3, r3, #4
 8009ac2:	b2db      	uxtb	r3, r3
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	f640 0089 	movw	r0, #2185	@ 0x889
 8009aca:	f000 ff6f 	bl	800a9ac <SUBGRF_WriteRegister>
        break;
 8009ace:	e01f      	b.n	8009b10 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d004      	beq.n	8009ae2 <RadioSetTxGenericConfig+0x406>
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009ae0:	d902      	bls.n	8009ae8 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 8009ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ae6:	e027      	b.n	8009b38 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 8009ae8:	2003      	movs	r0, #3
 8009aea:	f7fe f919 	bl	8007d20 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8009aee:	4b14      	ldr	r3, [pc, #80]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009af0:	2202      	movs	r2, #2
 8009af2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a11      	ldr	r2, [pc, #68]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009afc:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8009afe:	4b10      	ldr	r3, [pc, #64]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009b00:	2216      	movs	r2, #22
 8009b02:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009b06:	480f      	ldr	r0, [pc, #60]	@ (8009b44 <RadioSetTxGenericConfig+0x468>)
 8009b08:	f000 fd3c 	bl	800a584 <SUBGRF_SetModulationParams>
        break;
 8009b0c:	e000      	b.n	8009b10 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 8009b0e:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8009b10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b14:	4618      	mov	r0, r3
 8009b16:	f001 f87f 	bl	800ac18 <SUBGRF_SetRfTxPower>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	4b08      	ldr	r3, [pc, #32]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009b20:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8009b24:	4b06      	ldr	r3, [pc, #24]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009b26:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f001 fa53 	bl	800afd6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8009b30:	4a03      	ldr	r2, [pc, #12]	@ (8009b40 <RadioSetTxGenericConfig+0x464>)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6053      	str	r3, [r2, #4]
    return 0;
 8009b36:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3738      	adds	r7, #56	@ 0x38
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}
 8009b40:	200003e8 	.word	0x200003e8
 8009b44:	20000420 	.word	0x20000420
 8009b48:	200003f6 	.word	0x200003f6

08009b4c <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b085      	sub	sp, #20
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 8009b54:	2301      	movs	r3, #1
 8009b56:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 8009b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3714      	adds	r7, #20
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bc80      	pop	{r7}
 8009b62:	4770      	bx	lr

08009b64 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 8009b6e:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 8009b70:	4618      	mov	r0, r3
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bc80      	pop	{r7}
 8009b78:	4770      	bx	lr
	...

08009b7c <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b084      	sub	sp, #16
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d002      	beq.n	8009b90 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8009b8a:	4a1d      	ldr	r2, [pc, #116]	@ (8009c00 <SUBGRF_Init+0x84>)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8009b90:	f7f6 fee4 	bl	800095c <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8009b94:	2002      	movs	r0, #2
 8009b96:	f001 f91b 	bl	800add0 <Radio_SMPS_Set>

    ImageCalibrated = false;
 8009b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8009c04 <SUBGRF_Init+0x88>)
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8009ba0:	2000      	movs	r0, #0
 8009ba2:	f000 f97f 	bl	8009ea4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8009ba6:	f001 fad2 	bl	800b14e <RBI_IsTCXO>
 8009baa:	4603      	mov	r3, r0
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d10e      	bne.n	8009bce <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8009bb0:	2140      	movs	r1, #64	@ 0x40
 8009bb2:	2001      	movs	r0, #1
 8009bb4:	f000 fb8a 	bl	800a2cc <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8009bb8:	2100      	movs	r1, #0
 8009bba:	f640 1011 	movw	r0, #2321	@ 0x911
 8009bbe:	f000 fef5 	bl	800a9ac <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8009bc2:	237f      	movs	r3, #127	@ 0x7f
 8009bc4:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8009bc6:	7b38      	ldrb	r0, [r7, #12]
 8009bc8:	f000 fa8d 	bl	800a0e6 <SUBGRF_Calibrate>
 8009bcc:	e009      	b.n	8009be2 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8009bce:	2120      	movs	r1, #32
 8009bd0:	f640 1011 	movw	r0, #2321	@ 0x911
 8009bd4:	f000 feea 	bl	800a9ac <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8009bd8:	2120      	movs	r1, #32
 8009bda:	f640 1012 	movw	r0, #2322	@ 0x912
 8009bde:	f000 fee5 	bl	800a9ac <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8009be2:	210e      	movs	r1, #14
 8009be4:	f640 101f 	movw	r0, #2335	@ 0x91f
 8009be8:	f000 fee0 	bl	800a9ac <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 8009bec:	f001 fa8c 	bl	800b108 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8009bf0:	4b05      	ldr	r3, [pc, #20]	@ (8009c08 <SUBGRF_Init+0x8c>)
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	701a      	strb	r2, [r3, #0]
}
 8009bf6:	bf00      	nop
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	20000480 	.word	0x20000480
 8009c04:	2000047c 	.word	0x2000047c
 8009c08:	20000474 	.word	0x20000474

08009c0c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	af00      	add	r7, sp, #0
    return OperatingMode;
 8009c10:	4b02      	ldr	r3, [pc, #8]	@ (8009c1c <SUBGRF_GetOperatingMode+0x10>)
 8009c12:	781b      	ldrb	r3, [r3, #0]
}
 8009c14:	4618      	mov	r0, r3
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bc80      	pop	{r7}
 8009c1a:	4770      	bx	lr
 8009c1c:	20000474 	.word	0x20000474

08009c20 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	460b      	mov	r3, r1
 8009c2a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8009c2c:	78fb      	ldrb	r3, [r7, #3]
 8009c2e:	461a      	mov	r2, r3
 8009c30:	6879      	ldr	r1, [r7, #4]
 8009c32:	2000      	movs	r0, #0
 8009c34:	f000 ff40 	bl	800aab8 <SUBGRF_WriteBuffer>
}
 8009c38:	bf00      	nop
 8009c3a:	3708      	adds	r7, #8
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b086      	sub	sp, #24
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	60f8      	str	r0, [r7, #12]
 8009c48:	60b9      	str	r1, [r7, #8]
 8009c4a:	4613      	mov	r3, r2
 8009c4c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8009c52:	f107 0317 	add.w	r3, r7, #23
 8009c56:	4619      	mov	r1, r3
 8009c58:	68b8      	ldr	r0, [r7, #8]
 8009c5a:	f000 fe29 	bl	800a8b0 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	79fa      	ldrb	r2, [r7, #7]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d201      	bcs.n	8009c6c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	e007      	b.n	8009c7c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8009c6c:	7df8      	ldrb	r0, [r7, #23]
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	461a      	mov	r2, r3
 8009c74:	68f9      	ldr	r1, [r7, #12]
 8009c76:	f000 ff41 	bl	800aafc <SUBGRF_ReadBuffer>

    return 0;
 8009c7a:	2300      	movs	r3, #0
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3718      	adds	r7, #24
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b084      	sub	sp, #16
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	460b      	mov	r3, r1
 8009c8e:	607a      	str	r2, [r7, #4]
 8009c90:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8009c92:	7afb      	ldrb	r3, [r7, #11]
 8009c94:	4619      	mov	r1, r3
 8009c96:	68f8      	ldr	r0, [r7, #12]
 8009c98:	f7ff ffc2 	bl	8009c20 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 f91d 	bl	8009edc <SUBGRF_SetTx>
}
 8009ca2:	bf00      	nop
 8009ca4:	3710      	adds	r7, #16
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}

08009caa <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8009caa:	b580      	push	{r7, lr}
 8009cac:	b082      	sub	sp, #8
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8009cb2:	2208      	movs	r2, #8
 8009cb4:	6879      	ldr	r1, [r7, #4]
 8009cb6:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 8009cba:	f000 feb9 	bl	800aa30 <SUBGRF_WriteRegisters>
    return 0;
 8009cbe:	2300      	movs	r3, #0
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3708      	adds	r7, #8
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}

08009cc8 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	4603      	mov	r3, r0
 8009cd0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8009cd2:	88fb      	ldrh	r3, [r7, #6]
 8009cd4:	0a1b      	lsrs	r3, r3, #8
 8009cd6:	b29b      	uxth	r3, r3
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8009cdc:	88fb      	ldrh	r3, [r7, #6]
 8009cde:	b2db      	uxtb	r3, r3
 8009ce0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8009ce2:	f000 fb77 	bl	800a3d4 <SUBGRF_GetPacketType>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d108      	bne.n	8009cfe <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8009cec:	f107 030c 	add.w	r3, r7, #12
 8009cf0:	2202      	movs	r2, #2
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8009cf8:	f000 fe9a 	bl	800aa30 <SUBGRF_WriteRegisters>
            break;
 8009cfc:	e000      	b.n	8009d00 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8009cfe:	bf00      	nop
    }
}
 8009d00:	bf00      	nop
 8009d02:	3710      	adds	r7, #16
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}

08009d08 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b084      	sub	sp, #16
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	4603      	mov	r3, r0
 8009d10:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8009d12:	88fb      	ldrh	r3, [r7, #6]
 8009d14:	0a1b      	lsrs	r3, r3, #8
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8009d1c:	88fb      	ldrh	r3, [r7, #6]
 8009d1e:	b2db      	uxtb	r3, r3
 8009d20:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8009d22:	f000 fb57 	bl	800a3d4 <SUBGRF_GetPacketType>
 8009d26:	4603      	mov	r3, r0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d108      	bne.n	8009d3e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8009d2c:	f107 030c 	add.w	r3, r7, #12
 8009d30:	2202      	movs	r2, #2
 8009d32:	4619      	mov	r1, r3
 8009d34:	f240 60be 	movw	r0, #1726	@ 0x6be
 8009d38:	f000 fe7a 	bl	800aa30 <SUBGRF_WriteRegisters>
            break;
 8009d3c:	e000      	b.n	8009d40 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8009d3e:	bf00      	nop
    }
}
 8009d40:	bf00      	nop
 8009d42:	3710      	adds	r7, #16
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b084      	sub	sp, #16
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	4603      	mov	r3, r0
 8009d50:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8009d52:	2300      	movs	r3, #0
 8009d54:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8009d56:	f000 fb3d 	bl	800a3d4 <SUBGRF_GetPacketType>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d121      	bne.n	8009da4 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8009d60:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8009d64:	f000 fe44 	bl	800a9f0 <SUBGRF_ReadRegister>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	f023 0301 	bic.w	r3, r3, #1
 8009d6e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8009d70:	88fb      	ldrh	r3, [r7, #6]
 8009d72:	0a1b      	lsrs	r3, r3, #8
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	b25b      	sxtb	r3, r3
 8009d78:	f003 0301 	and.w	r3, r3, #1
 8009d7c:	b25a      	sxtb	r2, r3
 8009d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d82:	4313      	orrs	r3, r2
 8009d84:	b25b      	sxtb	r3, r3
 8009d86:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8009d88:	7bfb      	ldrb	r3, [r7, #15]
 8009d8a:	4619      	mov	r1, r3
 8009d8c:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8009d90:	f000 fe0c 	bl	800a9ac <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8009d94:	88fb      	ldrh	r3, [r7, #6]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	4619      	mov	r1, r3
 8009d9a:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 8009d9e:	f000 fe05 	bl	800a9ac <SUBGRF_WriteRegister>
            break;
 8009da2:	e000      	b.n	8009da6 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8009da4:	bf00      	nop
    }
}
 8009da6:	bf00      	nop
 8009da8:	3710      	adds	r7, #16
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}

08009dae <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8009dae:	b580      	push	{r7, lr}
 8009db0:	b082      	sub	sp, #8
 8009db2:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8009db4:	2300      	movs	r3, #0
 8009db6:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8009db8:	2300      	movs	r3, #0
 8009dba:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8009dc0:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8009dc4:	f000 fe14 	bl	800a9f0 <SUBGRF_ReadRegister>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8009dcc:	79fb      	ldrb	r3, [r7, #7]
 8009dce:	f023 0301 	bic.w	r3, r3, #1
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	4619      	mov	r1, r3
 8009dd6:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8009dda:	f000 fde7 	bl	800a9ac <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8009dde:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8009de2:	f000 fe05 	bl	800a9f0 <SUBGRF_ReadRegister>
 8009de6:	4603      	mov	r3, r0
 8009de8:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8009dea:	79bb      	ldrb	r3, [r7, #6]
 8009dec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	4619      	mov	r1, r3
 8009df4:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8009df8:	f000 fdd8 	bl	800a9ac <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8009dfc:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8009e00:	f000 f88c 	bl	8009f1c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8009e04:	463b      	mov	r3, r7
 8009e06:	2204      	movs	r2, #4
 8009e08:	4619      	mov	r1, r3
 8009e0a:	f640 0019 	movw	r0, #2073	@ 0x819
 8009e0e:	f000 fe31 	bl	800aa74 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8009e12:	2000      	movs	r0, #0
 8009e14:	f000 f846 	bl	8009ea4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8009e18:	79fb      	ldrb	r3, [r7, #7]
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8009e20:	f000 fdc4 	bl	800a9ac <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8009e24:	79bb      	ldrb	r3, [r7, #6]
 8009e26:	4619      	mov	r1, r3
 8009e28:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8009e2c:	f000 fdbe 	bl	800a9ac <SUBGRF_WriteRegister>

    return number;
 8009e30:	683b      	ldr	r3, [r7, #0]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3708      	adds	r7, #8
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
	...

08009e3c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b084      	sub	sp, #16
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8009e44:	2000      	movs	r0, #0
 8009e46:	f001 f96a 	bl	800b11e <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8009e4a:	2002      	movs	r0, #2
 8009e4c:	f000 ffc0 	bl	800add0 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8009e50:	793b      	ldrb	r3, [r7, #4]
 8009e52:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009e56:	b2db      	uxtb	r3, r3
 8009e58:	b25b      	sxtb	r3, r3
 8009e5a:	009b      	lsls	r3, r3, #2
 8009e5c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8009e5e:	793b      	ldrb	r3, [r7, #4]
 8009e60:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009e64:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8009e66:	b25b      	sxtb	r3, r3
 8009e68:	005b      	lsls	r3, r3, #1
 8009e6a:	b25b      	sxtb	r3, r3
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8009e70:	793b      	ldrb	r3, [r7, #4]
 8009e72:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8009e7a:	4313      	orrs	r3, r2
 8009e7c:	b25b      	sxtb	r3, r3
 8009e7e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8009e80:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8009e82:	f107 030f 	add.w	r3, r7, #15
 8009e86:	2201      	movs	r2, #1
 8009e88:	4619      	mov	r1, r3
 8009e8a:	2084      	movs	r0, #132	@ 0x84
 8009e8c:	f000 fe58 	bl	800ab40 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8009e90:	4b03      	ldr	r3, [pc, #12]	@ (8009ea0 <SUBGRF_SetSleep+0x64>)
 8009e92:	2200      	movs	r2, #0
 8009e94:	701a      	strb	r2, [r3, #0]
}
 8009e96:	bf00      	nop
 8009e98:	3710      	adds	r7, #16
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop
 8009ea0:	20000474 	.word	0x20000474

08009ea4 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	4603      	mov	r3, r0
 8009eac:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8009eae:	1dfb      	adds	r3, r7, #7
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	2080      	movs	r0, #128	@ 0x80
 8009eb6:	f000 fe43 	bl	800ab40 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8009eba:	79fb      	ldrb	r3, [r7, #7]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d103      	bne.n	8009ec8 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8009ec0:	4b05      	ldr	r3, [pc, #20]	@ (8009ed8 <SUBGRF_SetStandby+0x34>)
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8009ec6:	e002      	b.n	8009ece <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8009ec8:	4b03      	ldr	r3, [pc, #12]	@ (8009ed8 <SUBGRF_SetStandby+0x34>)
 8009eca:	2202      	movs	r2, #2
 8009ecc:	701a      	strb	r2, [r3, #0]
}
 8009ece:	bf00      	nop
 8009ed0:	3708      	adds	r7, #8
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	20000474 	.word	0x20000474

08009edc <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8009ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8009f18 <SUBGRF_SetTx+0x3c>)
 8009ee6:	2204      	movs	r2, #4
 8009ee8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	0c1b      	lsrs	r3, r3, #16
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	0a1b      	lsrs	r3, r3, #8
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	b2db      	uxtb	r3, r3
 8009efe:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8009f00:	f107 030c 	add.w	r3, r7, #12
 8009f04:	2203      	movs	r2, #3
 8009f06:	4619      	mov	r1, r3
 8009f08:	2083      	movs	r0, #131	@ 0x83
 8009f0a:	f000 fe19 	bl	800ab40 <SUBGRF_WriteCommand>
}
 8009f0e:	bf00      	nop
 8009f10:	3710      	adds	r7, #16
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}
 8009f16:	bf00      	nop
 8009f18:	20000474 	.word	0x20000474

08009f1c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8009f24:	4b0c      	ldr	r3, [pc, #48]	@ (8009f58 <SUBGRF_SetRx+0x3c>)
 8009f26:	2205      	movs	r2, #5
 8009f28:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	0c1b      	lsrs	r3, r3, #16
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	0a1b      	lsrs	r3, r3, #8
 8009f36:	b2db      	uxtb	r3, r3
 8009f38:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	b2db      	uxtb	r3, r3
 8009f3e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8009f40:	f107 030c 	add.w	r3, r7, #12
 8009f44:	2203      	movs	r2, #3
 8009f46:	4619      	mov	r1, r3
 8009f48:	2082      	movs	r0, #130	@ 0x82
 8009f4a:	f000 fdf9 	bl	800ab40 <SUBGRF_WriteCommand>
}
 8009f4e:	bf00      	nop
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	20000474 	.word	0x20000474

08009f5c <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8009f64:	4b0e      	ldr	r3, [pc, #56]	@ (8009fa0 <SUBGRF_SetRxBoosted+0x44>)
 8009f66:	2205      	movs	r2, #5
 8009f68:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8009f6a:	2197      	movs	r1, #151	@ 0x97
 8009f6c:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 8009f70:	f000 fd1c 	bl	800a9ac <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	0c1b      	lsrs	r3, r3, #16
 8009f78:	b2db      	uxtb	r3, r3
 8009f7a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	0a1b      	lsrs	r3, r3, #8
 8009f80:	b2db      	uxtb	r3, r3
 8009f82:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	b2db      	uxtb	r3, r3
 8009f88:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8009f8a:	f107 030c 	add.w	r3, r7, #12
 8009f8e:	2203      	movs	r2, #3
 8009f90:	4619      	mov	r1, r3
 8009f92:	2082      	movs	r0, #130	@ 0x82
 8009f94:	f000 fdd4 	bl	800ab40 <SUBGRF_WriteCommand>
}
 8009f98:	bf00      	nop
 8009f9a:	3710      	adds	r7, #16
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}
 8009fa0:	20000474 	.word	0x20000474

08009fa4 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	0c1b      	lsrs	r3, r3, #16
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	0a1b      	lsrs	r3, r3, #8
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	0c1b      	lsrs	r3, r3, #16
 8009fc8:	b2db      	uxtb	r3, r3
 8009fca:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	0a1b      	lsrs	r3, r3, #8
 8009fd0:	b2db      	uxtb	r3, r3
 8009fd2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8009fda:	f107 0308 	add.w	r3, r7, #8
 8009fde:	2206      	movs	r2, #6
 8009fe0:	4619      	mov	r1, r3
 8009fe2:	2094      	movs	r0, #148	@ 0x94
 8009fe4:	f000 fdac 	bl	800ab40 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8009fe8:	4b03      	ldr	r3, [pc, #12]	@ (8009ff8 <SUBGRF_SetRxDutyCycle+0x54>)
 8009fea:	2206      	movs	r2, #6
 8009fec:	701a      	strb	r2, [r3, #0]
}
 8009fee:	bf00      	nop
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	20000474 	.word	0x20000474

08009ffc <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800a000:	2200      	movs	r2, #0
 800a002:	2100      	movs	r1, #0
 800a004:	20c5      	movs	r0, #197	@ 0xc5
 800a006:	f000 fd9b 	bl	800ab40 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 800a00a:	4b02      	ldr	r3, [pc, #8]	@ (800a014 <SUBGRF_SetCad+0x18>)
 800a00c:	2207      	movs	r2, #7
 800a00e:	701a      	strb	r2, [r3, #0]
}
 800a010:	bf00      	nop
 800a012:	bd80      	pop	{r7, pc}
 800a014:	20000474 	.word	0x20000474

0800a018 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800a01c:	2200      	movs	r2, #0
 800a01e:	2100      	movs	r1, #0
 800a020:	20d1      	movs	r0, #209	@ 0xd1
 800a022:	f000 fd8d 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a026:	bf00      	nop
 800a028:	bd80      	pop	{r7, pc}

0800a02a <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800a02a:	b580      	push	{r7, lr}
 800a02c:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800a02e:	2200      	movs	r2, #0
 800a030:	2100      	movs	r1, #0
 800a032:	20d2      	movs	r0, #210	@ 0xd2
 800a034:	f000 fd84 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a038:	bf00      	nop
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b082      	sub	sp, #8
 800a040:	af00      	add	r7, sp, #0
 800a042:	4603      	mov	r3, r0
 800a044:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800a046:	1dfb      	adds	r3, r7, #7
 800a048:	2201      	movs	r2, #1
 800a04a:	4619      	mov	r1, r3
 800a04c:	209f      	movs	r0, #159	@ 0x9f
 800a04e:	f000 fd77 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a052:	bf00      	nop
 800a054:	3708      	adds	r7, #8
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}

0800a05a <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b084      	sub	sp, #16
 800a05e:	af00      	add	r7, sp, #0
 800a060:	4603      	mov	r3, r0
 800a062:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800a064:	1dfb      	adds	r3, r7, #7
 800a066:	2201      	movs	r2, #1
 800a068:	4619      	mov	r1, r3
 800a06a:	20a0      	movs	r0, #160	@ 0xa0
 800a06c:	f000 fd68 	bl	800ab40 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 800a070:	79fb      	ldrb	r3, [r7, #7]
 800a072:	2b3f      	cmp	r3, #63	@ 0x3f
 800a074:	d91c      	bls.n	800a0b0 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800a076:	79fb      	ldrb	r3, [r7, #7]
 800a078:	085b      	lsrs	r3, r3, #1
 800a07a:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 800a07c:	2300      	movs	r3, #0
 800a07e:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 800a080:	2300      	movs	r3, #0
 800a082:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 800a084:	e005      	b.n	800a092 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800a086:	7bfb      	ldrb	r3, [r7, #15]
 800a088:	089b      	lsrs	r3, r3, #2
 800a08a:	73fb      	strb	r3, [r7, #15]
            exp++;
 800a08c:	7bbb      	ldrb	r3, [r7, #14]
 800a08e:	3301      	adds	r3, #1
 800a090:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 800a092:	7bfb      	ldrb	r3, [r7, #15]
 800a094:	2b1f      	cmp	r3, #31
 800a096:	d8f6      	bhi.n	800a086 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800a098:	7bfb      	ldrb	r3, [r7, #15]
 800a09a:	00db      	lsls	r3, r3, #3
 800a09c:	b2da      	uxtb	r2, r3
 800a09e:	7bbb      	ldrb	r3, [r7, #14]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800a0a4:	7b7b      	ldrb	r3, [r7, #13]
 800a0a6:	4619      	mov	r1, r3
 800a0a8:	f240 7006 	movw	r0, #1798	@ 0x706
 800a0ac:	f000 fc7e 	bl	800a9ac <SUBGRF_WriteRegister>
    }
}
 800a0b0:	bf00      	nop
 800a0b2:	3710      	adds	r7, #16
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 800a0be:	f001 f851 	bl	800b164 <RBI_IsDCDC>
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d102      	bne.n	800a0ce <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	71fb      	strb	r3, [r7, #7]
 800a0cc:	e001      	b.n	800a0d2 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800a0d2:	1dfb      	adds	r3, r7, #7
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	2096      	movs	r0, #150	@ 0x96
 800a0da:	f000 fd31 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a0de:	bf00      	nop
 800a0e0:	3708      	adds	r7, #8
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}

0800a0e6 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800a0e6:	b580      	push	{r7, lr}
 800a0e8:	b084      	sub	sp, #16
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a0ee:	793b      	ldrb	r3, [r7, #4]
 800a0f0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	b25b      	sxtb	r3, r3
 800a0f8:	019b      	lsls	r3, r3, #6
 800a0fa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800a0fc:	793b      	ldrb	r3, [r7, #4]
 800a0fe:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a102:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a104:	b25b      	sxtb	r3, r3
 800a106:	015b      	lsls	r3, r3, #5
 800a108:	b25b      	sxtb	r3, r3
 800a10a:	4313      	orrs	r3, r2
 800a10c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800a10e:	793b      	ldrb	r3, [r7, #4]
 800a110:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800a114:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800a116:	b25b      	sxtb	r3, r3
 800a118:	011b      	lsls	r3, r3, #4
 800a11a:	b25b      	sxtb	r3, r3
 800a11c:	4313      	orrs	r3, r2
 800a11e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800a120:	793b      	ldrb	r3, [r7, #4]
 800a122:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800a126:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800a128:	b25b      	sxtb	r3, r3
 800a12a:	00db      	lsls	r3, r3, #3
 800a12c:	b25b      	sxtb	r3, r3
 800a12e:	4313      	orrs	r3, r2
 800a130:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800a132:	793b      	ldrb	r3, [r7, #4]
 800a134:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a138:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800a13a:	b25b      	sxtb	r3, r3
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	b25b      	sxtb	r3, r3
 800a140:	4313      	orrs	r3, r2
 800a142:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a144:	793b      	ldrb	r3, [r7, #4]
 800a146:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800a14a:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800a14c:	b25b      	sxtb	r3, r3
 800a14e:	005b      	lsls	r3, r3, #1
 800a150:	b25b      	sxtb	r3, r3
 800a152:	4313      	orrs	r3, r2
 800a154:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800a156:	793b      	ldrb	r3, [r7, #4]
 800a158:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a160:	4313      	orrs	r3, r2
 800a162:	b25b      	sxtb	r3, r3
 800a164:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a166:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800a168:	f107 030f 	add.w	r3, r7, #15
 800a16c:	2201      	movs	r2, #1
 800a16e:	4619      	mov	r1, r3
 800a170:	2089      	movs	r0, #137	@ 0x89
 800a172:	f000 fce5 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a176:	bf00      	nop
 800a178:	3710      	adds	r7, #16
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}
	...

0800a180 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	4a1d      	ldr	r2, [pc, #116]	@ (800a200 <SUBGRF_CalibrateImage+0x80>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d904      	bls.n	800a19a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800a190:	23e1      	movs	r3, #225	@ 0xe1
 800a192:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800a194:	23e9      	movs	r3, #233	@ 0xe9
 800a196:	737b      	strb	r3, [r7, #13]
 800a198:	e027      	b.n	800a1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4a19      	ldr	r2, [pc, #100]	@ (800a204 <SUBGRF_CalibrateImage+0x84>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d904      	bls.n	800a1ac <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800a1a2:	23d7      	movs	r3, #215	@ 0xd7
 800a1a4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800a1a6:	23db      	movs	r3, #219	@ 0xdb
 800a1a8:	737b      	strb	r3, [r7, #13]
 800a1aa:	e01e      	b.n	800a1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	4a16      	ldr	r2, [pc, #88]	@ (800a208 <SUBGRF_CalibrateImage+0x88>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d904      	bls.n	800a1be <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800a1b4:	23c1      	movs	r3, #193	@ 0xc1
 800a1b6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800a1b8:	23c5      	movs	r3, #197	@ 0xc5
 800a1ba:	737b      	strb	r3, [r7, #13]
 800a1bc:	e015      	b.n	800a1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4a12      	ldr	r2, [pc, #72]	@ (800a20c <SUBGRF_CalibrateImage+0x8c>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d904      	bls.n	800a1d0 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800a1c6:	2375      	movs	r3, #117	@ 0x75
 800a1c8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800a1ca:	2381      	movs	r3, #129	@ 0x81
 800a1cc:	737b      	strb	r3, [r7, #13]
 800a1ce:	e00c      	b.n	800a1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	4a0f      	ldr	r2, [pc, #60]	@ (800a210 <SUBGRF_CalibrateImage+0x90>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d904      	bls.n	800a1e2 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 800a1d8:	236b      	movs	r3, #107	@ 0x6b
 800a1da:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800a1dc:	236f      	movs	r3, #111	@ 0x6f
 800a1de:	737b      	strb	r3, [r7, #13]
 800a1e0:	e003      	b.n	800a1ea <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 800a1e2:	2329      	movs	r3, #41	@ 0x29
 800a1e4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 800a1e6:	232b      	movs	r3, #43	@ 0x2b
 800a1e8:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800a1ea:	f107 030c 	add.w	r3, r7, #12
 800a1ee:	2202      	movs	r2, #2
 800a1f0:	4619      	mov	r1, r3
 800a1f2:	2098      	movs	r0, #152	@ 0x98
 800a1f4:	f000 fca4 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a1f8:	bf00      	nop
 800a1fa:	3710      	adds	r7, #16
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	35a4e900 	.word	0x35a4e900
 800a204:	32a9f880 	.word	0x32a9f880
 800a208:	2de54480 	.word	0x2de54480
 800a20c:	1b6b0b00 	.word	0x1b6b0b00
 800a210:	1954fc40 	.word	0x1954fc40

0800a214 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800a214:	b590      	push	{r4, r7, lr}
 800a216:	b085      	sub	sp, #20
 800a218:	af00      	add	r7, sp, #0
 800a21a:	4604      	mov	r4, r0
 800a21c:	4608      	mov	r0, r1
 800a21e:	4611      	mov	r1, r2
 800a220:	461a      	mov	r2, r3
 800a222:	4623      	mov	r3, r4
 800a224:	71fb      	strb	r3, [r7, #7]
 800a226:	4603      	mov	r3, r0
 800a228:	71bb      	strb	r3, [r7, #6]
 800a22a:	460b      	mov	r3, r1
 800a22c:	717b      	strb	r3, [r7, #5]
 800a22e:	4613      	mov	r3, r2
 800a230:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800a232:	79fb      	ldrb	r3, [r7, #7]
 800a234:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800a236:	79bb      	ldrb	r3, [r7, #6]
 800a238:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800a23a:	797b      	ldrb	r3, [r7, #5]
 800a23c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800a23e:	793b      	ldrb	r3, [r7, #4]
 800a240:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800a242:	f107 030c 	add.w	r3, r7, #12
 800a246:	2204      	movs	r2, #4
 800a248:	4619      	mov	r1, r3
 800a24a:	2095      	movs	r0, #149	@ 0x95
 800a24c:	f000 fc78 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a250:	bf00      	nop
 800a252:	3714      	adds	r7, #20
 800a254:	46bd      	mov	sp, r7
 800a256:	bd90      	pop	{r4, r7, pc}

0800a258 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800a258:	b590      	push	{r4, r7, lr}
 800a25a:	b085      	sub	sp, #20
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	4604      	mov	r4, r0
 800a260:	4608      	mov	r0, r1
 800a262:	4611      	mov	r1, r2
 800a264:	461a      	mov	r2, r3
 800a266:	4623      	mov	r3, r4
 800a268:	80fb      	strh	r3, [r7, #6]
 800a26a:	4603      	mov	r3, r0
 800a26c:	80bb      	strh	r3, [r7, #4]
 800a26e:	460b      	mov	r3, r1
 800a270:	807b      	strh	r3, [r7, #2]
 800a272:	4613      	mov	r3, r2
 800a274:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800a276:	88fb      	ldrh	r3, [r7, #6]
 800a278:	0a1b      	lsrs	r3, r3, #8
 800a27a:	b29b      	uxth	r3, r3
 800a27c:	b2db      	uxtb	r3, r3
 800a27e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800a280:	88fb      	ldrh	r3, [r7, #6]
 800a282:	b2db      	uxtb	r3, r3
 800a284:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800a286:	88bb      	ldrh	r3, [r7, #4]
 800a288:	0a1b      	lsrs	r3, r3, #8
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800a290:	88bb      	ldrh	r3, [r7, #4]
 800a292:	b2db      	uxtb	r3, r3
 800a294:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800a296:	887b      	ldrh	r3, [r7, #2]
 800a298:	0a1b      	lsrs	r3, r3, #8
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800a2a0:	887b      	ldrh	r3, [r7, #2]
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800a2a6:	883b      	ldrh	r3, [r7, #0]
 800a2a8:	0a1b      	lsrs	r3, r3, #8
 800a2aa:	b29b      	uxth	r3, r3
 800a2ac:	b2db      	uxtb	r3, r3
 800a2ae:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800a2b0:	883b      	ldrh	r3, [r7, #0]
 800a2b2:	b2db      	uxtb	r3, r3
 800a2b4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800a2b6:	f107 0308 	add.w	r3, r7, #8
 800a2ba:	2208      	movs	r2, #8
 800a2bc:	4619      	mov	r1, r3
 800a2be:	2008      	movs	r0, #8
 800a2c0:	f000 fc3e 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a2c4:	bf00      	nop
 800a2c6:	3714      	adds	r7, #20
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd90      	pop	{r4, r7, pc}

0800a2cc <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b084      	sub	sp, #16
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	6039      	str	r1, [r7, #0]
 800a2d6:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800a2d8:	79fb      	ldrb	r3, [r7, #7]
 800a2da:	f003 0307 	and.w	r3, r3, #7
 800a2de:	b2db      	uxtb	r3, r3
 800a2e0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	0c1b      	lsrs	r3, r3, #16
 800a2e6:	b2db      	uxtb	r3, r3
 800a2e8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	0a1b      	lsrs	r3, r3, #8
 800a2ee:	b2db      	uxtb	r3, r3
 800a2f0:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	b2db      	uxtb	r3, r3
 800a2f6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800a2f8:	f107 030c 	add.w	r3, r7, #12
 800a2fc:	2204      	movs	r2, #4
 800a2fe:	4619      	mov	r1, r3
 800a300:	2097      	movs	r0, #151	@ 0x97
 800a302:	f000 fc1d 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a306:	bf00      	nop
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
	...

0800a310 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800a310:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a314:	b084      	sub	sp, #16
 800a316:	af00      	add	r7, sp, #0
 800a318:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800a31a:	2300      	movs	r3, #0
 800a31c:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 800a31e:	4b1d      	ldr	r3, [pc, #116]	@ (800a394 <SUBGRF_SetRfFrequency+0x84>)
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	f083 0301 	eor.w	r3, r3, #1
 800a326:	b2db      	uxtb	r3, r3
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d005      	beq.n	800a338 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f7ff ff27 	bl	800a180 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800a332:	4b18      	ldr	r3, [pc, #96]	@ (800a394 <SUBGRF_SetRfFrequency+0x84>)
 800a334:	2201      	movs	r2, #1
 800a336:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2200      	movs	r2, #0
 800a33c:	461c      	mov	r4, r3
 800a33e:	4615      	mov	r5, r2
 800a340:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800a344:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800a348:	4a13      	ldr	r2, [pc, #76]	@ (800a398 <SUBGRF_SetRfFrequency+0x88>)
 800a34a:	f04f 0300 	mov.w	r3, #0
 800a34e:	4640      	mov	r0, r8
 800a350:	4649      	mov	r1, r9
 800a352:	f7f5 ff19 	bl	8000188 <__aeabi_uldivmod>
 800a356:	4602      	mov	r2, r0
 800a358:	460b      	mov	r3, r1
 800a35a:	4613      	mov	r3, r2
 800a35c:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	0e1b      	lsrs	r3, r3, #24
 800a362:	b2db      	uxtb	r3, r3
 800a364:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	0c1b      	lsrs	r3, r3, #16
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	0a1b      	lsrs	r3, r3, #8
 800a372:	b2db      	uxtb	r3, r3
 800a374:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	b2db      	uxtb	r3, r3
 800a37a:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800a37c:	f107 0308 	add.w	r3, r7, #8
 800a380:	2204      	movs	r2, #4
 800a382:	4619      	mov	r1, r3
 800a384:	2086      	movs	r0, #134	@ 0x86
 800a386:	f000 fbdb 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a38a:	bf00      	nop
 800a38c:	3710      	adds	r7, #16
 800a38e:	46bd      	mov	sp, r7
 800a390:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a394:	2000047c 	.word	0x2000047c
 800a398:	01e84800 	.word	0x01e84800

0800a39c <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800a3a6:	79fa      	ldrb	r2, [r7, #7]
 800a3a8:	4b09      	ldr	r3, [pc, #36]	@ (800a3d0 <SUBGRF_SetPacketType+0x34>)
 800a3aa:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800a3ac:	79fb      	ldrb	r3, [r7, #7]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d104      	bne.n	800a3bc <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800a3b2:	2100      	movs	r1, #0
 800a3b4:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 800a3b8:	f000 faf8 	bl	800a9ac <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800a3bc:	1dfb      	adds	r3, r7, #7
 800a3be:	2201      	movs	r2, #1
 800a3c0:	4619      	mov	r1, r3
 800a3c2:	208a      	movs	r0, #138	@ 0x8a
 800a3c4:	f000 fbbc 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a3c8:	bf00      	nop
 800a3ca:	3708      	adds	r7, #8
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}
 800a3d0:	20000475 	.word	0x20000475

0800a3d4 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	af00      	add	r7, sp, #0
    return PacketType;
 800a3d8:	4b02      	ldr	r3, [pc, #8]	@ (800a3e4 <SUBGRF_GetPacketType+0x10>)
 800a3da:	781b      	ldrb	r3, [r3, #0]
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bc80      	pop	{r7}
 800a3e2:	4770      	bx	lr
 800a3e4:	20000475 	.word	0x20000475

0800a3e8 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b084      	sub	sp, #16
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	71fb      	strb	r3, [r7, #7]
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	71bb      	strb	r3, [r7, #6]
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 800a3fa:	79fb      	ldrb	r3, [r7, #7]
 800a3fc:	2b01      	cmp	r3, #1
 800a3fe:	d149      	bne.n	800a494 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 800a400:	2000      	movs	r0, #0
 800a402:	f000 feba 	bl	800b17a <RBI_GetRFOMaxPowerConfig>
 800a406:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 800a408:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	429a      	cmp	r2, r3
 800a410:	da01      	bge.n	800a416 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	2b0e      	cmp	r3, #14
 800a41a:	d10e      	bne.n	800a43a <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 800a41c:	2301      	movs	r3, #1
 800a41e:	2201      	movs	r2, #1
 800a420:	2100      	movs	r1, #0
 800a422:	2004      	movs	r0, #4
 800a424:	f7ff fef6 	bl	800a214 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800a428:	79ba      	ldrb	r2, [r7, #6]
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	b2db      	uxtb	r3, r3
 800a42e:	1ad3      	subs	r3, r2, r3
 800a430:	b2db      	uxtb	r3, r3
 800a432:	330e      	adds	r3, #14
 800a434:	b2db      	uxtb	r3, r3
 800a436:	71bb      	strb	r3, [r7, #6]
 800a438:	e01f      	b.n	800a47a <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	2b0a      	cmp	r3, #10
 800a43e:	d10e      	bne.n	800a45e <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 800a440:	2301      	movs	r3, #1
 800a442:	2201      	movs	r2, #1
 800a444:	2100      	movs	r1, #0
 800a446:	2001      	movs	r0, #1
 800a448:	f7ff fee4 	bl	800a214 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 800a44c:	79ba      	ldrb	r2, [r7, #6]
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	b2db      	uxtb	r3, r3
 800a452:	1ad3      	subs	r3, r2, r3
 800a454:	b2db      	uxtb	r3, r3
 800a456:	330d      	adds	r3, #13
 800a458:	b2db      	uxtb	r3, r3
 800a45a:	71bb      	strb	r3, [r7, #6]
 800a45c:	e00d      	b.n	800a47a <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 800a45e:	2301      	movs	r3, #1
 800a460:	2201      	movs	r2, #1
 800a462:	2100      	movs	r1, #0
 800a464:	2007      	movs	r0, #7
 800a466:	f7ff fed5 	bl	800a214 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800a46a:	79ba      	ldrb	r2, [r7, #6]
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	b2db      	uxtb	r3, r3
 800a470:	1ad3      	subs	r3, r2, r3
 800a472:	b2db      	uxtb	r3, r3
 800a474:	330e      	adds	r3, #14
 800a476:	b2db      	uxtb	r3, r3
 800a478:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 800a47a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a47e:	f113 0f11 	cmn.w	r3, #17
 800a482:	da01      	bge.n	800a488 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 800a484:	23ef      	movs	r3, #239	@ 0xef
 800a486:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800a488:	2118      	movs	r1, #24
 800a48a:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 800a48e:	f000 fa8d 	bl	800a9ac <SUBGRF_WriteRegister>
 800a492:	e067      	b.n	800a564 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 800a494:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800a498:	f000 faaa 	bl	800a9f0 <SUBGRF_ReadRegister>
 800a49c:	4603      	mov	r3, r0
 800a49e:	f043 031e 	orr.w	r3, r3, #30
 800a4a2:	b2db      	uxtb	r3, r3
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800a4aa:	f000 fa7f 	bl	800a9ac <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800a4ae:	2001      	movs	r0, #1
 800a4b0:	f000 fe63 	bl	800b17a <RBI_GetRFOMaxPowerConfig>
 800a4b4:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 800a4b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a4ba:	68fa      	ldr	r2, [r7, #12]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	da01      	bge.n	800a4c4 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	2b14      	cmp	r3, #20
 800a4c8:	d10e      	bne.n	800a4e8 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	2105      	movs	r1, #5
 800a4d0:	2003      	movs	r0, #3
 800a4d2:	f7ff fe9f 	bl	800a214 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800a4d6:	79ba      	ldrb	r2, [r7, #6]
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	b2db      	uxtb	r3, r3
 800a4dc:	1ad3      	subs	r3, r2, r3
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	3316      	adds	r3, #22
 800a4e2:	b2db      	uxtb	r3, r3
 800a4e4:	71bb      	strb	r3, [r7, #6]
 800a4e6:	e031      	b.n	800a54c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	2b11      	cmp	r3, #17
 800a4ec:	d10e      	bne.n	800a50c <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	2103      	movs	r1, #3
 800a4f4:	2002      	movs	r0, #2
 800a4f6:	f7ff fe8d 	bl	800a214 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800a4fa:	79ba      	ldrb	r2, [r7, #6]
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	b2db      	uxtb	r3, r3
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	b2db      	uxtb	r3, r3
 800a504:	3316      	adds	r3, #22
 800a506:	b2db      	uxtb	r3, r3
 800a508:	71bb      	strb	r3, [r7, #6]
 800a50a:	e01f      	b.n	800a54c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2b0e      	cmp	r3, #14
 800a510:	d10e      	bne.n	800a530 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800a512:	2301      	movs	r3, #1
 800a514:	2200      	movs	r2, #0
 800a516:	2102      	movs	r1, #2
 800a518:	2002      	movs	r0, #2
 800a51a:	f7ff fe7b 	bl	800a214 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800a51e:	79ba      	ldrb	r2, [r7, #6]
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	b2db      	uxtb	r3, r3
 800a524:	1ad3      	subs	r3, r2, r3
 800a526:	b2db      	uxtb	r3, r3
 800a528:	330e      	adds	r3, #14
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	71bb      	strb	r3, [r7, #6]
 800a52e:	e00d      	b.n	800a54c <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 800a530:	2301      	movs	r3, #1
 800a532:	2200      	movs	r2, #0
 800a534:	2107      	movs	r1, #7
 800a536:	2004      	movs	r0, #4
 800a538:	f7ff fe6c 	bl	800a214 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800a53c:	79ba      	ldrb	r2, [r7, #6]
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	b2db      	uxtb	r3, r3
 800a542:	1ad3      	subs	r3, r2, r3
 800a544:	b2db      	uxtb	r3, r3
 800a546:	3316      	adds	r3, #22
 800a548:	b2db      	uxtb	r3, r3
 800a54a:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 800a54c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800a550:	f113 0f09 	cmn.w	r3, #9
 800a554:	da01      	bge.n	800a55a <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 800a556:	23f7      	movs	r3, #247	@ 0xf7
 800a558:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800a55a:	2138      	movs	r1, #56	@ 0x38
 800a55c:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 800a560:	f000 fa24 	bl	800a9ac <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800a564:	79bb      	ldrb	r3, [r7, #6]
 800a566:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 800a568:	797b      	ldrb	r3, [r7, #5]
 800a56a:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 800a56c:	f107 0308 	add.w	r3, r7, #8
 800a570:	2202      	movs	r2, #2
 800a572:	4619      	mov	r1, r3
 800a574:	208e      	movs	r0, #142	@ 0x8e
 800a576:	f000 fae3 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a57a:	bf00      	nop
 800a57c:	3710      	adds	r7, #16
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
	...

0800a584 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 800a584:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a588:	b086      	sub	sp, #24
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800a58e:	2300      	movs	r3, #0
 800a590:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800a592:	f107 0308 	add.w	r3, r7, #8
 800a596:	2200      	movs	r2, #0
 800a598:	601a      	str	r2, [r3, #0]
 800a59a:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	781a      	ldrb	r2, [r3, #0]
 800a5a0:	4b5c      	ldr	r3, [pc, #368]	@ (800a714 <SUBGRF_SetModulationParams+0x190>)
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	d004      	beq.n	800a5b2 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f7ff fef5 	bl	800a39c <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	781b      	ldrb	r3, [r3, #0]
 800a5b6:	2b03      	cmp	r3, #3
 800a5b8:	f200 80a5 	bhi.w	800a706 <SUBGRF_SetModulationParams+0x182>
 800a5bc:	a201      	add	r2, pc, #4	@ (adr r2, 800a5c4 <SUBGRF_SetModulationParams+0x40>)
 800a5be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5c2:	bf00      	nop
 800a5c4:	0800a5d5 	.word	0x0800a5d5
 800a5c8:	0800a695 	.word	0x0800a695
 800a5cc:	0800a657 	.word	0x0800a657
 800a5d0:	0800a6c3 	.word	0x0800a6c3
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800a5d4:	2308      	movs	r3, #8
 800a5d6:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	685b      	ldr	r3, [r3, #4]
 800a5dc:	4a4e      	ldr	r2, [pc, #312]	@ (800a718 <SUBGRF_SetModulationParams+0x194>)
 800a5de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5e2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	0c1b      	lsrs	r3, r3, #16
 800a5e8:	b2db      	uxtb	r3, r3
 800a5ea:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800a5ec:	697b      	ldr	r3, [r7, #20]
 800a5ee:	0a1b      	lsrs	r3, r3, #8
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	b2db      	uxtb	r3, r3
 800a5f8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	7b1b      	ldrb	r3, [r3, #12]
 800a5fe:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	7b5b      	ldrb	r3, [r3, #13]
 800a604:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	2200      	movs	r2, #0
 800a60c:	461c      	mov	r4, r3
 800a60e:	4615      	mov	r5, r2
 800a610:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800a614:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800a618:	4a40      	ldr	r2, [pc, #256]	@ (800a71c <SUBGRF_SetModulationParams+0x198>)
 800a61a:	f04f 0300 	mov.w	r3, #0
 800a61e:	4640      	mov	r0, r8
 800a620:	4649      	mov	r1, r9
 800a622:	f7f5 fdb1 	bl	8000188 <__aeabi_uldivmod>
 800a626:	4602      	mov	r2, r0
 800a628:	460b      	mov	r3, r1
 800a62a:	4613      	mov	r3, r2
 800a62c:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	0c1b      	lsrs	r3, r3, #16
 800a632:	b2db      	uxtb	r3, r3
 800a634:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	0a1b      	lsrs	r3, r3, #8
 800a63a:	b2db      	uxtb	r3, r3
 800a63c:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	b2db      	uxtb	r3, r3
 800a642:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800a644:	7cfb      	ldrb	r3, [r7, #19]
 800a646:	b29a      	uxth	r2, r3
 800a648:	f107 0308 	add.w	r3, r7, #8
 800a64c:	4619      	mov	r1, r3
 800a64e:	208b      	movs	r0, #139	@ 0x8b
 800a650:	f000 fa76 	bl	800ab40 <SUBGRF_WriteCommand>
        break;
 800a654:	e058      	b.n	800a708 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 800a656:	2304      	movs	r3, #4
 800a658:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	691b      	ldr	r3, [r3, #16]
 800a65e:	4a2e      	ldr	r2, [pc, #184]	@ (800a718 <SUBGRF_SetModulationParams+0x194>)
 800a660:	fbb2 f3f3 	udiv	r3, r2, r3
 800a664:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	0c1b      	lsrs	r3, r3, #16
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	0a1b      	lsrs	r3, r3, #8
 800a672:	b2db      	uxtb	r3, r3
 800a674:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	b2db      	uxtb	r3, r3
 800a67a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	7d1b      	ldrb	r3, [r3, #20]
 800a680:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800a682:	7cfb      	ldrb	r3, [r7, #19]
 800a684:	b29a      	uxth	r2, r3
 800a686:	f107 0308 	add.w	r3, r7, #8
 800a68a:	4619      	mov	r1, r3
 800a68c:	208b      	movs	r0, #139	@ 0x8b
 800a68e:	f000 fa57 	bl	800ab40 <SUBGRF_WriteCommand>
        break;
 800a692:	e039      	b.n	800a708 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 800a694:	2304      	movs	r3, #4
 800a696:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	7e1b      	ldrb	r3, [r3, #24]
 800a69c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	7e5b      	ldrb	r3, [r3, #25]
 800a6a2:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	7e9b      	ldrb	r3, [r3, #26]
 800a6a8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	7edb      	ldrb	r3, [r3, #27]
 800a6ae:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800a6b0:	7cfb      	ldrb	r3, [r7, #19]
 800a6b2:	b29a      	uxth	r2, r3
 800a6b4:	f107 0308 	add.w	r3, r7, #8
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	208b      	movs	r0, #139	@ 0x8b
 800a6bc:	f000 fa40 	bl	800ab40 <SUBGRF_WriteCommand>

        break;
 800a6c0:	e022      	b.n	800a708 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 800a6c2:	2305      	movs	r3, #5
 800a6c4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	4a13      	ldr	r2, [pc, #76]	@ (800a718 <SUBGRF_SetModulationParams+0x194>)
 800a6cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6d0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	0c1b      	lsrs	r3, r3, #16
 800a6d6:	b2db      	uxtb	r3, r3
 800a6d8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	0a1b      	lsrs	r3, r3, #8
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	7b1b      	ldrb	r3, [r3, #12]
 800a6ec:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	7b5b      	ldrb	r3, [r3, #13]
 800a6f2:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800a6f4:	7cfb      	ldrb	r3, [r7, #19]
 800a6f6:	b29a      	uxth	r2, r3
 800a6f8:	f107 0308 	add.w	r3, r7, #8
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	208b      	movs	r0, #139	@ 0x8b
 800a700:	f000 fa1e 	bl	800ab40 <SUBGRF_WriteCommand>
        break;
 800a704:	e000      	b.n	800a708 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 800a706:	bf00      	nop
    }
}
 800a708:	bf00      	nop
 800a70a:	3718      	adds	r7, #24
 800a70c:	46bd      	mov	sp, r7
 800a70e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a712:	bf00      	nop
 800a714:	20000475 	.word	0x20000475
 800a718:	3d090000 	.word	0x3d090000
 800a71c:	01e84800 	.word	0x01e84800

0800a720 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b086      	sub	sp, #24
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800a728:	2300      	movs	r3, #0
 800a72a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800a72c:	f107 030c 	add.w	r3, r7, #12
 800a730:	2200      	movs	r2, #0
 800a732:	601a      	str	r2, [r3, #0]
 800a734:	605a      	str	r2, [r3, #4]
 800a736:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	781a      	ldrb	r2, [r3, #0]
 800a73c:	4b44      	ldr	r3, [pc, #272]	@ (800a850 <SUBGRF_SetPacketParams+0x130>)
 800a73e:	781b      	ldrb	r3, [r3, #0]
 800a740:	429a      	cmp	r2, r3
 800a742:	d004      	beq.n	800a74e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	781b      	ldrb	r3, [r3, #0]
 800a748:	4618      	mov	r0, r3
 800a74a:	f7ff fe27 	bl	800a39c <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	781b      	ldrb	r3, [r3, #0]
 800a752:	2b03      	cmp	r3, #3
 800a754:	d878      	bhi.n	800a848 <SUBGRF_SetPacketParams+0x128>
 800a756:	a201      	add	r2, pc, #4	@ (adr r2, 800a75c <SUBGRF_SetPacketParams+0x3c>)
 800a758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a75c:	0800a76d 	.word	0x0800a76d
 800a760:	0800a7fd 	.word	0x0800a7fd
 800a764:	0800a7f1 	.word	0x0800a7f1
 800a768:	0800a76d 	.word	0x0800a76d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	7a5b      	ldrb	r3, [r3, #9]
 800a770:	2bf1      	cmp	r3, #241	@ 0xf1
 800a772:	d10a      	bne.n	800a78a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800a774:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800a778:	f7ff faa6 	bl	8009cc8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800a77c:	f248 0005 	movw	r0, #32773	@ 0x8005
 800a780:	f7ff fac2 	bl	8009d08 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800a784:	2302      	movs	r3, #2
 800a786:	75bb      	strb	r3, [r7, #22]
 800a788:	e011      	b.n	800a7ae <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	7a5b      	ldrb	r3, [r3, #9]
 800a78e:	2bf2      	cmp	r3, #242	@ 0xf2
 800a790:	d10a      	bne.n	800a7a8 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800a792:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 800a796:	f7ff fa97 	bl	8009cc8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800a79a:	f241 0021 	movw	r0, #4129	@ 0x1021
 800a79e:	f7ff fab3 	bl	8009d08 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800a7a2:	2306      	movs	r3, #6
 800a7a4:	75bb      	strb	r3, [r7, #22]
 800a7a6:	e002      	b.n	800a7ae <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	7a5b      	ldrb	r3, [r3, #9]
 800a7ac:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800a7ae:	2309      	movs	r3, #9
 800a7b0:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	885b      	ldrh	r3, [r3, #2]
 800a7b6:	0a1b      	lsrs	r3, r3, #8
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	885b      	ldrh	r3, [r3, #2]
 800a7c2:	b2db      	uxtb	r3, r3
 800a7c4:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	791b      	ldrb	r3, [r3, #4]
 800a7ca:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	795b      	ldrb	r3, [r3, #5]
 800a7d0:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	799b      	ldrb	r3, [r3, #6]
 800a7d6:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	79db      	ldrb	r3, [r3, #7]
 800a7dc:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	7a1b      	ldrb	r3, [r3, #8]
 800a7e2:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800a7e4:	7dbb      	ldrb	r3, [r7, #22]
 800a7e6:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	7a9b      	ldrb	r3, [r3, #10]
 800a7ec:	753b      	strb	r3, [r7, #20]
        break;
 800a7ee:	e022      	b.n	800a836 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	7b1b      	ldrb	r3, [r3, #12]
 800a7f8:	733b      	strb	r3, [r7, #12]
        break;
 800a7fa:	e01c      	b.n	800a836 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800a7fc:	2306      	movs	r3, #6
 800a7fe:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	89db      	ldrh	r3, [r3, #14]
 800a804:	0a1b      	lsrs	r3, r3, #8
 800a806:	b29b      	uxth	r3, r3
 800a808:	b2db      	uxtb	r3, r3
 800a80a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	89db      	ldrh	r3, [r3, #14]
 800a810:	b2db      	uxtb	r3, r3
 800a812:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	7c1a      	ldrb	r2, [r3, #16]
 800a818:	4b0e      	ldr	r3, [pc, #56]	@ (800a854 <SUBGRF_SetPacketParams+0x134>)
 800a81a:	4611      	mov	r1, r2
 800a81c:	7019      	strb	r1, [r3, #0]
 800a81e:	4613      	mov	r3, r2
 800a820:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	7c5b      	ldrb	r3, [r3, #17]
 800a826:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	7c9b      	ldrb	r3, [r3, #18]
 800a82c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	7cdb      	ldrb	r3, [r3, #19]
 800a832:	747b      	strb	r3, [r7, #17]
        break;
 800a834:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800a836:	7dfb      	ldrb	r3, [r7, #23]
 800a838:	b29a      	uxth	r2, r3
 800a83a:	f107 030c 	add.w	r3, r7, #12
 800a83e:	4619      	mov	r1, r3
 800a840:	208c      	movs	r0, #140	@ 0x8c
 800a842:	f000 f97d 	bl	800ab40 <SUBGRF_WriteCommand>
 800a846:	e000      	b.n	800a84a <SUBGRF_SetPacketParams+0x12a>
        return;
 800a848:	bf00      	nop
}
 800a84a:	3718      	adds	r7, #24
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	20000475 	.word	0x20000475
 800a854:	20000476 	.word	0x20000476

0800a858 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	4603      	mov	r3, r0
 800a860:	460a      	mov	r2, r1
 800a862:	71fb      	strb	r3, [r7, #7]
 800a864:	4613      	mov	r3, r2
 800a866:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800a868:	79fb      	ldrb	r3, [r7, #7]
 800a86a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800a86c:	79bb      	ldrb	r3, [r7, #6]
 800a86e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800a870:	f107 030c 	add.w	r3, r7, #12
 800a874:	2202      	movs	r2, #2
 800a876:	4619      	mov	r1, r3
 800a878:	208f      	movs	r0, #143	@ 0x8f
 800a87a:	f000 f961 	bl	800ab40 <SUBGRF_WriteCommand>
}
 800a87e:	bf00      	nop
 800a880:	3710      	adds	r7, #16
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}

0800a886 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800a886:	b580      	push	{r7, lr}
 800a888:	b082      	sub	sp, #8
 800a88a:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800a88c:	2300      	movs	r3, #0
 800a88e:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800a890:	1d3b      	adds	r3, r7, #4
 800a892:	2201      	movs	r2, #1
 800a894:	4619      	mov	r1, r3
 800a896:	2015      	movs	r0, #21
 800a898:	f000 f974 	bl	800ab84 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 800a89c:	793b      	ldrb	r3, [r7, #4]
 800a89e:	425b      	negs	r3, r3
 800a8a0:	105b      	asrs	r3, r3, #1
 800a8a2:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800a8a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3708      	adds	r7, #8
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800a8ba:	f107 030c 	add.w	r3, r7, #12
 800a8be:	2202      	movs	r2, #2
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	2013      	movs	r0, #19
 800a8c4:	f000 f95e 	bl	800ab84 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800a8c8:	f7ff fd84 	bl	800a3d4 <SUBGRF_GetPacketType>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	2b01      	cmp	r3, #1
 800a8d0:	d10d      	bne.n	800a8ee <SUBGRF_GetRxBufferStatus+0x3e>
 800a8d2:	4b0c      	ldr	r3, [pc, #48]	@ (800a904 <SUBGRF_GetRxBufferStatus+0x54>)
 800a8d4:	781b      	ldrb	r3, [r3, #0]
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d108      	bne.n	800a8ee <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800a8dc:	f240 7002 	movw	r0, #1794	@ 0x702
 800a8e0:	f000 f886 	bl	800a9f0 <SUBGRF_ReadRegister>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	701a      	strb	r2, [r3, #0]
 800a8ec:	e002      	b.n	800a8f4 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800a8ee:	7b3a      	ldrb	r2, [r7, #12]
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800a8f4:	7b7a      	ldrb	r2, [r7, #13]
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	701a      	strb	r2, [r3, #0]
}
 800a8fa:	bf00      	nop
 800a8fc:	3710      	adds	r7, #16
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
 800a902:	bf00      	nop
 800a904:	20000476 	.word	0x20000476

0800a908 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800a910:	f107 030c 	add.w	r3, r7, #12
 800a914:	2203      	movs	r2, #3
 800a916:	4619      	mov	r1, r3
 800a918:	2014      	movs	r0, #20
 800a91a:	f000 f933 	bl	800ab84 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800a91e:	f7ff fd59 	bl	800a3d4 <SUBGRF_GetPacketType>
 800a922:	4603      	mov	r3, r0
 800a924:	461a      	mov	r2, r3
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	781b      	ldrb	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d002      	beq.n	800a938 <SUBGRF_GetPacketStatus+0x30>
 800a932:	2b01      	cmp	r3, #1
 800a934:	d013      	beq.n	800a95e <SUBGRF_GetPacketStatus+0x56>
 800a936:	e02a      	b.n	800a98e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800a938:	7b3a      	ldrb	r2, [r7, #12]
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800a93e:	7b7b      	ldrb	r3, [r7, #13]
 800a940:	425b      	negs	r3, r3
 800a942:	105b      	asrs	r3, r3, #1
 800a944:	b25a      	sxtb	r2, r3
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800a94a:	7bbb      	ldrb	r3, [r7, #14]
 800a94c:	425b      	negs	r3, r3
 800a94e:	105b      	asrs	r3, r3, #1
 800a950:	b25a      	sxtb	r2, r3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2200      	movs	r2, #0
 800a95a:	609a      	str	r2, [r3, #8]
            break;
 800a95c:	e020      	b.n	800a9a0 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800a95e:	7b3b      	ldrb	r3, [r7, #12]
 800a960:	425b      	negs	r3, r3
 800a962:	105b      	asrs	r3, r3, #1
 800a964:	b25a      	sxtb	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800a96a:	7b7b      	ldrb	r3, [r7, #13]
 800a96c:	b25b      	sxtb	r3, r3
 800a96e:	3302      	adds	r3, #2
 800a970:	109b      	asrs	r3, r3, #2
 800a972:	b25a      	sxtb	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800a978:	7bbb      	ldrb	r3, [r7, #14]
 800a97a:	425b      	negs	r3, r3
 800a97c:	105b      	asrs	r3, r3, #1
 800a97e:	b25a      	sxtb	r2, r3
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800a984:	4b08      	ldr	r3, [pc, #32]	@ (800a9a8 <SUBGRF_GetPacketStatus+0xa0>)
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	611a      	str	r2, [r3, #16]
            break;
 800a98c:	e008      	b.n	800a9a0 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800a98e:	2214      	movs	r2, #20
 800a990:	2100      	movs	r1, #0
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 fccb 	bl	800b32e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	220f      	movs	r2, #15
 800a99c:	701a      	strb	r2, [r3, #0]
            break;
 800a99e:	bf00      	nop
    }
}
 800a9a0:	bf00      	nop
 800a9a2:	3710      	adds	r7, #16
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}
 800a9a8:	20000478 	.word	0x20000478

0800a9ac <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b086      	sub	sp, #24
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	460a      	mov	r2, r1
 800a9b6:	80fb      	strh	r3, [r7, #6]
 800a9b8:	4613      	mov	r3, r2
 800a9ba:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9bc:	f3ef 8310 	mrs	r3, PRIMASK
 800a9c0:	60fb      	str	r3, [r7, #12]
  return(result);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a9c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a9c6:	b672      	cpsid	i
}
 800a9c8:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800a9ca:	1d7a      	adds	r2, r7, #5
 800a9cc:	88f9      	ldrh	r1, [r7, #6]
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	4806      	ldr	r0, [pc, #24]	@ (800a9ec <SUBGRF_WriteRegister+0x40>)
 800a9d2:	f7fa fb21 	bl	8005018 <HAL_SUBGHZ_WriteRegisters>
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9da:	693b      	ldr	r3, [r7, #16]
 800a9dc:	f383 8810 	msr	PRIMASK, r3
}
 800a9e0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a9e2:	bf00      	nop
 800a9e4:	3718      	adds	r7, #24
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}
 800a9ea:	bf00      	nop
 800a9ec:	200002c0 	.word	0x200002c0

0800a9f0 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b086      	sub	sp, #24
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9fa:	f3ef 8310 	mrs	r3, PRIMASK
 800a9fe:	60fb      	str	r3, [r7, #12]
  return(result);
 800aa00:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 800aa02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aa04:	b672      	cpsid	i
}
 800aa06:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800aa08:	f107 020b 	add.w	r2, r7, #11
 800aa0c:	88f9      	ldrh	r1, [r7, #6]
 800aa0e:	2301      	movs	r3, #1
 800aa10:	4806      	ldr	r0, [pc, #24]	@ (800aa2c <SUBGRF_ReadRegister+0x3c>)
 800aa12:	f7fa fb60 	bl	80050d6 <HAL_SUBGHZ_ReadRegisters>
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa1a:	693b      	ldr	r3, [r7, #16]
 800aa1c:	f383 8810 	msr	PRIMASK, r3
}
 800aa20:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 800aa22:	7afb      	ldrb	r3, [r7, #11]
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3718      	adds	r7, #24
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	200002c0 	.word	0x200002c0

0800aa30 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b086      	sub	sp, #24
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	4603      	mov	r3, r0
 800aa38:	6039      	str	r1, [r7, #0]
 800aa3a:	80fb      	strh	r3, [r7, #6]
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa40:	f3ef 8310 	mrs	r3, PRIMASK
 800aa44:	60fb      	str	r3, [r7, #12]
  return(result);
 800aa46:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800aa48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aa4a:	b672      	cpsid	i
}
 800aa4c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800aa4e:	88bb      	ldrh	r3, [r7, #4]
 800aa50:	88f9      	ldrh	r1, [r7, #6]
 800aa52:	683a      	ldr	r2, [r7, #0]
 800aa54:	4806      	ldr	r0, [pc, #24]	@ (800aa70 <SUBGRF_WriteRegisters+0x40>)
 800aa56:	f7fa fadf 	bl	8005018 <HAL_SUBGHZ_WriteRegisters>
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aa5e:	693b      	ldr	r3, [r7, #16]
 800aa60:	f383 8810 	msr	PRIMASK, r3
}
 800aa64:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800aa66:	bf00      	nop
 800aa68:	3718      	adds	r7, #24
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
 800aa6e:	bf00      	nop
 800aa70:	200002c0 	.word	0x200002c0

0800aa74 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b086      	sub	sp, #24
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	6039      	str	r1, [r7, #0]
 800aa7e:	80fb      	strh	r3, [r7, #6]
 800aa80:	4613      	mov	r3, r2
 800aa82:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aa84:	f3ef 8310 	mrs	r3, PRIMASK
 800aa88:	60fb      	str	r3, [r7, #12]
  return(result);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800aa8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aa8e:	b672      	cpsid	i
}
 800aa90:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800aa92:	88bb      	ldrh	r3, [r7, #4]
 800aa94:	88f9      	ldrh	r1, [r7, #6]
 800aa96:	683a      	ldr	r2, [r7, #0]
 800aa98:	4806      	ldr	r0, [pc, #24]	@ (800aab4 <SUBGRF_ReadRegisters+0x40>)
 800aa9a:	f7fa fb1c 	bl	80050d6 <HAL_SUBGHZ_ReadRegisters>
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	f383 8810 	msr	PRIMASK, r3
}
 800aaa8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800aaaa:	bf00      	nop
 800aaac:	3718      	adds	r7, #24
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}
 800aab2:	bf00      	nop
 800aab4:	200002c0 	.word	0x200002c0

0800aab8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b086      	sub	sp, #24
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	4603      	mov	r3, r0
 800aac0:	6039      	str	r1, [r7, #0]
 800aac2:	71fb      	strb	r3, [r7, #7]
 800aac4:	4613      	mov	r3, r2
 800aac6:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aac8:	f3ef 8310 	mrs	r3, PRIMASK
 800aacc:	60fb      	str	r3, [r7, #12]
  return(result);
 800aace:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800aad0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aad2:	b672      	cpsid	i
}
 800aad4:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800aad6:	79bb      	ldrb	r3, [r7, #6]
 800aad8:	b29b      	uxth	r3, r3
 800aada:	79f9      	ldrb	r1, [r7, #7]
 800aadc:	683a      	ldr	r2, [r7, #0]
 800aade:	4806      	ldr	r0, [pc, #24]	@ (800aaf8 <SUBGRF_WriteBuffer+0x40>)
 800aae0:	f7fa fc0d 	bl	80052fe <HAL_SUBGHZ_WriteBuffer>
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	f383 8810 	msr	PRIMASK, r3
}
 800aaee:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800aaf0:	bf00      	nop
 800aaf2:	3718      	adds	r7, #24
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}
 800aaf8:	200002c0 	.word	0x200002c0

0800aafc <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b086      	sub	sp, #24
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	4603      	mov	r3, r0
 800ab04:	6039      	str	r1, [r7, #0]
 800ab06:	71fb      	strb	r3, [r7, #7]
 800ab08:	4613      	mov	r3, r2
 800ab0a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab0c:	f3ef 8310 	mrs	r3, PRIMASK
 800ab10:	60fb      	str	r3, [r7, #12]
  return(result);
 800ab12:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800ab14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ab16:	b672      	cpsid	i
}
 800ab18:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800ab1a:	79bb      	ldrb	r3, [r7, #6]
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	79f9      	ldrb	r1, [r7, #7]
 800ab20:	683a      	ldr	r2, [r7, #0]
 800ab22:	4806      	ldr	r0, [pc, #24]	@ (800ab3c <SUBGRF_ReadBuffer+0x40>)
 800ab24:	f7fa fc3e 	bl	80053a4 <HAL_SUBGHZ_ReadBuffer>
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	f383 8810 	msr	PRIMASK, r3
}
 800ab32:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800ab34:	bf00      	nop
 800ab36:	3718      	adds	r7, #24
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}
 800ab3c:	200002c0 	.word	0x200002c0

0800ab40 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b086      	sub	sp, #24
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	4603      	mov	r3, r0
 800ab48:	6039      	str	r1, [r7, #0]
 800ab4a:	71fb      	strb	r3, [r7, #7]
 800ab4c:	4613      	mov	r3, r2
 800ab4e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab50:	f3ef 8310 	mrs	r3, PRIMASK
 800ab54:	60fb      	str	r3, [r7, #12]
  return(result);
 800ab56:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800ab58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ab5a:	b672      	cpsid	i
}
 800ab5c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800ab5e:	88bb      	ldrh	r3, [r7, #4]
 800ab60:	79f9      	ldrb	r1, [r7, #7]
 800ab62:	683a      	ldr	r2, [r7, #0]
 800ab64:	4806      	ldr	r0, [pc, #24]	@ (800ab80 <SUBGRF_WriteCommand+0x40>)
 800ab66:	f7fa fb17 	bl	8005198 <HAL_SUBGHZ_ExecSetCmd>
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	f383 8810 	msr	PRIMASK, r3
}
 800ab74:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800ab76:	bf00      	nop
 800ab78:	3718      	adds	r7, #24
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}
 800ab7e:	bf00      	nop
 800ab80:	200002c0 	.word	0x200002c0

0800ab84 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b086      	sub	sp, #24
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	6039      	str	r1, [r7, #0]
 800ab8e:	71fb      	strb	r3, [r7, #7]
 800ab90:	4613      	mov	r3, r2
 800ab92:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab94:	f3ef 8310 	mrs	r3, PRIMASK
 800ab98:	60fb      	str	r3, [r7, #12]
  return(result);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800ab9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ab9e:	b672      	cpsid	i
}
 800aba0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800aba2:	88bb      	ldrh	r3, [r7, #4]
 800aba4:	79f9      	ldrb	r1, [r7, #7]
 800aba6:	683a      	ldr	r2, [r7, #0]
 800aba8:	4806      	ldr	r0, [pc, #24]	@ (800abc4 <SUBGRF_ReadCommand+0x40>)
 800abaa:	f7fa fb54 	bl	8005256 <HAL_SUBGHZ_ExecGetCmd>
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abb2:	693b      	ldr	r3, [r7, #16]
 800abb4:	f383 8810 	msr	PRIMASK, r3
}
 800abb8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800abba:	bf00      	nop
 800abbc:	3718      	adds	r7, #24
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
 800abc2:	bf00      	nop
 800abc4:	200002c0 	.word	0x200002c0

0800abc8 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b084      	sub	sp, #16
 800abcc:	af00      	add	r7, sp, #0
 800abce:	4603      	mov	r3, r0
 800abd0:	460a      	mov	r2, r1
 800abd2:	71fb      	strb	r3, [r7, #7]
 800abd4:	4613      	mov	r3, r2
 800abd6:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800abd8:	2301      	movs	r3, #1
 800abda:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800abdc:	79bb      	ldrb	r3, [r7, #6]
 800abde:	2b01      	cmp	r3, #1
 800abe0:	d10d      	bne.n	800abfe <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800abe2:	79fb      	ldrb	r3, [r7, #7]
 800abe4:	2b01      	cmp	r3, #1
 800abe6:	d104      	bne.n	800abf2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800abe8:	2302      	movs	r3, #2
 800abea:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800abec:	2004      	movs	r0, #4
 800abee:	f000 f8ef 	bl	800add0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800abf2:	79fb      	ldrb	r3, [r7, #7]
 800abf4:	2b02      	cmp	r3, #2
 800abf6:	d107      	bne.n	800ac08 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800abf8:	2303      	movs	r3, #3
 800abfa:	73fb      	strb	r3, [r7, #15]
 800abfc:	e004      	b.n	800ac08 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800abfe:	79bb      	ldrb	r3, [r7, #6]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d101      	bne.n	800ac08 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800ac04:	2301      	movs	r3, #1
 800ac06:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800ac08:	7bfb      	ldrb	r3, [r7, #15]
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f000 fa87 	bl	800b11e <RBI_ConfigRFSwitch>
}
 800ac10:	bf00      	nop
 800ac12:	3710      	adds	r7, #16
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}

0800ac18 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b084      	sub	sp, #16
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	4603      	mov	r3, r0
 800ac20:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800ac22:	2301      	movs	r3, #1
 800ac24:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800ac26:	f000 fa87 	bl	800b138 <RBI_GetTxConfig>
 800ac2a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	2b02      	cmp	r3, #2
 800ac30:	d016      	beq.n	800ac60 <SUBGRF_SetRfTxPower+0x48>
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	2b02      	cmp	r3, #2
 800ac36:	dc16      	bgt.n	800ac66 <SUBGRF_SetRfTxPower+0x4e>
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d003      	beq.n	800ac46 <SUBGRF_SetRfTxPower+0x2e>
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	d00a      	beq.n	800ac5a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800ac44:	e00f      	b.n	800ac66 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800ac46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac4a:	2b0f      	cmp	r3, #15
 800ac4c:	dd02      	ble.n	800ac54 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800ac4e:	2302      	movs	r3, #2
 800ac50:	73fb      	strb	r3, [r7, #15]
            break;
 800ac52:	e009      	b.n	800ac68 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800ac54:	2301      	movs	r3, #1
 800ac56:	73fb      	strb	r3, [r7, #15]
            break;
 800ac58:	e006      	b.n	800ac68 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	73fb      	strb	r3, [r7, #15]
            break;
 800ac5e:	e003      	b.n	800ac68 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800ac60:	2302      	movs	r3, #2
 800ac62:	73fb      	strb	r3, [r7, #15]
            break;
 800ac64:	e000      	b.n	800ac68 <SUBGRF_SetRfTxPower+0x50>
            break;
 800ac66:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800ac68:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800ac6c:	7bfb      	ldrb	r3, [r7, #15]
 800ac6e:	2202      	movs	r2, #2
 800ac70:	4618      	mov	r0, r3
 800ac72:	f7ff fbb9 	bl	800a3e8 <SUBGRF_SetTxParams>

    return paSelect;
 800ac76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3710      	adds	r7, #16
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800ac80:	b480      	push	{r7}
 800ac82:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 800ac84:	2301      	movs	r3, #1
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bc80      	pop	{r7}
 800ac8c:	4770      	bx	lr
	...

0800ac90 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b082      	sub	sp, #8
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800ac98:	4b03      	ldr	r3, [pc, #12]	@ (800aca8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	2001      	movs	r0, #1
 800ac9e:	4798      	blx	r3
}
 800aca0:	bf00      	nop
 800aca2:	3708      	adds	r7, #8
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}
 800aca8:	20000480 	.word	0x20000480

0800acac <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b082      	sub	sp, #8
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800acb4:	4b03      	ldr	r3, [pc, #12]	@ (800acc4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	2002      	movs	r0, #2
 800acba:	4798      	blx	r3
}
 800acbc:	bf00      	nop
 800acbe:	3708      	adds	r7, #8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}
 800acc4:	20000480 	.word	0x20000480

0800acc8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b082      	sub	sp, #8
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800acd0:	4b03      	ldr	r3, [pc, #12]	@ (800ace0 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	2040      	movs	r0, #64	@ 0x40
 800acd6:	4798      	blx	r3
}
 800acd8:	bf00      	nop
 800acda:	3708      	adds	r7, #8
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}
 800ace0:	20000480 	.word	0x20000480

0800ace4 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b082      	sub	sp, #8
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
 800acec:	460b      	mov	r3, r1
 800acee:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800acf0:	78fb      	ldrb	r3, [r7, #3]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d002      	beq.n	800acfc <HAL_SUBGHZ_CADStatusCallback+0x18>
 800acf6:	2b01      	cmp	r3, #1
 800acf8:	d005      	beq.n	800ad06 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800acfa:	e00a      	b.n	800ad12 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800acfc:	4b07      	ldr	r3, [pc, #28]	@ (800ad1c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2080      	movs	r0, #128	@ 0x80
 800ad02:	4798      	blx	r3
            break;
 800ad04:	e005      	b.n	800ad12 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800ad06:	4b05      	ldr	r3, [pc, #20]	@ (800ad1c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ad0e:	4798      	blx	r3
            break;
 800ad10:	bf00      	nop
    }
}
 800ad12:	bf00      	nop
 800ad14:	3708      	adds	r7, #8
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}
 800ad1a:	bf00      	nop
 800ad1c:	20000480 	.word	0x20000480

0800ad20 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b082      	sub	sp, #8
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800ad28:	4b04      	ldr	r3, [pc, #16]	@ (800ad3c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ad30:	4798      	blx	r3
}
 800ad32:	bf00      	nop
 800ad34:	3708      	adds	r7, #8
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}
 800ad3a:	bf00      	nop
 800ad3c:	20000480 	.word	0x20000480

0800ad40 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b082      	sub	sp, #8
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800ad48:	4b03      	ldr	r3, [pc, #12]	@ (800ad58 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	2020      	movs	r0, #32
 800ad4e:	4798      	blx	r3
}
 800ad50:	bf00      	nop
 800ad52:	3708      	adds	r7, #8
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}
 800ad58:	20000480 	.word	0x20000480

0800ad5c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b082      	sub	sp, #8
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800ad64:	4b03      	ldr	r3, [pc, #12]	@ (800ad74 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	2004      	movs	r0, #4
 800ad6a:	4798      	blx	r3
}
 800ad6c:	bf00      	nop
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	20000480 	.word	0x20000480

0800ad78 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b082      	sub	sp, #8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800ad80:	4b03      	ldr	r3, [pc, #12]	@ (800ad90 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	2008      	movs	r0, #8
 800ad86:	4798      	blx	r3
}
 800ad88:	bf00      	nop
 800ad8a:	3708      	adds	r7, #8
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}
 800ad90:	20000480 	.word	0x20000480

0800ad94 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b082      	sub	sp, #8
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800ad9c:	4b03      	ldr	r3, [pc, #12]	@ (800adac <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2010      	movs	r0, #16
 800ada2:	4798      	blx	r3
}
 800ada4:	bf00      	nop
 800ada6:	3708      	adds	r7, #8
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}
 800adac:	20000480 	.word	0x20000480

0800adb0 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b082      	sub	sp, #8
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 800adb8:	4b04      	ldr	r3, [pc, #16]	@ (800adcc <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800adc0:	4798      	blx	r3
}
 800adc2:	bf00      	nop
 800adc4:	3708      	adds	r7, #8
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	20000480 	.word	0x20000480

0800add0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b084      	sub	sp, #16
 800add4:	af00      	add	r7, sp, #0
 800add6:	4603      	mov	r3, r0
 800add8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800adda:	f000 f9c3 	bl	800b164 <RBI_IsDCDC>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d112      	bne.n	800ae0a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800ade4:	f640 1023 	movw	r0, #2339	@ 0x923
 800ade8:	f7ff fe02 	bl	800a9f0 <SUBGRF_ReadRegister>
 800adec:	4603      	mov	r3, r0
 800adee:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800adf0:	7bfb      	ldrb	r3, [r7, #15]
 800adf2:	f023 0306 	bic.w	r3, r3, #6
 800adf6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800adf8:	7bfa      	ldrb	r2, [r7, #15]
 800adfa:	79fb      	ldrb	r3, [r7, #7]
 800adfc:	4313      	orrs	r3, r2
 800adfe:	b2db      	uxtb	r3, r3
 800ae00:	4619      	mov	r1, r3
 800ae02:	f640 1023 	movw	r0, #2339	@ 0x923
 800ae06:	f7ff fdd1 	bl	800a9ac <SUBGRF_WriteRegister>
  }
}
 800ae0a:	bf00      	nop
 800ae0c:	3710      	adds	r7, #16
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}
	...

0800ae14 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800ae14:	b480      	push	{r7}
 800ae16:	b085      	sub	sp, #20
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d101      	bne.n	800ae26 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800ae22:	231f      	movs	r3, #31
 800ae24:	e017      	b.n	800ae56 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800ae26:	2300      	movs	r3, #0
 800ae28:	73fb      	strb	r3, [r7, #15]
 800ae2a:	e00f      	b.n	800ae4c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800ae2c:	7bfb      	ldrb	r3, [r7, #15]
 800ae2e:	4a0c      	ldr	r2, [pc, #48]	@ (800ae60 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800ae30:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	429a      	cmp	r2, r3
 800ae38:	d205      	bcs.n	800ae46 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800ae3a:	7bfb      	ldrb	r3, [r7, #15]
 800ae3c:	4a08      	ldr	r2, [pc, #32]	@ (800ae60 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800ae3e:	00db      	lsls	r3, r3, #3
 800ae40:	4413      	add	r3, r2
 800ae42:	791b      	ldrb	r3, [r3, #4]
 800ae44:	e007      	b.n	800ae56 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800ae46:	7bfb      	ldrb	r3, [r7, #15]
 800ae48:	3301      	adds	r3, #1
 800ae4a:	73fb      	strb	r3, [r7, #15]
 800ae4c:	7bfb      	ldrb	r3, [r7, #15]
 800ae4e:	2b15      	cmp	r3, #21
 800ae50:	d9ec      	bls.n	800ae2c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800ae52:	bf00      	nop
 800ae54:	e7fd      	b.n	800ae52 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3714      	adds	r7, #20
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bc80      	pop	{r7}
 800ae5e:	4770      	bx	lr
 800ae60:	0800c53c 	.word	0x0800c53c

0800ae64 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b08a      	sub	sp, #40	@ 0x28
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
 800ae6c:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 800ae6e:	4b35      	ldr	r3, [pc, #212]	@ (800af44 <SUBGRF_GetCFO+0xe0>)
 800ae70:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800ae72:	f640 0007 	movw	r0, #2055	@ 0x807
 800ae76:	f7ff fdbb 	bl	800a9f0 <SUBGRF_ReadRegister>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800ae7e:	7ffb      	ldrb	r3, [r7, #31]
 800ae80:	08db      	lsrs	r3, r3, #3
 800ae82:	b2db      	uxtb	r3, r3
 800ae84:	f003 0303 	and.w	r3, r3, #3
 800ae88:	3328      	adds	r3, #40	@ 0x28
 800ae8a:	443b      	add	r3, r7
 800ae8c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800ae90:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 800ae92:	7ffb      	ldrb	r3, [r7, #31]
 800ae94:	f003 0307 	and.w	r3, r3, #7
 800ae98:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 800ae9a:	7fba      	ldrb	r2, [r7, #30]
 800ae9c:	7f7b      	ldrb	r3, [r7, #29]
 800ae9e:	3301      	adds	r3, #1
 800aea0:	fa02 f303 	lsl.w	r3, r2, r3
 800aea4:	461a      	mov	r2, r3
 800aea6:	4b28      	ldr	r3, [pc, #160]	@ (800af48 <SUBGRF_GetCFO+0xe4>)
 800aea8:	fbb3 f3f2 	udiv	r3, r3, r2
 800aeac:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 800aeae:	69ba      	ldr	r2, [r7, #24]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aeb6:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800aebe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aec2:	697a      	ldr	r2, [r7, #20]
 800aec4:	fb02 f303 	mul.w	r3, r2, r3
 800aec8:	2b07      	cmp	r3, #7
 800aeca:	d802      	bhi.n	800aed2 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 800aecc:	2302      	movs	r3, #2
 800aece:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 800aed2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aed6:	697a      	ldr	r2, [r7, #20]
 800aed8:	fb02 f303 	mul.w	r3, r2, r3
 800aedc:	2b03      	cmp	r3, #3
 800aede:	d802      	bhi.n	800aee6 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 800aee0:	2304      	movs	r3, #4
 800aee2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 800aee6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	fb02 f303 	mul.w	r3, r2, r3
 800aef0:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800aef2:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 800aef6:	f7ff fd7b 	bl	800a9f0 <SUBGRF_ReadRegister>
 800aefa:	4603      	mov	r3, r0
 800aefc:	021b      	lsls	r3, r3, #8
 800aefe:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800af02:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800af04:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 800af08:	f7ff fd72 	bl	800a9f0 <SUBGRF_ReadRegister>
 800af0c:	4603      	mov	r3, r0
 800af0e:	461a      	mov	r2, r3
 800af10:	6a3b      	ldr	r3, [r7, #32]
 800af12:	4313      	orrs	r3, r2
 800af14:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800af16:	6a3b      	ldr	r3, [r7, #32]
 800af18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d005      	beq.n	800af2c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 800af20:	6a3b      	ldr	r3, [r7, #32]
 800af22:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800af26:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800af2a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	095b      	lsrs	r3, r3, #5
 800af30:	6a3a      	ldr	r2, [r7, #32]
 800af32:	fb02 f303 	mul.w	r3, r2, r3
 800af36:	11da      	asrs	r2, r3, #7
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	601a      	str	r2, [r3, #0]
}
 800af3c:	bf00      	nop
 800af3e:	3728      	adds	r7, #40	@ 0x28
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}
 800af44:	0c0a0804 	.word	0x0c0a0804
 800af48:	01e84800 	.word	0x01e84800

0800af4c <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 800af4c:	b480      	push	{r7}
 800af4e:	b087      	sub	sp, #28
 800af50:	af00      	add	r7, sp, #0
 800af52:	4603      	mov	r3, r0
 800af54:	60b9      	str	r1, [r7, #8]
 800af56:	607a      	str	r2, [r7, #4]
 800af58:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 800af5a:	2300      	movs	r3, #0
 800af5c:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 800af5e:	f04f 33ff 	mov.w	r3, #4294967295
 800af62:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 800af64:	697b      	ldr	r3, [r7, #20]
}
 800af66:	4618      	mov	r0, r3
 800af68:	371c      	adds	r7, #28
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bc80      	pop	{r7}
 800af6e:	4770      	bx	lr

0800af70 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 800af70:	b480      	push	{r7}
 800af72:	b087      	sub	sp, #28
 800af74:	af00      	add	r7, sp, #0
 800af76:	4603      	mov	r3, r0
 800af78:	60b9      	str	r1, [r7, #8]
 800af7a:	607a      	str	r2, [r7, #4]
 800af7c:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 800af7e:	2300      	movs	r3, #0
 800af80:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 800af82:	f04f 33ff 	mov.w	r3, #4294967295
 800af86:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 800af88:	697b      	ldr	r3, [r7, #20]
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	371c      	adds	r7, #28
 800af8e:	46bd      	mov	sp, r7
 800af90:	bc80      	pop	{r7}
 800af92:	4770      	bx	lr

0800af94 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 800af94:	b480      	push	{r7}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
 800af9a:	60f8      	str	r0, [r7, #12]
 800af9c:	60b9      	str	r1, [r7, #8]
 800af9e:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 800afa0:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3714      	adds	r7, #20
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bc80      	pop	{r7}
 800afac:	4770      	bx	lr

0800afae <RFW_DeInit>:

void RFW_DeInit( void )
{
 800afae:	b480      	push	{r7}
 800afb0:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 800afb2:	bf00      	nop
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bc80      	pop	{r7}
 800afb8:	4770      	bx	lr

0800afba <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 800afba:	b480      	push	{r7}
 800afbc:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 800afbe:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800afc0:	4618      	mov	r0, r3
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bc80      	pop	{r7}
 800afc6:	4770      	bx	lr

0800afc8 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 800afc8:	b480      	push	{r7}
 800afca:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 800afcc:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800afce:	4618      	mov	r0, r3
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bc80      	pop	{r7}
 800afd4:	4770      	bx	lr

0800afd6 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 800afd6:	b480      	push	{r7}
 800afd8:	b083      	sub	sp, #12
 800afda:	af00      	add	r7, sp, #0
 800afdc:	4603      	mov	r3, r0
 800afde:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 800afe0:	bf00      	nop
 800afe2:	370c      	adds	r7, #12
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bc80      	pop	{r7}
 800afe8:	4770      	bx	lr

0800afea <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 800afea:	b480      	push	{r7}
 800afec:	b087      	sub	sp, #28
 800afee:	af00      	add	r7, sp, #0
 800aff0:	60f8      	str	r0, [r7, #12]
 800aff2:	460b      	mov	r3, r1
 800aff4:	607a      	str	r2, [r7, #4]
 800aff6:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 800aff8:	f04f 33ff 	mov.w	r3, #4294967295
 800affc:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 800affe:	697b      	ldr	r3, [r7, #20]
}
 800b000:	4618      	mov	r0, r3
 800b002:	371c      	adds	r7, #28
 800b004:	46bd      	mov	sp, r7
 800b006:	bc80      	pop	{r7}
 800b008:	4770      	bx	lr

0800b00a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 800b00a:	b480      	push	{r7}
 800b00c:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 800b00e:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 800b012:	4618      	mov	r0, r3
 800b014:	46bd      	mov	sp, r7
 800b016:	bc80      	pop	{r7}
 800b018:	4770      	bx	lr

0800b01a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 800b01a:	b480      	push	{r7}
 800b01c:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 800b01e:	bf00      	nop
 800b020:	46bd      	mov	sp, r7
 800b022:	bc80      	pop	{r7}
 800b024:	4770      	bx	lr

0800b026 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 800b026:	b480      	push	{r7}
 800b028:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 800b02a:	bf00      	nop
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bc80      	pop	{r7}
 800b030:	4770      	bx	lr

0800b032 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 800b032:	b480      	push	{r7}
 800b034:	b083      	sub	sp, #12
 800b036:	af00      	add	r7, sp, #0
 800b038:	4603      	mov	r3, r0
 800b03a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 800b03c:	bf00      	nop
 800b03e:	370c      	adds	r7, #12
 800b040:	46bd      	mov	sp, r7
 800b042:	bc80      	pop	{r7}
 800b044:	4770      	bx	lr

0800b046 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800b046:	b580      	push	{r7, lr}
 800b048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800b04a:	f7f6 f883 	bl	8001154 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 800b04e:	f000 f80b 	bl	800b068 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800b052:	bf00      	nop
 800b054:	bd80      	pop	{r7, pc}

0800b056 <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 800b056:	b580      	push	{r7, lr}
 800b058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800b05a:	f04f 30ff 	mov.w	r0, #4294967295
 800b05e:	f000 fc59 	bl	800b914 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 800b062:	bf00      	nop
 800b064:	bd80      	pop	{r7, pc}
	...

0800b068 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800b06c:	4b0a      	ldr	r3, [pc, #40]	@ (800b098 <SubghzApp_Init+0x30>)
 800b06e:	4a0b      	ldr	r2, [pc, #44]	@ (800b09c <SubghzApp_Init+0x34>)
 800b070:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800b072:	4b09      	ldr	r3, [pc, #36]	@ (800b098 <SubghzApp_Init+0x30>)
 800b074:	4a0a      	ldr	r2, [pc, #40]	@ (800b0a0 <SubghzApp_Init+0x38>)
 800b076:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800b078:	4b07      	ldr	r3, [pc, #28]	@ (800b098 <SubghzApp_Init+0x30>)
 800b07a:	4a0a      	ldr	r2, [pc, #40]	@ (800b0a4 <SubghzApp_Init+0x3c>)
 800b07c:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800b07e:	4b06      	ldr	r3, [pc, #24]	@ (800b098 <SubghzApp_Init+0x30>)
 800b080:	4a09      	ldr	r2, [pc, #36]	@ (800b0a8 <SubghzApp_Init+0x40>)
 800b082:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 800b084:	4b04      	ldr	r3, [pc, #16]	@ (800b098 <SubghzApp_Init+0x30>)
 800b086:	4a09      	ldr	r2, [pc, #36]	@ (800b0ac <SubghzApp_Init+0x44>)
 800b088:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 800b08a:	4b09      	ldr	r3, [pc, #36]	@ (800b0b0 <SubghzApp_Init+0x48>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4802      	ldr	r0, [pc, #8]	@ (800b098 <SubghzApp_Init+0x30>)
 800b090:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */

  /* USER CODE END SubghzApp_Init_2 */
}
 800b092:	bf00      	nop
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	20000484 	.word	0x20000484
 800b09c:	0800b0b5 	.word	0x0800b0b5
 800b0a0:	0800b0c1 	.word	0x0800b0c1
 800b0a4:	0800b0e5 	.word	0x0800b0e5
 800b0a8:	0800b0f1 	.word	0x0800b0f1
 800b0ac:	0800b0fd 	.word	0x0800b0fd
 800b0b0:	0800c4ac 	.word	0x0800c4ac

0800b0b4 <OnTxDone>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */
  /* USER CODE END OnTxDone */
}
 800b0b8:	bf00      	nop
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bc80      	pop	{r7}
 800b0be:	4770      	bx	lr

0800b0c0 <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b085      	sub	sp, #20
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	60f8      	str	r0, [r7, #12]
 800b0c8:	4608      	mov	r0, r1
 800b0ca:	4611      	mov	r1, r2
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	817b      	strh	r3, [r7, #10]
 800b0d2:	460b      	mov	r3, r1
 800b0d4:	813b      	strh	r3, [r7, #8]
 800b0d6:	4613      	mov	r3, r2
 800b0d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone */
  /* USER CODE END OnRxDone */
}
 800b0da:	bf00      	nop
 800b0dc:	3714      	adds	r7, #20
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bc80      	pop	{r7}
 800b0e2:	4770      	bx	lr

0800b0e4 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */
  /* USER CODE END OnTxTimeout */
}
 800b0e8:	bf00      	nop
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bc80      	pop	{r7}
 800b0ee:	4770      	bx	lr

0800b0f0 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */
  /* USER CODE END OnRxTimeout */
}
 800b0f4:	bf00      	nop
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bc80      	pop	{r7}
 800b0fa:	4770      	bx	lr

0800b0fc <OnRxError>:

static void OnRxError(void)
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */
  /* USER CODE END OnRxError */
}
 800b100:	bf00      	nop
 800b102:	46bd      	mov	sp, r7
 800b104:	bc80      	pop	{r7}
 800b106:	4770      	bx	lr

0800b108 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800b108:	b480      	push	{r7}
 800b10a:	b083      	sub	sp, #12
 800b10c:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
#else
  /* 2/ Or implement RBI_Init here */
  int32_t retcode = 0;
 800b10e:	2300      	movs	r3, #0
 800b110:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
 800b112:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 800b114:	4618      	mov	r0, r3
 800b116:	370c      	adds	r7, #12
 800b118:	46bd      	mov	sp, r7
 800b11a:	bc80      	pop	{r7}
 800b11c:	4770      	bx	lr

0800b11e <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800b11e:	b480      	push	{r7}
 800b120:	b085      	sub	sp, #20
 800b122:	af00      	add	r7, sp, #0
 800b124:	4603      	mov	r3, r0
 800b126:	71fb      	strb	r3, [r7, #7]
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#else
  /* 2/ Or implement RBI_ConfigRFSwitch here */
  int32_t retcode = 0;
 800b128:	2300      	movs	r3, #0
 800b12a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
 800b12c:	68fb      	ldr	r3, [r7, #12]
#endif  /* USE_BSP_DRIVER */
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3714      	adds	r7, #20
 800b132:	46bd      	mov	sp, r7
 800b134:	bc80      	pop	{r7}
 800b136:	4770      	bx	lr

0800b138 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800b138:	b480      	push	{r7}
 800b13a:	b083      	sub	sp, #12
 800b13c:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
#else
  /* 2/ Or implement RBI_GetTxConfig here */
  int32_t retcode = RBI_CONF_RFO;
 800b13e:	2302      	movs	r3, #2
 800b140:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
 800b142:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER */
}
 800b144:	4618      	mov	r0, r3
 800b146:	370c      	adds	r7, #12
 800b148:	46bd      	mov	sp, r7
 800b14a:	bc80      	pop	{r7}
 800b14c:	4770      	bx	lr

0800b14e <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800b14e:	b480      	push	{r7}
 800b150:	b083      	sub	sp, #12
 800b152:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
#else
  /* 2/ Or implement RBI_IsTCXO here */
  int32_t retcode = IS_TCXO_SUPPORTED;
 800b154:	2301      	movs	r3, #1
 800b156:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
 800b158:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 800b15a:	4618      	mov	r0, r3
 800b15c:	370c      	adds	r7, #12
 800b15e:	46bd      	mov	sp, r7
 800b160:	bc80      	pop	{r7}
 800b162:	4770      	bx	lr

0800b164 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800b164:	b480      	push	{r7}
 800b166:	b083      	sub	sp, #12
 800b168:	af00      	add	r7, sp, #0
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
#else
  /* 2/ Or implement RBI_IsDCDC here */
  int32_t retcode = IS_DCDC_SUPPORTED;
 800b16a:	2301      	movs	r3, #1
 800b16c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
 800b16e:	687b      	ldr	r3, [r7, #4]
#endif  /* USE_BSP_DRIVER  */
}
 800b170:	4618      	mov	r0, r3
 800b172:	370c      	adds	r7, #12
 800b174:	46bd      	mov	sp, r7
 800b176:	bc80      	pop	{r7}
 800b178:	4770      	bx	lr

0800b17a <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800b17a:	b480      	push	{r7}
 800b17c:	b085      	sub	sp, #20
 800b17e:	af00      	add	r7, sp, #0
 800b180:	4603      	mov	r3, r0
 800b182:	71fb      	strb	r3, [r7, #7]
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
#else
  /* 2/ Or implement RBI_RBI_GetRFOMaxPowerConfig here */
  int32_t ret = 0;
 800b184:	2300      	movs	r3, #0
 800b186:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN RBI_GetRFOMaxPowerConfig_2 */
#warning user to provide its board code or to call his board driver functions
  if (Config == RBI_RFO_LP_MAXPOWER)
 800b188:	79fb      	ldrb	r3, [r7, #7]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d102      	bne.n	800b194 <RBI_GetRFOMaxPowerConfig+0x1a>
  {
    ret = 15; /*dBm*/
 800b18e:	230f      	movs	r3, #15
 800b190:	60fb      	str	r3, [r7, #12]
 800b192:	e001      	b.n	800b198 <RBI_GetRFOMaxPowerConfig+0x1e>
  }
  else
  {
    ret = 22; /*dBm*/
 800b194:	2316      	movs	r3, #22
 800b196:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
 800b198:	68fb      	ldr	r3, [r7, #12]
#endif  /* USE_BSP_DRIVER  */
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3714      	adds	r7, #20
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bc80      	pop	{r7}
 800b1a2:	4770      	bx	lr

0800b1a4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800b1a8:	4b04      	ldr	r3, [pc, #16]	@ (800b1bc <UTIL_LPM_Init+0x18>)
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800b1ae:	4b04      	ldr	r3, [pc, #16]	@ (800b1c0 <UTIL_LPM_Init+0x1c>)
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800b1b4:	bf00      	nop
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bc80      	pop	{r7}
 800b1ba:	4770      	bx	lr
 800b1bc:	200004a0 	.word	0x200004a0
 800b1c0:	200004a4 	.word	0x200004a4

0800b1c4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b087      	sub	sp, #28
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	460b      	mov	r3, r1
 800b1ce:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b1d0:	f3ef 8310 	mrs	r3, PRIMASK
 800b1d4:	613b      	str	r3, [r7, #16]
  return(result);
 800b1d6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800b1d8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b1da:	b672      	cpsid	i
}
 800b1dc:	bf00      	nop
  
  switch( state )
 800b1de:	78fb      	ldrb	r3, [r7, #3]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d008      	beq.n	800b1f6 <UTIL_LPM_SetStopMode+0x32>
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	d10e      	bne.n	800b206 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800b1e8:	4b0d      	ldr	r3, [pc, #52]	@ (800b220 <UTIL_LPM_SetStopMode+0x5c>)
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	4a0b      	ldr	r2, [pc, #44]	@ (800b220 <UTIL_LPM_SetStopMode+0x5c>)
 800b1f2:	6013      	str	r3, [r2, #0]
      break;
 800b1f4:	e008      	b.n	800b208 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	43da      	mvns	r2, r3
 800b1fa:	4b09      	ldr	r3, [pc, #36]	@ (800b220 <UTIL_LPM_SetStopMode+0x5c>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	4013      	ands	r3, r2
 800b200:	4a07      	ldr	r2, [pc, #28]	@ (800b220 <UTIL_LPM_SetStopMode+0x5c>)
 800b202:	6013      	str	r3, [r2, #0]
      break;
 800b204:	e000      	b.n	800b208 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800b206:	bf00      	nop
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	f383 8810 	msr	PRIMASK, r3
}
 800b212:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800b214:	bf00      	nop
 800b216:	371c      	adds	r7, #28
 800b218:	46bd      	mov	sp, r7
 800b21a:	bc80      	pop	{r7}
 800b21c:	4770      	bx	lr
 800b21e:	bf00      	nop
 800b220:	200004a0 	.word	0x200004a0

0800b224 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800b224:	b480      	push	{r7}
 800b226:	b087      	sub	sp, #28
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	460b      	mov	r3, r1
 800b22e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b230:	f3ef 8310 	mrs	r3, PRIMASK
 800b234:	613b      	str	r3, [r7, #16]
  return(result);
 800b236:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800b238:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b23a:	b672      	cpsid	i
}
 800b23c:	bf00      	nop
  
  switch(state)
 800b23e:	78fb      	ldrb	r3, [r7, #3]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d008      	beq.n	800b256 <UTIL_LPM_SetOffMode+0x32>
 800b244:	2b01      	cmp	r3, #1
 800b246:	d10e      	bne.n	800b266 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800b248:	4b0d      	ldr	r3, [pc, #52]	@ (800b280 <UTIL_LPM_SetOffMode+0x5c>)
 800b24a:	681a      	ldr	r2, [r3, #0]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	4313      	orrs	r3, r2
 800b250:	4a0b      	ldr	r2, [pc, #44]	@ (800b280 <UTIL_LPM_SetOffMode+0x5c>)
 800b252:	6013      	str	r3, [r2, #0]
      break;
 800b254:	e008      	b.n	800b268 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	43da      	mvns	r2, r3
 800b25a:	4b09      	ldr	r3, [pc, #36]	@ (800b280 <UTIL_LPM_SetOffMode+0x5c>)
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	4013      	ands	r3, r2
 800b260:	4a07      	ldr	r2, [pc, #28]	@ (800b280 <UTIL_LPM_SetOffMode+0x5c>)
 800b262:	6013      	str	r3, [r2, #0]
      break;
 800b264:	e000      	b.n	800b268 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800b266:	bf00      	nop
 800b268:	697b      	ldr	r3, [r7, #20]
 800b26a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	f383 8810 	msr	PRIMASK, r3
}
 800b272:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800b274:	bf00      	nop
 800b276:	371c      	adds	r7, #28
 800b278:	46bd      	mov	sp, r7
 800b27a:	bc80      	pop	{r7}
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	200004a4 	.word	0x200004a4

0800b284 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b084      	sub	sp, #16
 800b288:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b28a:	f3ef 8310 	mrs	r3, PRIMASK
 800b28e:	60bb      	str	r3, [r7, #8]
  return(result);
 800b290:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 800b292:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800b294:	b672      	cpsid	i
}
 800b296:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 800b298:	4b12      	ldr	r3, [pc, #72]	@ (800b2e4 <UTIL_LPM_EnterLowPower+0x60>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d006      	beq.n	800b2ae <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 800b2a0:	4b11      	ldr	r3, [pc, #68]	@ (800b2e8 <UTIL_LPM_EnterLowPower+0x64>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800b2a6:	4b10      	ldr	r3, [pc, #64]	@ (800b2e8 <UTIL_LPM_EnterLowPower+0x64>)
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	4798      	blx	r3
 800b2ac:	e010      	b.n	800b2d0 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 800b2ae:	4b0f      	ldr	r3, [pc, #60]	@ (800b2ec <UTIL_LPM_EnterLowPower+0x68>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d006      	beq.n	800b2c4 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 800b2b6:	4b0c      	ldr	r3, [pc, #48]	@ (800b2e8 <UTIL_LPM_EnterLowPower+0x64>)
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 800b2bc:	4b0a      	ldr	r3, [pc, #40]	@ (800b2e8 <UTIL_LPM_EnterLowPower+0x64>)
 800b2be:	68db      	ldr	r3, [r3, #12]
 800b2c0:	4798      	blx	r3
 800b2c2:	e005      	b.n	800b2d0 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 800b2c4:	4b08      	ldr	r3, [pc, #32]	@ (800b2e8 <UTIL_LPM_EnterLowPower+0x64>)
 800b2c6:	691b      	ldr	r3, [r3, #16]
 800b2c8:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800b2ca:	4b07      	ldr	r3, [pc, #28]	@ (800b2e8 <UTIL_LPM_EnterLowPower+0x64>)
 800b2cc:	695b      	ldr	r3, [r3, #20]
 800b2ce:	4798      	blx	r3
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f383 8810 	msr	PRIMASK, r3
}
 800b2da:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 800b2dc:	bf00      	nop
 800b2de:	3710      	adds	r7, #16
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	200004a0 	.word	0x200004a0
 800b2e8:	0800c37c 	.word	0x0800c37c
 800b2ec:	200004a4 	.word	0x200004a4

0800b2f0 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 800b2f0:	b480      	push	{r7}
 800b2f2:	b087      	sub	sp, #28
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	60f8      	str	r0, [r7, #12]
 800b2f8:	60b9      	str	r1, [r7, #8]
 800b2fa:	4613      	mov	r3, r2
 800b2fc:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	613b      	str	r3, [r7, #16]

  while( size-- )
 800b306:	e007      	b.n	800b318 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 800b308:	693a      	ldr	r2, [r7, #16]
 800b30a:	1c53      	adds	r3, r2, #1
 800b30c:	613b      	str	r3, [r7, #16]
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	1c59      	adds	r1, r3, #1
 800b312:	6179      	str	r1, [r7, #20]
 800b314:	7812      	ldrb	r2, [r2, #0]
 800b316:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800b318:	88fb      	ldrh	r3, [r7, #6]
 800b31a:	1e5a      	subs	r2, r3, #1
 800b31c:	80fa      	strh	r2, [r7, #6]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d1f2      	bne.n	800b308 <UTIL_MEM_cpy_8+0x18>
    }
}
 800b322:	bf00      	nop
 800b324:	bf00      	nop
 800b326:	371c      	adds	r7, #28
 800b328:	46bd      	mov	sp, r7
 800b32a:	bc80      	pop	{r7}
 800b32c:	4770      	bx	lr

0800b32e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800b32e:	b480      	push	{r7}
 800b330:	b085      	sub	sp, #20
 800b332:	af00      	add	r7, sp, #0
 800b334:	6078      	str	r0, [r7, #4]
 800b336:	460b      	mov	r3, r1
 800b338:	70fb      	strb	r3, [r7, #3]
 800b33a:	4613      	mov	r3, r2
 800b33c:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800b342:	e004      	b.n	800b34e <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	1c5a      	adds	r2, r3, #1
 800b348:	60fa      	str	r2, [r7, #12]
 800b34a:	78fa      	ldrb	r2, [r7, #3]
 800b34c:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800b34e:	883b      	ldrh	r3, [r7, #0]
 800b350:	1e5a      	subs	r2, r3, #1
 800b352:	803a      	strh	r2, [r7, #0]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d1f5      	bne.n	800b344 <UTIL_MEM_set_8+0x16>
  }
}
 800b358:	bf00      	nop
 800b35a:	bf00      	nop
 800b35c:	3714      	adds	r7, #20
 800b35e:	46bd      	mov	sp, r7
 800b360:	bc80      	pop	{r7}
 800b362:	4770      	bx	lr

0800b364 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800b364:	b082      	sub	sp, #8
 800b366:	b480      	push	{r7}
 800b368:	b087      	sub	sp, #28
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	60f8      	str	r0, [r7, #12]
 800b36e:	1d38      	adds	r0, r7, #4
 800b370:	e880 0006 	stmia.w	r0, {r1, r2}
 800b374:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800b376:	2300      	movs	r3, #0
 800b378:	613b      	str	r3, [r7, #16]
 800b37a:	2300      	movs	r3, #0
 800b37c:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 800b37e:	687a      	ldr	r2, [r7, #4]
 800b380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b382:	4413      	add	r3, r2
 800b384:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800b386:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800b38a:	b29a      	uxth	r2, r3
 800b38c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800b390:	b29b      	uxth	r3, r3
 800b392:	4413      	add	r3, r2
 800b394:	b29b      	uxth	r3, r3
 800b396:	b21b      	sxth	r3, r3
 800b398:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 800b39a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800b39e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b3a2:	db0a      	blt.n	800b3ba <SysTimeAdd+0x56>
  {
    c.Seconds++;
 800b3a4:	693b      	ldr	r3, [r7, #16]
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 800b3aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800b3ae:	b29b      	uxth	r3, r3
 800b3b0:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800b3b4:	b29b      	uxth	r3, r3
 800b3b6:	b21b      	sxth	r3, r3
 800b3b8:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	461a      	mov	r2, r3
 800b3be:	f107 0310 	add.w	r3, r7, #16
 800b3c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b3c6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800b3ca:	68f8      	ldr	r0, [r7, #12]
 800b3cc:	371c      	adds	r7, #28
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bc80      	pop	{r7}
 800b3d2:	b002      	add	sp, #8
 800b3d4:	4770      	bx	lr
	...

0800b3d8 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b08a      	sub	sp, #40	@ 0x28
 800b3dc:	af02      	add	r7, sp, #8
 800b3de:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	61bb      	str	r3, [r7, #24]
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	613b      	str	r3, [r7, #16]
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800b3f0:	4b14      	ldr	r3, [pc, #80]	@ (800b444 <SysTimeGet+0x6c>)
 800b3f2:	691b      	ldr	r3, [r3, #16]
 800b3f4:	f107 0218 	add.w	r2, r7, #24
 800b3f8:	3204      	adds	r2, #4
 800b3fa:	4610      	mov	r0, r2
 800b3fc:	4798      	blx	r3
 800b3fe:	4603      	mov	r3, r0
 800b400:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800b402:	4b10      	ldr	r3, [pc, #64]	@ (800b444 <SysTimeGet+0x6c>)
 800b404:	68db      	ldr	r3, [r3, #12]
 800b406:	4798      	blx	r3
 800b408:	4603      	mov	r3, r0
 800b40a:	b21b      	sxth	r3, r3
 800b40c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800b40e:	4b0d      	ldr	r3, [pc, #52]	@ (800b444 <SysTimeGet+0x6c>)
 800b410:	685b      	ldr	r3, [r3, #4]
 800b412:	4798      	blx	r3
 800b414:	4603      	mov	r3, r0
 800b416:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800b418:	f107 0010 	add.w	r0, r7, #16
 800b41c:	69fb      	ldr	r3, [r7, #28]
 800b41e:	9300      	str	r3, [sp, #0]
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	f107 0208 	add.w	r2, r7, #8
 800b426:	ca06      	ldmia	r2, {r1, r2}
 800b428:	f7ff ff9c 	bl	800b364 <SysTimeAdd>

  return sysTime;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	461a      	mov	r2, r3
 800b430:	f107 0310 	add.w	r3, r7, #16
 800b434:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b438:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	3720      	adds	r7, #32
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}
 800b444:	0800c460 	.word	0x0800c460

0800b448 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 800b448:	b480      	push	{r7}
 800b44a:	b085      	sub	sp, #20
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  int i = 0;
 800b450:	2300      	movs	r3, #0
 800b452:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800b454:	e00e      	b.n	800b474 <ee_skip_atoi+0x2c>
 800b456:	68fa      	ldr	r2, [r7, #12]
 800b458:	4613      	mov	r3, r2
 800b45a:	009b      	lsls	r3, r3, #2
 800b45c:	4413      	add	r3, r2
 800b45e:	005b      	lsls	r3, r3, #1
 800b460:	4618      	mov	r0, r3
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	1c59      	adds	r1, r3, #1
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	6011      	str	r1, [r2, #0]
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	4403      	add	r3, r0
 800b470:	3b30      	subs	r3, #48	@ 0x30
 800b472:	60fb      	str	r3, [r7, #12]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	2b2f      	cmp	r3, #47	@ 0x2f
 800b47c:	d904      	bls.n	800b488 <ee_skip_atoi+0x40>
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	2b39      	cmp	r3, #57	@ 0x39
 800b486:	d9e6      	bls.n	800b456 <ee_skip_atoi+0xe>
  return i;
 800b488:	68fb      	ldr	r3, [r7, #12]
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3714      	adds	r7, #20
 800b48e:	46bd      	mov	sp, r7
 800b490:	bc80      	pop	{r7}
 800b492:	4770      	bx	lr

0800b494 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 800b494:	b480      	push	{r7}
 800b496:	b099      	sub	sp, #100	@ 0x64
 800b498:	af00      	add	r7, sp, #0
 800b49a:	60f8      	str	r0, [r7, #12]
 800b49c:	60b9      	str	r1, [r7, #8]
 800b49e:	607a      	str	r2, [r7, #4]
 800b4a0:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 800b4a2:	4b71      	ldr	r3, [pc, #452]	@ (800b668 <ee_number+0x1d4>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 800b4a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d002      	beq.n	800b4b8 <ee_number+0x24>
 800b4b2:	4b6e      	ldr	r3, [pc, #440]	@ (800b66c <ee_number+0x1d8>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	2b01      	cmp	r3, #1
 800b4bc:	dd02      	ble.n	800b4c4 <ee_number+0x30>
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	2b24      	cmp	r3, #36	@ 0x24
 800b4c2:	dd01      	ble.n	800b4c8 <ee_number+0x34>
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	e0ca      	b.n	800b65e <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 800b4c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4ca:	f003 0301 	and.w	r3, r3, #1
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d001      	beq.n	800b4d6 <ee_number+0x42>
 800b4d2:	2330      	movs	r3, #48	@ 0x30
 800b4d4:	e000      	b.n	800b4d8 <ee_number+0x44>
 800b4d6:	2320      	movs	r3, #32
 800b4d8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 800b4e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4e4:	f003 0302 	and.w	r3, r3, #2
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d00b      	beq.n	800b504 <ee_number+0x70>
  {
    if (num < 0)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	da08      	bge.n	800b504 <ee_number+0x70>
    {
      sign = '-';
 800b4f2:	232d      	movs	r3, #45	@ 0x2d
 800b4f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	425b      	negs	r3, r3
 800b4fc:	607b      	str	r3, [r7, #4]
      size--;
 800b4fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b500:	3b01      	subs	r3, #1
 800b502:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 800b504:	2300      	movs	r3, #0
 800b506:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d11e      	bne.n	800b54c <ee_number+0xb8>
    tmp[i++] = '0';
 800b50e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b510:	1c5a      	adds	r2, r3, #1
 800b512:	657a      	str	r2, [r7, #84]	@ 0x54
 800b514:	3360      	adds	r3, #96	@ 0x60
 800b516:	443b      	add	r3, r7
 800b518:	2230      	movs	r2, #48	@ 0x30
 800b51a:	f803 2c50 	strb.w	r2, [r3, #-80]
 800b51e:	e018      	b.n	800b552 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	683a      	ldr	r2, [r7, #0]
 800b524:	fbb3 f1f2 	udiv	r1, r3, r2
 800b528:	fb01 f202 	mul.w	r2, r1, r2
 800b52c:	1a9b      	subs	r3, r3, r2
 800b52e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b530:	441a      	add	r2, r3
 800b532:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b534:	1c59      	adds	r1, r3, #1
 800b536:	6579      	str	r1, [r7, #84]	@ 0x54
 800b538:	7812      	ldrb	r2, [r2, #0]
 800b53a:	3360      	adds	r3, #96	@ 0x60
 800b53c:	443b      	add	r3, r7
 800b53e:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	fbb2 f3f3 	udiv	r3, r2, r3
 800b54a:	607b      	str	r3, [r7, #4]
    while (num != 0)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d1e6      	bne.n	800b520 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 800b552:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b556:	429a      	cmp	r2, r3
 800b558:	dd01      	ble.n	800b55e <ee_number+0xca>
 800b55a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b55c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 800b55e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b560:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b562:	1ad3      	subs	r3, r2, r3
 800b564:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800b566:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b568:	f003 0301 	and.w	r3, r3, #1
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d112      	bne.n	800b596 <ee_number+0x102>
 800b570:	e00c      	b.n	800b58c <ee_number+0xf8>
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	1c5a      	adds	r2, r3, #1
 800b576:	60fa      	str	r2, [r7, #12]
 800b578:	2220      	movs	r2, #32
 800b57a:	701a      	strb	r2, [r3, #0]
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	3b01      	subs	r3, #1
 800b580:	60bb      	str	r3, [r7, #8]
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d101      	bne.n	800b58c <ee_number+0xf8>
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	e068      	b.n	800b65e <ee_number+0x1ca>
 800b58c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b58e:	1e5a      	subs	r2, r3, #1
 800b590:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b592:	2b00      	cmp	r3, #0
 800b594:	dced      	bgt.n	800b572 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 800b596:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d01b      	beq.n	800b5d6 <ee_number+0x142>
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	1c5a      	adds	r2, r3, #1
 800b5a2:	60fa      	str	r2, [r7, #12]
 800b5a4:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800b5a8:	701a      	strb	r2, [r3, #0]
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	3b01      	subs	r3, #1
 800b5ae:	60bb      	str	r3, [r7, #8]
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d10f      	bne.n	800b5d6 <ee_number+0x142>
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	e051      	b.n	800b65e <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	1c5a      	adds	r2, r3, #1
 800b5be:	60fa      	str	r2, [r7, #12]
 800b5c0:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800b5c4:	701a      	strb	r2, [r3, #0]
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	60bb      	str	r3, [r7, #8]
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d101      	bne.n	800b5d6 <ee_number+0x142>
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	e043      	b.n	800b65e <ee_number+0x1ca>
 800b5d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b5d8:	1e5a      	subs	r2, r3, #1
 800b5da:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	dcec      	bgt.n	800b5ba <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 800b5e0:	e00c      	b.n	800b5fc <ee_number+0x168>
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	60fa      	str	r2, [r7, #12]
 800b5e8:	2230      	movs	r2, #48	@ 0x30
 800b5ea:	701a      	strb	r2, [r3, #0]
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	3b01      	subs	r3, #1
 800b5f0:	60bb      	str	r3, [r7, #8]
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d101      	bne.n	800b5fc <ee_number+0x168>
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	e030      	b.n	800b65e <ee_number+0x1ca>
 800b5fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5fe:	1e5a      	subs	r2, r3, #1
 800b600:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b602:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b604:	429a      	cmp	r2, r3
 800b606:	dbec      	blt.n	800b5e2 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800b608:	e010      	b.n	800b62c <ee_number+0x198>
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	1c5a      	adds	r2, r3, #1
 800b60e:	60fa      	str	r2, [r7, #12]
 800b610:	f107 0110 	add.w	r1, r7, #16
 800b614:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b616:	440a      	add	r2, r1
 800b618:	7812      	ldrb	r2, [r2, #0]
 800b61a:	701a      	strb	r2, [r3, #0]
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	3b01      	subs	r3, #1
 800b620:	60bb      	str	r3, [r7, #8]
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d101      	bne.n	800b62c <ee_number+0x198>
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	e018      	b.n	800b65e <ee_number+0x1ca>
 800b62c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b62e:	1e5a      	subs	r2, r3, #1
 800b630:	657a      	str	r2, [r7, #84]	@ 0x54
 800b632:	2b00      	cmp	r3, #0
 800b634:	dce9      	bgt.n	800b60a <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 800b636:	e00c      	b.n	800b652 <ee_number+0x1be>
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	1c5a      	adds	r2, r3, #1
 800b63c:	60fa      	str	r2, [r7, #12]
 800b63e:	2220      	movs	r2, #32
 800b640:	701a      	strb	r2, [r3, #0]
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	3b01      	subs	r3, #1
 800b646:	60bb      	str	r3, [r7, #8]
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d101      	bne.n	800b652 <ee_number+0x1be>
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	e005      	b.n	800b65e <ee_number+0x1ca>
 800b652:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b654:	1e5a      	subs	r2, r3, #1
 800b656:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b658:	2b00      	cmp	r3, #0
 800b65a:	dced      	bgt.n	800b638 <ee_number+0x1a4>

  return str;
 800b65c:	68fb      	ldr	r3, [r7, #12]
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3764      	adds	r7, #100	@ 0x64
 800b662:	46bd      	mov	sp, r7
 800b664:	bc80      	pop	{r7}
 800b666:	4770      	bx	lr
 800b668:	2000000c 	.word	0x2000000c
 800b66c:	20000010 	.word	0x20000010

0800b670 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b092      	sub	sp, #72	@ 0x48
 800b674:	af04      	add	r7, sp, #16
 800b676:	60f8      	str	r0, [r7, #12]
 800b678:	60b9      	str	r1, [r7, #8]
 800b67a:	607a      	str	r2, [r7, #4]
 800b67c:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	2b00      	cmp	r3, #0
 800b682:	dc01      	bgt.n	800b688 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 800b684:	2300      	movs	r3, #0
 800b686:	e13e      	b.n	800b906 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b68c:	e128      	b.n	800b8e0 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 800b68e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	1ad2      	subs	r2, r2, r3
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	3b01      	subs	r3, #1
 800b698:	429a      	cmp	r2, r3
 800b69a:	f280 812e 	bge.w	800b8fa <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	781b      	ldrb	r3, [r3, #0]
 800b6a2:	2b25      	cmp	r3, #37	@ 0x25
 800b6a4:	d006      	beq.n	800b6b4 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 800b6a6:	687a      	ldr	r2, [r7, #4]
 800b6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6aa:	1c59      	adds	r1, r3, #1
 800b6ac:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b6ae:	7812      	ldrb	r2, [r2, #0]
 800b6b0:	701a      	strb	r2, [r3, #0]
      continue;
 800b6b2:	e112      	b.n	800b8da <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	3301      	adds	r3, #1
 800b6bc:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	781b      	ldrb	r3, [r3, #0]
 800b6c2:	2b30      	cmp	r3, #48	@ 0x30
 800b6c4:	d103      	bne.n	800b6ce <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 800b6c6:	6a3b      	ldr	r3, [r7, #32]
 800b6c8:	f043 0301 	orr.w	r3, r3, #1
 800b6cc:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 800b6ce:	f04f 33ff 	mov.w	r3, #4294967295
 800b6d2:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	781b      	ldrb	r3, [r3, #0]
 800b6d8:	2b2f      	cmp	r3, #47	@ 0x2f
 800b6da:	d908      	bls.n	800b6ee <tiny_vsnprintf_like+0x7e>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	781b      	ldrb	r3, [r3, #0]
 800b6e0:	2b39      	cmp	r3, #57	@ 0x39
 800b6e2:	d804      	bhi.n	800b6ee <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 800b6e4:	1d3b      	adds	r3, r7, #4
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f7ff feae 	bl	800b448 <ee_skip_atoi>
 800b6ec:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 800b6ee:	f04f 33ff 	mov.w	r3, #4294967295
 800b6f2:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 800b6f4:	f04f 33ff 	mov.w	r3, #4294967295
 800b6f8:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 800b6fa:	230a      	movs	r3, #10
 800b6fc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	781b      	ldrb	r3, [r3, #0]
 800b702:	3b58      	subs	r3, #88	@ 0x58
 800b704:	2b20      	cmp	r3, #32
 800b706:	f200 8094 	bhi.w	800b832 <tiny_vsnprintf_like+0x1c2>
 800b70a:	a201      	add	r2, pc, #4	@ (adr r2, 800b710 <tiny_vsnprintf_like+0xa0>)
 800b70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b710:	0800b81b 	.word	0x0800b81b
 800b714:	0800b833 	.word	0x0800b833
 800b718:	0800b833 	.word	0x0800b833
 800b71c:	0800b833 	.word	0x0800b833
 800b720:	0800b833 	.word	0x0800b833
 800b724:	0800b833 	.word	0x0800b833
 800b728:	0800b833 	.word	0x0800b833
 800b72c:	0800b833 	.word	0x0800b833
 800b730:	0800b833 	.word	0x0800b833
 800b734:	0800b833 	.word	0x0800b833
 800b738:	0800b833 	.word	0x0800b833
 800b73c:	0800b79f 	.word	0x0800b79f
 800b740:	0800b829 	.word	0x0800b829
 800b744:	0800b833 	.word	0x0800b833
 800b748:	0800b833 	.word	0x0800b833
 800b74c:	0800b833 	.word	0x0800b833
 800b750:	0800b833 	.word	0x0800b833
 800b754:	0800b829 	.word	0x0800b829
 800b758:	0800b833 	.word	0x0800b833
 800b75c:	0800b833 	.word	0x0800b833
 800b760:	0800b833 	.word	0x0800b833
 800b764:	0800b833 	.word	0x0800b833
 800b768:	0800b833 	.word	0x0800b833
 800b76c:	0800b833 	.word	0x0800b833
 800b770:	0800b833 	.word	0x0800b833
 800b774:	0800b833 	.word	0x0800b833
 800b778:	0800b833 	.word	0x0800b833
 800b77c:	0800b7bf 	.word	0x0800b7bf
 800b780:	0800b833 	.word	0x0800b833
 800b784:	0800b87f 	.word	0x0800b87f
 800b788:	0800b833 	.word	0x0800b833
 800b78c:	0800b833 	.word	0x0800b833
 800b790:	0800b823 	.word	0x0800b823
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800b794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b796:	1c5a      	adds	r2, r3, #1
 800b798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b79a:	2220      	movs	r2, #32
 800b79c:	701a      	strb	r2, [r3, #0]
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	61fb      	str	r3, [r7, #28]
 800b7a4:	69fb      	ldr	r3, [r7, #28]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	dcf4      	bgt.n	800b794 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	1d1a      	adds	r2, r3, #4
 800b7ae:	603a      	str	r2, [r7, #0]
 800b7b0:	6819      	ldr	r1, [r3, #0]
 800b7b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7b4:	1c5a      	adds	r2, r3, #1
 800b7b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7b8:	b2ca      	uxtb	r2, r1
 800b7ba:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 800b7bc:	e08d      	b.n	800b8da <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	1d1a      	adds	r2, r3, #4
 800b7c2:	603a      	str	r2, [r7, #0]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 800b7c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d101      	bne.n	800b7d2 <tiny_vsnprintf_like+0x162>
 800b7ce:	4b50      	ldr	r3, [pc, #320]	@ (800b910 <tiny_vsnprintf_like+0x2a0>)
 800b7d0:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 800b7d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b7d4:	f7f4 fcd0 	bl	8000178 <strlen>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800b7dc:	e004      	b.n	800b7e8 <tiny_vsnprintf_like+0x178>
 800b7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7e0:	1c5a      	adds	r2, r3, #1
 800b7e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7e4:	2220      	movs	r2, #32
 800b7e6:	701a      	strb	r2, [r3, #0]
 800b7e8:	69fb      	ldr	r3, [r7, #28]
 800b7ea:	1e5a      	subs	r2, r3, #1
 800b7ec:	61fa      	str	r2, [r7, #28]
 800b7ee:	693a      	ldr	r2, [r7, #16]
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	dbf4      	blt.n	800b7de <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b7f8:	e00a      	b.n	800b810 <tiny_vsnprintf_like+0x1a0>
 800b7fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b7fc:	1c53      	adds	r3, r2, #1
 800b7fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800b800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b802:	1c59      	adds	r1, r3, #1
 800b804:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b806:	7812      	ldrb	r2, [r2, #0]
 800b808:	701a      	strb	r2, [r3, #0]
 800b80a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b80c:	3301      	adds	r3, #1
 800b80e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b810:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	429a      	cmp	r2, r3
 800b816:	dbf0      	blt.n	800b7fa <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 800b818:	e05f      	b.n	800b8da <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 800b81a:	6a3b      	ldr	r3, [r7, #32]
 800b81c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b820:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 800b822:	2310      	movs	r3, #16
 800b824:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 800b826:	e02b      	b.n	800b880 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 800b828:	6a3b      	ldr	r3, [r7, #32]
 800b82a:	f043 0302 	orr.w	r3, r3, #2
 800b82e:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 800b830:	e025      	b.n	800b87e <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	2b25      	cmp	r3, #37	@ 0x25
 800b838:	d004      	beq.n	800b844 <tiny_vsnprintf_like+0x1d4>
 800b83a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b83c:	1c5a      	adds	r2, r3, #1
 800b83e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b840:	2225      	movs	r2, #37	@ 0x25
 800b842:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 800b844:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	1ad2      	subs	r2, r2, r3
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	3b01      	subs	r3, #1
 800b84e:	429a      	cmp	r2, r3
 800b850:	da16      	bge.n	800b880 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d006      	beq.n	800b868 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 800b85a:	687a      	ldr	r2, [r7, #4]
 800b85c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b85e:	1c59      	adds	r1, r3, #1
 800b860:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800b862:	7812      	ldrb	r2, [r2, #0]
 800b864:	701a      	strb	r2, [r3, #0]
 800b866:	e002      	b.n	800b86e <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	3b01      	subs	r3, #1
 800b86c:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 800b86e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	1ad2      	subs	r2, r2, r3
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	3b01      	subs	r3, #1
 800b878:	429a      	cmp	r2, r3
 800b87a:	db2d      	blt.n	800b8d8 <tiny_vsnprintf_like+0x268>
 800b87c:	e000      	b.n	800b880 <tiny_vsnprintf_like+0x210>
        break;
 800b87e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	2b6c      	cmp	r3, #108	@ 0x6c
 800b884:	d105      	bne.n	800b892 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	1d1a      	adds	r2, r3, #4
 800b88a:	603a      	str	r2, [r7, #0]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b890:	e00f      	b.n	800b8b2 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 800b892:	6a3b      	ldr	r3, [r7, #32]
 800b894:	f003 0302 	and.w	r3, r3, #2
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d005      	beq.n	800b8a8 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	1d1a      	adds	r2, r3, #4
 800b8a0:	603a      	str	r2, [r7, #0]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8a6:	e004      	b.n	800b8b2 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	1d1a      	adds	r2, r3, #4
 800b8ac:	603a      	str	r2, [r7, #0]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	1e5a      	subs	r2, r3, #1
 800b8b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	1acb      	subs	r3, r1, r3
 800b8bc:	1ad1      	subs	r1, r2, r3
 800b8be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b8c0:	6a3b      	ldr	r3, [r7, #32]
 800b8c2:	9302      	str	r3, [sp, #8]
 800b8c4:	69bb      	ldr	r3, [r7, #24]
 800b8c6:	9301      	str	r3, [sp, #4]
 800b8c8:	69fb      	ldr	r3, [r7, #28]
 800b8ca:	9300      	str	r3, [sp, #0]
 800b8cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b8d0:	f7ff fde0 	bl	800b494 <ee_number>
 800b8d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800b8d6:	e000      	b.n	800b8da <tiny_vsnprintf_like+0x26a>
        continue;
 800b8d8:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	607b      	str	r3, [r7, #4]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	f47f aed2 	bne.w	800b68e <tiny_vsnprintf_like+0x1e>
 800b8ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	1ad2      	subs	r2, r2, r3
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	3b01      	subs	r3, #1
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	f6bf aeca 	bge.w	800b68e <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 800b8fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	701a      	strb	r2, [r3, #0]
  return str - buf;
 800b900:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	1ad3      	subs	r3, r2, r3
}
 800b906:	4618      	mov	r0, r3
 800b908:	3738      	adds	r7, #56	@ 0x38
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop
 800b910:	0800c374 	.word	0x0800c374

0800b914 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b090      	sub	sp, #64	@ 0x40
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800b91c:	4b73      	ldr	r3, [pc, #460]	@ (800baec <UTIL_SEQ_Run+0x1d8>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800b922:	4b72      	ldr	r3, [pc, #456]	@ (800baec <UTIL_SEQ_Run+0x1d8>)
 800b924:	681a      	ldr	r2, [r3, #0]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	4013      	ands	r3, r2
 800b92a:	4a70      	ldr	r2, [pc, #448]	@ (800baec <UTIL_SEQ_Run+0x1d8>)
 800b92c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800b92e:	4b70      	ldr	r3, [pc, #448]	@ (800baf0 <UTIL_SEQ_Run+0x1dc>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800b934:	4b6f      	ldr	r3, [pc, #444]	@ (800baf4 <UTIL_SEQ_Run+0x1e0>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800b93a:	4b6f      	ldr	r3, [pc, #444]	@ (800baf8 <UTIL_SEQ_Run+0x1e4>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800b940:	4b6e      	ldr	r3, [pc, #440]	@ (800bafc <UTIL_SEQ_Run+0x1e8>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800b946:	e08d      	b.n	800ba64 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800b948:	2300      	movs	r3, #0
 800b94a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800b94c:	e002      	b.n	800b954 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800b94e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b950:	3301      	adds	r3, #1
 800b952:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800b954:	4a6a      	ldr	r2, [pc, #424]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800b956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b958:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b95c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b95e:	401a      	ands	r2, r3
 800b960:	4b62      	ldr	r3, [pc, #392]	@ (800baec <UTIL_SEQ_Run+0x1d8>)
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	4013      	ands	r3, r2
 800b966:	2b00      	cmp	r3, #0
 800b968:	d0f1      	beq.n	800b94e <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800b96a:	4a65      	ldr	r2, [pc, #404]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800b96c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b96e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b974:	401a      	ands	r2, r3
 800b976:	4b5d      	ldr	r3, [pc, #372]	@ (800baec <UTIL_SEQ_Run+0x1d8>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	4013      	ands	r3, r2
 800b97c:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800b97e:	4a60      	ldr	r2, [pc, #384]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800b980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b982:	00db      	lsls	r3, r3, #3
 800b984:	4413      	add	r3, r2
 800b986:	685a      	ldr	r2, [r3, #4]
 800b988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b98a:	4013      	ands	r3, r2
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d106      	bne.n	800b99e <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800b990:	4a5b      	ldr	r2, [pc, #364]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800b992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b994:	00db      	lsls	r3, r3, #3
 800b996:	4413      	add	r3, r2
 800b998:	f04f 32ff 	mov.w	r2, #4294967295
 800b99c:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800b99e:	4a58      	ldr	r2, [pc, #352]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800b9a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9a2:	00db      	lsls	r3, r3, #3
 800b9a4:	4413      	add	r3, r2
 800b9a6:	685a      	ldr	r2, [r3, #4]
 800b9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9aa:	4013      	ands	r3, r2
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f000 f8b9 	bl	800bb24 <SEQ_BitPosition>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	4b53      	ldr	r3, [pc, #332]	@ (800bb04 <UTIL_SEQ_Run+0x1f0>)
 800b9b8:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800b9ba:	4a51      	ldr	r2, [pc, #324]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800b9bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9be:	00db      	lsls	r3, r3, #3
 800b9c0:	4413      	add	r3, r2
 800b9c2:	685a      	ldr	r2, [r3, #4]
 800b9c4:	4b4f      	ldr	r3, [pc, #316]	@ (800bb04 <UTIL_SEQ_Run+0x1f0>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	2101      	movs	r1, #1
 800b9ca:	fa01 f303 	lsl.w	r3, r1, r3
 800b9ce:	43db      	mvns	r3, r3
 800b9d0:	401a      	ands	r2, r3
 800b9d2:	494b      	ldr	r1, [pc, #300]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800b9d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9d6:	00db      	lsls	r3, r3, #3
 800b9d8:	440b      	add	r3, r1
 800b9da:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9dc:	f3ef 8310 	mrs	r3, PRIMASK
 800b9e0:	61bb      	str	r3, [r7, #24]
  return(result);
 800b9e2:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800b9e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800b9e6:	b672      	cpsid	i
}
 800b9e8:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800b9ea:	4b46      	ldr	r3, [pc, #280]	@ (800bb04 <UTIL_SEQ_Run+0x1f0>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b9f4:	43da      	mvns	r2, r3
 800b9f6:	4b3e      	ldr	r3, [pc, #248]	@ (800baf0 <UTIL_SEQ_Run+0x1dc>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4013      	ands	r3, r2
 800b9fc:	4a3c      	ldr	r2, [pc, #240]	@ (800baf0 <UTIL_SEQ_Run+0x1dc>)
 800b9fe:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800ba00:	2301      	movs	r3, #1
 800ba02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba04:	e013      	b.n	800ba2e <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800ba06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba08:	3b01      	subs	r3, #1
 800ba0a:	4a3d      	ldr	r2, [pc, #244]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800ba0c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800ba10:	4b3c      	ldr	r3, [pc, #240]	@ (800bb04 <UTIL_SEQ_Run+0x1f0>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2201      	movs	r2, #1
 800ba16:	fa02 f303 	lsl.w	r3, r2, r3
 800ba1a:	43da      	mvns	r2, r3
 800ba1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba1e:	3b01      	subs	r3, #1
 800ba20:	400a      	ands	r2, r1
 800ba22:	4937      	ldr	r1, [pc, #220]	@ (800bb00 <UTIL_SEQ_Run+0x1ec>)
 800ba24:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800ba28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba2a:	3b01      	subs	r3, #1
 800ba2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d1e8      	bne.n	800ba06 <UTIL_SEQ_Run+0xf2>
 800ba34:	6a3b      	ldr	r3, [r7, #32]
 800ba36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	f383 8810 	msr	PRIMASK, r3
}
 800ba3e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800ba40:	4b30      	ldr	r3, [pc, #192]	@ (800bb04 <UTIL_SEQ_Run+0x1f0>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	4a30      	ldr	r2, [pc, #192]	@ (800bb08 <UTIL_SEQ_Run+0x1f4>)
 800ba46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba4a:	4798      	blx	r3

    local_taskset = TaskSet;
 800ba4c:	4b28      	ldr	r3, [pc, #160]	@ (800baf0 <UTIL_SEQ_Run+0x1dc>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800ba52:	4b28      	ldr	r3, [pc, #160]	@ (800baf4 <UTIL_SEQ_Run+0x1e0>)
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800ba58:	4b27      	ldr	r3, [pc, #156]	@ (800baf8 <UTIL_SEQ_Run+0x1e4>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800ba5e:	4b27      	ldr	r3, [pc, #156]	@ (800bafc <UTIL_SEQ_Run+0x1e8>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800ba64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ba66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba68:	401a      	ands	r2, r3
 800ba6a:	4b20      	ldr	r3, [pc, #128]	@ (800baec <UTIL_SEQ_Run+0x1d8>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	4013      	ands	r3, r2
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d005      	beq.n	800ba80 <UTIL_SEQ_Run+0x16c>
 800ba74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ba76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba78:	4013      	ands	r3, r2
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	f43f af64 	beq.w	800b948 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800ba80:	4b20      	ldr	r3, [pc, #128]	@ (800bb04 <UTIL_SEQ_Run+0x1f0>)
 800ba82:	f04f 32ff 	mov.w	r2, #4294967295
 800ba86:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800ba88:	f000 f840 	bl	800bb0c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba8c:	f3ef 8310 	mrs	r3, PRIMASK
 800ba90:	613b      	str	r3, [r7, #16]
  return(result);
 800ba92:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800ba94:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800ba96:	b672      	cpsid	i
}
 800ba98:	bf00      	nop
  local_taskset = TaskSet;
 800ba9a:	4b15      	ldr	r3, [pc, #84]	@ (800baf0 <UTIL_SEQ_Run+0x1dc>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800baa0:	4b14      	ldr	r3, [pc, #80]	@ (800baf4 <UTIL_SEQ_Run+0x1e0>)
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800baa6:	4b14      	ldr	r3, [pc, #80]	@ (800baf8 <UTIL_SEQ_Run+0x1e4>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800baac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800baae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bab0:	401a      	ands	r2, r3
 800bab2:	4b0e      	ldr	r3, [pc, #56]	@ (800baec <UTIL_SEQ_Run+0x1d8>)
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	4013      	ands	r3, r2
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d107      	bne.n	800bacc <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800babc:	4b0f      	ldr	r3, [pc, #60]	@ (800bafc <UTIL_SEQ_Run+0x1e8>)
 800babe:	681a      	ldr	r2, [r3, #0]
 800bac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bac2:	4013      	ands	r3, r2
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d101      	bne.n	800bacc <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800bac8:	f7f5 fb64 	bl	8001194 <UTIL_SEQ_Idle>
 800bacc:	69fb      	ldr	r3, [r7, #28]
 800bace:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f383 8810 	msr	PRIMASK, r3
}
 800bad6:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800bad8:	f000 f81e 	bl	800bb18 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800badc:	4a03      	ldr	r2, [pc, #12]	@ (800baec <UTIL_SEQ_Run+0x1d8>)
 800bade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bae0:	6013      	str	r3, [r2, #0]

  return;
 800bae2:	bf00      	nop
}
 800bae4:	3740      	adds	r7, #64	@ 0x40
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd80      	pop	{r7, pc}
 800baea:	bf00      	nop
 800baec:	20000018 	.word	0x20000018
 800baf0:	200004a8 	.word	0x200004a8
 800baf4:	200004ac 	.word	0x200004ac
 800baf8:	20000014 	.word	0x20000014
 800bafc:	200004b0 	.word	0x200004b0
 800bb00:	200004bc 	.word	0x200004bc
 800bb04:	200004b4 	.word	0x200004b4
 800bb08:	200004b8 	.word	0x200004b8

0800bb0c <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800bb0c:	b480      	push	{r7}
 800bb0e:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800bb10:	bf00      	nop
}
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bc80      	pop	{r7}
 800bb16:	4770      	bx	lr

0800bb18 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800bb18:	b480      	push	{r7}
 800bb1a:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800bb1c:	bf00      	nop
}
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bc80      	pop	{r7}
 800bb22:	4770      	bx	lr

0800bb24 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800bb24:	b480      	push	{r7}
 800bb26:	b085      	sub	sp, #20
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb3a:	d204      	bcs.n	800bb46 <SEQ_BitPosition+0x22>
 800bb3c:	2310      	movs	r3, #16
 800bb3e:	73fb      	strb	r3, [r7, #15]
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	041b      	lsls	r3, r3, #16
 800bb44:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bb4c:	d205      	bcs.n	800bb5a <SEQ_BitPosition+0x36>
 800bb4e:	7bfb      	ldrb	r3, [r7, #15]
 800bb50:	3308      	adds	r3, #8
 800bb52:	73fb      	strb	r3, [r7, #15]
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	021b      	lsls	r3, r3, #8
 800bb58:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800bb5a:	68bb      	ldr	r3, [r7, #8]
 800bb5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb60:	d205      	bcs.n	800bb6e <SEQ_BitPosition+0x4a>
 800bb62:	7bfb      	ldrb	r3, [r7, #15]
 800bb64:	3304      	adds	r3, #4
 800bb66:	73fb      	strb	r3, [r7, #15]
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	011b      	lsls	r3, r3, #4
 800bb6c:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	0f1b      	lsrs	r3, r3, #28
 800bb72:	4a07      	ldr	r2, [pc, #28]	@ (800bb90 <SEQ_BitPosition+0x6c>)
 800bb74:	5cd2      	ldrb	r2, [r2, r3]
 800bb76:	7bfb      	ldrb	r3, [r7, #15]
 800bb78:	4413      	add	r3, r2
 800bb7a:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800bb7c:	7bfb      	ldrb	r3, [r7, #15]
 800bb7e:	f1c3 031f 	rsb	r3, r3, #31
 800bb82:	b2db      	uxtb	r3, r3
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3714      	adds	r7, #20
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bc80      	pop	{r7}
 800bb8c:	4770      	bx	lr
 800bb8e:	bf00      	nop
 800bb90:	0800c5ec 	.word	0x0800c5ec

0800bb94 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800bb98:	4b04      	ldr	r3, [pc, #16]	@ (800bbac <UTIL_TIMER_Init+0x18>)
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800bb9e:	4b04      	ldr	r3, [pc, #16]	@ (800bbb0 <UTIL_TIMER_Init+0x1c>)
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	4798      	blx	r3
 800bba4:	4603      	mov	r3, r0
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	bd80      	pop	{r7, pc}
 800bbaa:	bf00      	nop
 800bbac:	200004c4 	.word	0x200004c4
 800bbb0:	0800c434 	.word	0x0800c434

0800bbb4 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b084      	sub	sp, #16
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	60f8      	str	r0, [r7, #12]
 800bbbc:	60b9      	str	r1, [r7, #8]
 800bbbe:	603b      	str	r3, [r7, #0]
 800bbc0:	4613      	mov	r3, r2
 800bbc2:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d023      	beq.n	800bc12 <UTIL_TIMER_Create+0x5e>
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d020      	beq.n	800bc12 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800bbd6:	4b11      	ldr	r3, [pc, #68]	@ (800bc1c <UTIL_TIMER_Create+0x68>)
 800bbd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbda:	68b8      	ldr	r0, [r7, #8]
 800bbdc:	4798      	blx	r3
 800bbde:	4602      	mov	r2, r0
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	2200      	movs	r2, #0
 800bbee:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	683a      	ldr	r2, [r7, #0]
 800bbfa:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	69ba      	ldr	r2, [r7, #24]
 800bc00:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	79fa      	ldrb	r2, [r7, #7]
 800bc06:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	e000      	b.n	800bc14 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800bc12:	2301      	movs	r3, #1
  }
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	3710      	adds	r7, #16
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}
 800bc1c:	0800c434 	.word	0x0800c434

0800bc20 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b08a      	sub	sp, #40	@ 0x28
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d056      	beq.n	800bce2 <UTIL_TIMER_Start+0xc2>
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f000 f9a9 	bl	800bf8c <TimerExists>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	f083 0301 	eor.w	r3, r3, #1
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d04d      	beq.n	800bce2 <UTIL_TIMER_Start+0xc2>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	7a5b      	ldrb	r3, [r3, #9]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d149      	bne.n	800bce2 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bc4e:	f3ef 8310 	mrs	r3, PRIMASK
 800bc52:	613b      	str	r3, [r7, #16]
  return(result);
 800bc54:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800bc56:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800bc58:	b672      	cpsid	i
}
 800bc5a:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	685b      	ldr	r3, [r3, #4]
 800bc60:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800bc62:	4b24      	ldr	r3, [pc, #144]	@ (800bcf4 <UTIL_TIMER_Start+0xd4>)
 800bc64:	6a1b      	ldr	r3, [r3, #32]
 800bc66:	4798      	blx	r3
 800bc68:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800bc6a:	6a3a      	ldr	r2, [r7, #32]
 800bc6c:	69bb      	ldr	r3, [r7, #24]
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d201      	bcs.n	800bc76 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800bc72:	69bb      	ldr	r3, [r7, #24]
 800bc74:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6a3a      	ldr	r2, [r7, #32]
 800bc7a:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2200      	movs	r2, #0
 800bc80:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2201      	movs	r2, #1
 800bc86:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800bc8e:	4b1a      	ldr	r3, [pc, #104]	@ (800bcf8 <UTIL_TIMER_Start+0xd8>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d106      	bne.n	800bca4 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800bc96:	4b17      	ldr	r3, [pc, #92]	@ (800bcf4 <UTIL_TIMER_Start+0xd4>)
 800bc98:	691b      	ldr	r3, [r3, #16]
 800bc9a:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f000 f9eb 	bl	800c078 <TimerInsertNewHeadTimer>
 800bca2:	e017      	b.n	800bcd4 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800bca4:	4b13      	ldr	r3, [pc, #76]	@ (800bcf4 <UTIL_TIMER_Start+0xd4>)
 800bca6:	699b      	ldr	r3, [r3, #24]
 800bca8:	4798      	blx	r3
 800bcaa:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681a      	ldr	r2, [r3, #0]
 800bcb0:	697b      	ldr	r3, [r7, #20]
 800bcb2:	441a      	add	r2, r3
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681a      	ldr	r2, [r3, #0]
 800bcbc:	4b0e      	ldr	r3, [pc, #56]	@ (800bcf8 <UTIL_TIMER_Start+0xd8>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d203      	bcs.n	800bcce <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f000 f9d6 	bl	800c078 <TimerInsertNewHeadTimer>
 800bccc:	e002      	b.n	800bcd4 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f000 f9a2 	bl	800c018 <TimerInsertTimer>
 800bcd4:	69fb      	ldr	r3, [r7, #28]
 800bcd6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	f383 8810 	msr	PRIMASK, r3
}
 800bcde:	bf00      	nop
  {
 800bce0:	e002      	b.n	800bce8 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800bce2:	2301      	movs	r3, #1
 800bce4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 800bce8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	3728      	adds	r7, #40	@ 0x28
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd80      	pop	{r7, pc}
 800bcf4:	0800c434 	.word	0x0800c434
 800bcf8:	200004c4 	.word	0x200004c4

0800bcfc <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b088      	sub	sp, #32
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800bd04:	2300      	movs	r3, #0
 800bd06:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d05b      	beq.n	800bdc6 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd0e:	f3ef 8310 	mrs	r3, PRIMASK
 800bd12:	60fb      	str	r3, [r7, #12]
  return(result);
 800bd14:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800bd16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800bd18:	b672      	cpsid	i
}
 800bd1a:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800bd1c:	4b2d      	ldr	r3, [pc, #180]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800bd22:	4b2c      	ldr	r3, [pc, #176]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800bd2e:	4b29      	ldr	r3, [pc, #164]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d041      	beq.n	800bdba <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800bd3c:	4b25      	ldr	r3, [pc, #148]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	429a      	cmp	r2, r3
 800bd44:	d134      	bne.n	800bdb0 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800bd46:	4b23      	ldr	r3, [pc, #140]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800bd4e:	4b21      	ldr	r3, [pc, #132]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	695b      	ldr	r3, [r3, #20]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d00a      	beq.n	800bd6e <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800bd58:	4b1e      	ldr	r3, [pc, #120]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	695b      	ldr	r3, [r3, #20]
 800bd5e:	4a1d      	ldr	r2, [pc, #116]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd60:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800bd62:	4b1c      	ldr	r3, [pc, #112]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	4618      	mov	r0, r3
 800bd68:	f000 f92c 	bl	800bfc4 <TimerSetTimeout>
 800bd6c:	e023      	b.n	800bdb6 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800bd6e:	4b1a      	ldr	r3, [pc, #104]	@ (800bdd8 <UTIL_TIMER_Stop+0xdc>)
 800bd70:	68db      	ldr	r3, [r3, #12]
 800bd72:	4798      	blx	r3
            TimerListHead = NULL;
 800bd74:	4b17      	ldr	r3, [pc, #92]	@ (800bdd4 <UTIL_TIMER_Stop+0xd8>)
 800bd76:	2200      	movs	r2, #0
 800bd78:	601a      	str	r2, [r3, #0]
 800bd7a:	e01c      	b.n	800bdb6 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800bd7c:	697a      	ldr	r2, [r7, #20]
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	429a      	cmp	r2, r3
 800bd82:	d110      	bne.n	800bda6 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	695b      	ldr	r3, [r3, #20]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d006      	beq.n	800bd9a <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	695b      	ldr	r3, [r3, #20]
 800bd90:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800bd92:	69bb      	ldr	r3, [r7, #24]
 800bd94:	697a      	ldr	r2, [r7, #20]
 800bd96:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800bd98:	e00d      	b.n	800bdb6 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800bd9e:	69bb      	ldr	r3, [r7, #24]
 800bda0:	697a      	ldr	r2, [r7, #20]
 800bda2:	615a      	str	r2, [r3, #20]
            break;
 800bda4:	e007      	b.n	800bdb6 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	695b      	ldr	r3, [r3, #20]
 800bdae:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d1e2      	bne.n	800bd7c <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	77fb      	strb	r3, [r7, #31]
 800bdba:	693b      	ldr	r3, [r7, #16]
 800bdbc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	f383 8810 	msr	PRIMASK, r3
}
 800bdc4:	e001      	b.n	800bdca <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800bdca:	7ffb      	ldrb	r3, [r7, #31]
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3720      	adds	r7, #32
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}
 800bdd4:	200004c4 	.word	0x200004c4
 800bdd8:	0800c434 	.word	0x0800c434

0800bddc <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b084      	sub	sp, #16
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
 800bde4:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800bde6:	2300      	movs	r3, #0
 800bde8:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d102      	bne.n	800bdf6 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	73fb      	strb	r3, [r7, #15]
 800bdf4:	e014      	b.n	800be20 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800bdf6:	4b0d      	ldr	r3, [pc, #52]	@ (800be2c <UTIL_TIMER_SetPeriod+0x50>)
 800bdf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdfa:	6838      	ldr	r0, [r7, #0]
 800bdfc:	4798      	blx	r3
 800bdfe:	4602      	mov	r2, r0
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800be04:	6878      	ldr	r0, [r7, #4]
 800be06:	f000 f8c1 	bl	800bf8c <TimerExists>
 800be0a:	4603      	mov	r3, r0
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d007      	beq.n	800be20 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f7ff ff73 	bl	800bcfc <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800be16:	6878      	ldr	r0, [r7, #4]
 800be18:	f7ff ff02 	bl	800bc20 <UTIL_TIMER_Start>
 800be1c:	4603      	mov	r3, r0
 800be1e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800be20:	7bfb      	ldrb	r3, [r7, #15]
}
 800be22:	4618      	mov	r0, r3
 800be24:	3710      	adds	r7, #16
 800be26:	46bd      	mov	sp, r7
 800be28:	bd80      	pop	{r7, pc}
 800be2a:	bf00      	nop
 800be2c:	0800c434 	.word	0x0800c434

0800be30 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800be30:	b590      	push	{r4, r7, lr}
 800be32:	b089      	sub	sp, #36	@ 0x24
 800be34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800be36:	f3ef 8310 	mrs	r3, PRIMASK
 800be3a:	60bb      	str	r3, [r7, #8]
  return(result);
 800be3c:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800be3e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800be40:	b672      	cpsid	i
}
 800be42:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800be44:	4b38      	ldr	r3, [pc, #224]	@ (800bf28 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800be46:	695b      	ldr	r3, [r3, #20]
 800be48:	4798      	blx	r3
 800be4a:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800be4c:	4b36      	ldr	r3, [pc, #216]	@ (800bf28 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800be4e:	691b      	ldr	r3, [r3, #16]
 800be50:	4798      	blx	r3
 800be52:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800be54:	693a      	ldr	r2, [r7, #16]
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	1ad3      	subs	r3, r2, r3
 800be5a:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800be5c:	4b33      	ldr	r3, [pc, #204]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d037      	beq.n	800bed4 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800be64:	4b31      	ldr	r3, [pc, #196]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800be6a:	69fb      	ldr	r3, [r7, #28]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	68fa      	ldr	r2, [r7, #12]
 800be70:	429a      	cmp	r2, r3
 800be72:	d206      	bcs.n	800be82 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800be74:	69fb      	ldr	r3, [r7, #28]
 800be76:	681a      	ldr	r2, [r3, #0]
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	1ad2      	subs	r2, r2, r3
 800be7c:	69fb      	ldr	r3, [r7, #28]
 800be7e:	601a      	str	r2, [r3, #0]
 800be80:	e002      	b.n	800be88 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800be82:	69fb      	ldr	r3, [r7, #28]
 800be84:	2200      	movs	r2, #0
 800be86:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800be88:	69fb      	ldr	r3, [r7, #28]
 800be8a:	695b      	ldr	r3, [r3, #20]
 800be8c:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800be8e:	69fb      	ldr	r3, [r7, #28]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d1ea      	bne.n	800be6a <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800be94:	e01e      	b.n	800bed4 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800be96:	4b25      	ldr	r3, [pc, #148]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800be9c:	4b23      	ldr	r3, [pc, #140]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	695b      	ldr	r3, [r3, #20]
 800bea2:	4a22      	ldr	r2, [pc, #136]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800bea4:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800bea6:	69fb      	ldr	r3, [r7, #28]
 800bea8:	2200      	movs	r2, #0
 800beaa:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800beac:	69fb      	ldr	r3, [r7, #28]
 800beae:	2200      	movs	r2, #0
 800beb0:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800beb2:	69fb      	ldr	r3, [r7, #28]
 800beb4:	68db      	ldr	r3, [r3, #12]
 800beb6:	69fa      	ldr	r2, [r7, #28]
 800beb8:	6912      	ldr	r2, [r2, #16]
 800beba:	4610      	mov	r0, r2
 800bebc:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800bebe:	69fb      	ldr	r3, [r7, #28]
 800bec0:	7adb      	ldrb	r3, [r3, #11]
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d106      	bne.n	800bed4 <UTIL_TIMER_IRQ_Handler+0xa4>
 800bec6:	69fb      	ldr	r3, [r7, #28]
 800bec8:	7a9b      	ldrb	r3, [r3, #10]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d102      	bne.n	800bed4 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800bece:	69f8      	ldr	r0, [r7, #28]
 800bed0:	f7ff fea6 	bl	800bc20 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800bed4:	4b15      	ldr	r3, [pc, #84]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d00d      	beq.n	800bef8 <UTIL_TIMER_IRQ_Handler+0xc8>
 800bedc:	4b13      	ldr	r3, [pc, #76]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d0d7      	beq.n	800be96 <UTIL_TIMER_IRQ_Handler+0x66>
 800bee6:	4b11      	ldr	r3, [pc, #68]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	681c      	ldr	r4, [r3, #0]
 800beec:	4b0e      	ldr	r3, [pc, #56]	@ (800bf28 <UTIL_TIMER_IRQ_Handler+0xf8>)
 800beee:	699b      	ldr	r3, [r3, #24]
 800bef0:	4798      	blx	r3
 800bef2:	4603      	mov	r3, r0
 800bef4:	429c      	cmp	r4, r3
 800bef6:	d3ce      	bcc.n	800be96 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800bef8:	4b0c      	ldr	r3, [pc, #48]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d009      	beq.n	800bf14 <UTIL_TIMER_IRQ_Handler+0xe4>
 800bf00:	4b0a      	ldr	r3, [pc, #40]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	7a1b      	ldrb	r3, [r3, #8]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d104      	bne.n	800bf14 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800bf0a:	4b08      	ldr	r3, [pc, #32]	@ (800bf2c <UTIL_TIMER_IRQ_Handler+0xfc>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f000 f858 	bl	800bfc4 <TimerSetTimeout>
 800bf14:	69bb      	ldr	r3, [r7, #24]
 800bf16:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f383 8810 	msr	PRIMASK, r3
}
 800bf1e:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800bf20:	bf00      	nop
 800bf22:	3724      	adds	r7, #36	@ 0x24
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd90      	pop	{r4, r7, pc}
 800bf28:	0800c434 	.word	0x0800c434
 800bf2c:	200004c4 	.word	0x200004c4

0800bf30 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b082      	sub	sp, #8
 800bf34:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800bf36:	4b06      	ldr	r3, [pc, #24]	@ (800bf50 <UTIL_TIMER_GetCurrentTime+0x20>)
 800bf38:	69db      	ldr	r3, [r3, #28]
 800bf3a:	4798      	blx	r3
 800bf3c:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800bf3e:	4b04      	ldr	r3, [pc, #16]	@ (800bf50 <UTIL_TIMER_GetCurrentTime+0x20>)
 800bf40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	4798      	blx	r3
 800bf46:	4603      	mov	r3, r0
}
 800bf48:	4618      	mov	r0, r3
 800bf4a:	3708      	adds	r7, #8
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	bd80      	pop	{r7, pc}
 800bf50:	0800c434 	.word	0x0800c434

0800bf54 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b084      	sub	sp, #16
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800bf5c:	4b0a      	ldr	r3, [pc, #40]	@ (800bf88 <UTIL_TIMER_GetElapsedTime+0x34>)
 800bf5e:	69db      	ldr	r3, [r3, #28]
 800bf60:	4798      	blx	r3
 800bf62:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800bf64:	4b08      	ldr	r3, [pc, #32]	@ (800bf88 <UTIL_TIMER_GetElapsedTime+0x34>)
 800bf66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	4798      	blx	r3
 800bf6c:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800bf6e:	4b06      	ldr	r3, [pc, #24]	@ (800bf88 <UTIL_TIMER_GetElapsedTime+0x34>)
 800bf70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf72:	68f9      	ldr	r1, [r7, #12]
 800bf74:	68ba      	ldr	r2, [r7, #8]
 800bf76:	1a8a      	subs	r2, r1, r2
 800bf78:	4610      	mov	r0, r2
 800bf7a:	4798      	blx	r3
 800bf7c:	4603      	mov	r3, r0
}
 800bf7e:	4618      	mov	r0, r3
 800bf80:	3710      	adds	r7, #16
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
 800bf86:	bf00      	nop
 800bf88:	0800c434 	.word	0x0800c434

0800bf8c <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b085      	sub	sp, #20
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800bf94:	4b0a      	ldr	r3, [pc, #40]	@ (800bfc0 <TimerExists+0x34>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800bf9a:	e008      	b.n	800bfae <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800bf9c:	68fa      	ldr	r2, [r7, #12]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	d101      	bne.n	800bfa8 <TimerExists+0x1c>
    {
      return true;
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e006      	b.n	800bfb6 <TimerExists+0x2a>
    }
    cur = cur->Next;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	695b      	ldr	r3, [r3, #20]
 800bfac:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d1f3      	bne.n	800bf9c <TimerExists+0x10>
  }
  return false;
 800bfb4:	2300      	movs	r3, #0
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3714      	adds	r7, #20
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bc80      	pop	{r7}
 800bfbe:	4770      	bx	lr
 800bfc0:	200004c4 	.word	0x200004c4

0800bfc4 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800bfc4:	b590      	push	{r4, r7, lr}
 800bfc6:	b085      	sub	sp, #20
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800bfcc:	4b11      	ldr	r3, [pc, #68]	@ (800c014 <TimerSetTimeout+0x50>)
 800bfce:	6a1b      	ldr	r3, [r3, #32]
 800bfd0:	4798      	blx	r3
 800bfd2:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681c      	ldr	r4, [r3, #0]
 800bfde:	4b0d      	ldr	r3, [pc, #52]	@ (800c014 <TimerSetTimeout+0x50>)
 800bfe0:	699b      	ldr	r3, [r3, #24]
 800bfe2:	4798      	blx	r3
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	4413      	add	r3, r2
 800bfea:	429c      	cmp	r4, r3
 800bfec:	d207      	bcs.n	800bffe <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800bfee:	4b09      	ldr	r3, [pc, #36]	@ (800c014 <TimerSetTimeout+0x50>)
 800bff0:	699b      	ldr	r3, [r3, #24]
 800bff2:	4798      	blx	r3
 800bff4:	4602      	mov	r2, r0
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	441a      	add	r2, r3
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800bffe:	4b05      	ldr	r3, [pc, #20]	@ (800c014 <TimerSetTimeout+0x50>)
 800c000:	689b      	ldr	r3, [r3, #8]
 800c002:	687a      	ldr	r2, [r7, #4]
 800c004:	6812      	ldr	r2, [r2, #0]
 800c006:	4610      	mov	r0, r2
 800c008:	4798      	blx	r3
}
 800c00a:	bf00      	nop
 800c00c:	3714      	adds	r7, #20
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd90      	pop	{r4, r7, pc}
 800c012:	bf00      	nop
 800c014:	0800c434 	.word	0x0800c434

0800c018 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800c020:	4b14      	ldr	r3, [pc, #80]	@ (800c074 <TimerInsertTimer+0x5c>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800c026:	4b13      	ldr	r3, [pc, #76]	@ (800c074 <TimerInsertTimer+0x5c>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	695b      	ldr	r3, [r3, #20]
 800c02c:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800c02e:	e012      	b.n	800c056 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681a      	ldr	r2, [r3, #0]
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	429a      	cmp	r2, r3
 800c03a:	d905      	bls.n	800c048 <TimerInsertTimer+0x30>
    {
        cur = next;
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	695b      	ldr	r3, [r3, #20]
 800c044:	60bb      	str	r3, [r7, #8]
 800c046:	e006      	b.n	800c056 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	687a      	ldr	r2, [r7, #4]
 800c04c:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	68ba      	ldr	r2, [r7, #8]
 800c052:	615a      	str	r2, [r3, #20]
        return;
 800c054:	e009      	b.n	800c06a <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	695b      	ldr	r3, [r3, #20]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d1e8      	bne.n	800c030 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	687a      	ldr	r2, [r7, #4]
 800c062:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2200      	movs	r2, #0
 800c068:	615a      	str	r2, [r3, #20]
}
 800c06a:	3714      	adds	r7, #20
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bc80      	pop	{r7}
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	200004c4 	.word	0x200004c4

0800c078 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b084      	sub	sp, #16
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800c080:	4b0b      	ldr	r3, [pc, #44]	@ (800c0b0 <TimerInsertNewHeadTimer+0x38>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d002      	beq.n	800c092 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2200      	movs	r2, #0
 800c090:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	68fa      	ldr	r2, [r7, #12]
 800c096:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800c098:	4a05      	ldr	r2, [pc, #20]	@ (800c0b0 <TimerInsertNewHeadTimer+0x38>)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800c09e:	4b04      	ldr	r3, [pc, #16]	@ (800c0b0 <TimerInsertNewHeadTimer+0x38>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f7ff ff8e 	bl	800bfc4 <TimerSetTimeout>
}
 800c0a8:	bf00      	nop
 800c0aa:	3710      	adds	r7, #16
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	200004c4 	.word	0x200004c4

0800c0b4 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800c0b8:	2218      	movs	r2, #24
 800c0ba:	2100      	movs	r1, #0
 800c0bc:	4807      	ldr	r0, [pc, #28]	@ (800c0dc <UTIL_ADV_TRACE_Init+0x28>)
 800c0be:	f7ff f936 	bl	800b32e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800c0c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c0c6:	2100      	movs	r1, #0
 800c0c8:	4805      	ldr	r0, [pc, #20]	@ (800c0e0 <UTIL_ADV_TRACE_Init+0x2c>)
 800c0ca:	f7ff f930 	bl	800b32e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800c0ce:	4b05      	ldr	r3, [pc, #20]	@ (800c0e4 <UTIL_ADV_TRACE_Init+0x30>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	4805      	ldr	r0, [pc, #20]	@ (800c0e8 <UTIL_ADV_TRACE_Init+0x34>)
 800c0d4:	4798      	blx	r3
 800c0d6:	4603      	mov	r3, r0
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	bd80      	pop	{r7, pc}
 800c0dc:	200004c8 	.word	0x200004c8
 800c0e0:	200004e0 	.word	0x200004e0
 800c0e4:	0800c474 	.word	0x0800c474
 800c0e8:	0800c129 	.word	0x0800c129

0800c0ec <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b083      	sub	sp, #12
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800c0f4:	4a03      	ldr	r2, [pc, #12]	@ (800c104 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	6053      	str	r3, [r2, #4]
}
 800c0fa:	bf00      	nop
 800c0fc:	370c      	adds	r7, #12
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bc80      	pop	{r7}
 800c102:	4770      	bx	lr
 800c104:	200004c8 	.word	0x200004c8

0800c108 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800c108:	b480      	push	{r7}
 800c10a:	b083      	sub	sp, #12
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	4603      	mov	r3, r0
 800c110:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800c112:	4a04      	ldr	r2, [pc, #16]	@ (800c124 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800c114:	79fb      	ldrb	r3, [r7, #7]
 800c116:	7213      	strb	r3, [r2, #8]
}
 800c118:	bf00      	nop
 800c11a:	370c      	adds	r7, #12
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bc80      	pop	{r7}
 800c120:	4770      	bx	lr
 800c122:	bf00      	nop
 800c124:	200004c8 	.word	0x200004c8

0800c128 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b088      	sub	sp, #32
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 800c130:	2300      	movs	r3, #0
 800c132:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c134:	f3ef 8310 	mrs	r3, PRIMASK
 800c138:	617b      	str	r3, [r7, #20]
  return(result);
 800c13a:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800c13c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800c13e:	b672      	cpsid	i
}
 800c140:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800c142:	4b3c      	ldr	r3, [pc, #240]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c144:	789b      	ldrb	r3, [r3, #2]
 800c146:	2b02      	cmp	r3, #2
 800c148:	d106      	bne.n	800c158 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800c14a:	4b3a      	ldr	r3, [pc, #232]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c14c:	2200      	movs	r2, #0
 800c14e:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800c150:	4b38      	ldr	r3, [pc, #224]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c152:	2200      	movs	r2, #0
 800c154:	821a      	strh	r2, [r3, #16]
 800c156:	e00a      	b.n	800c16e <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800c158:	4b36      	ldr	r3, [pc, #216]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c15a:	8a1a      	ldrh	r2, [r3, #16]
 800c15c:	4b35      	ldr	r3, [pc, #212]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c15e:	8a9b      	ldrh	r3, [r3, #20]
 800c160:	4413      	add	r3, r2
 800c162:	b29b      	uxth	r3, r3
 800c164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c168:	b29a      	uxth	r2, r3
 800c16a:	4b32      	ldr	r3, [pc, #200]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c16c:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800c16e:	4b31      	ldr	r3, [pc, #196]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c170:	8a1a      	ldrh	r2, [r3, #16]
 800c172:	4b30      	ldr	r3, [pc, #192]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c174:	8a5b      	ldrh	r3, [r3, #18]
 800c176:	429a      	cmp	r2, r3
 800c178:	d04d      	beq.n	800c216 <TRACE_TxCpltCallback+0xee>
 800c17a:	4b2e      	ldr	r3, [pc, #184]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c17c:	8adb      	ldrh	r3, [r3, #22]
 800c17e:	2b01      	cmp	r3, #1
 800c180:	d149      	bne.n	800c216 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800c182:	4b2c      	ldr	r3, [pc, #176]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c184:	789b      	ldrb	r3, [r3, #2]
 800c186:	2b01      	cmp	r3, #1
 800c188:	d117      	bne.n	800c1ba <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800c18a:	4b2a      	ldr	r3, [pc, #168]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c18c:	881a      	ldrh	r2, [r3, #0]
 800c18e:	4b29      	ldr	r3, [pc, #164]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c190:	8a1b      	ldrh	r3, [r3, #16]
 800c192:	1ad3      	subs	r3, r2, r3
 800c194:	b29a      	uxth	r2, r3
 800c196:	4b27      	ldr	r3, [pc, #156]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c198:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800c19a:	4b26      	ldr	r3, [pc, #152]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c19c:	2202      	movs	r2, #2
 800c19e:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800c1a0:	4b24      	ldr	r3, [pc, #144]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800c1a6:	4b23      	ldr	r3, [pc, #140]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1a8:	8a9b      	ldrh	r3, [r3, #20]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d105      	bne.n	800c1ba <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800c1ae:	4b21      	ldr	r3, [pc, #132]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800c1b4:	4b1f      	ldr	r3, [pc, #124]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800c1ba:	4b1e      	ldr	r3, [pc, #120]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1bc:	789b      	ldrb	r3, [r3, #2]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d115      	bne.n	800c1ee <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800c1c2:	4b1c      	ldr	r3, [pc, #112]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1c4:	8a5a      	ldrh	r2, [r3, #18]
 800c1c6:	4b1b      	ldr	r3, [pc, #108]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1c8:	8a1b      	ldrh	r3, [r3, #16]
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d908      	bls.n	800c1e0 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800c1ce:	4b19      	ldr	r3, [pc, #100]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1d0:	8a5a      	ldrh	r2, [r3, #18]
 800c1d2:	4b18      	ldr	r3, [pc, #96]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1d4:	8a1b      	ldrh	r3, [r3, #16]
 800c1d6:	1ad3      	subs	r3, r2, r3
 800c1d8:	b29a      	uxth	r2, r3
 800c1da:	4b16      	ldr	r3, [pc, #88]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1dc:	829a      	strh	r2, [r3, #20]
 800c1de:	e006      	b.n	800c1ee <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800c1e0:	4b14      	ldr	r3, [pc, #80]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1e2:	8a1b      	ldrh	r3, [r3, #16]
 800c1e4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800c1e8:	b29a      	uxth	r2, r3
 800c1ea:	4b12      	ldr	r3, [pc, #72]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1ec:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800c1ee:	4b11      	ldr	r3, [pc, #68]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c1f0:	8a1b      	ldrh	r3, [r3, #16]
 800c1f2:	461a      	mov	r2, r3
 800c1f4:	4b10      	ldr	r3, [pc, #64]	@ (800c238 <TRACE_TxCpltCallback+0x110>)
 800c1f6:	4413      	add	r3, r2
 800c1f8:	61fb      	str	r3, [r7, #28]
 800c1fa:	69bb      	ldr	r3, [r7, #24]
 800c1fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	f383 8810 	msr	PRIMASK, r3
}
 800c204:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800c206:	4b0d      	ldr	r3, [pc, #52]	@ (800c23c <TRACE_TxCpltCallback+0x114>)
 800c208:	68db      	ldr	r3, [r3, #12]
 800c20a:	4a0a      	ldr	r2, [pc, #40]	@ (800c234 <TRACE_TxCpltCallback+0x10c>)
 800c20c:	8a92      	ldrh	r2, [r2, #20]
 800c20e:	4611      	mov	r1, r2
 800c210:	69f8      	ldr	r0, [r7, #28]
 800c212:	4798      	blx	r3
 800c214:	e00a      	b.n	800c22c <TRACE_TxCpltCallback+0x104>
 800c216:	69bb      	ldr	r3, [r7, #24]
 800c218:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	f383 8810 	msr	PRIMASK, r3
}
 800c220:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 800c222:	f7f4 ffdd 	bl	80011e0 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 800c226:	f000 f80b 	bl	800c240 <TRACE_UnLock>
  }
}
 800c22a:	bf00      	nop
 800c22c:	bf00      	nop
 800c22e:	3720      	adds	r7, #32
 800c230:	46bd      	mov	sp, r7
 800c232:	bd80      	pop	{r7, pc}
 800c234:	200004c8 	.word	0x200004c8
 800c238:	200004e0 	.word	0x200004e0
 800c23c:	0800c474 	.word	0x0800c474

0800c240 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 800c240:	b480      	push	{r7}
 800c242:	b085      	sub	sp, #20
 800c244:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c246:	f3ef 8310 	mrs	r3, PRIMASK
 800c24a:	607b      	str	r3, [r7, #4]
  return(result);
 800c24c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800c24e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c250:	b672      	cpsid	i
}
 800c252:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800c254:	4b08      	ldr	r3, [pc, #32]	@ (800c278 <TRACE_UnLock+0x38>)
 800c256:	8adb      	ldrh	r3, [r3, #22]
 800c258:	3b01      	subs	r3, #1
 800c25a:	b29a      	uxth	r2, r3
 800c25c:	4b06      	ldr	r3, [pc, #24]	@ (800c278 <TRACE_UnLock+0x38>)
 800c25e:	82da      	strh	r2, [r3, #22]
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	f383 8810 	msr	PRIMASK, r3
}
 800c26a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800c26c:	bf00      	nop
 800c26e:	3714      	adds	r7, #20
 800c270:	46bd      	mov	sp, r7
 800c272:	bc80      	pop	{r7}
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop
 800c278:	200004c8 	.word	0x200004c8

0800c27c <memset>:
 800c27c:	4402      	add	r2, r0
 800c27e:	4603      	mov	r3, r0
 800c280:	4293      	cmp	r3, r2
 800c282:	d100      	bne.n	800c286 <memset+0xa>
 800c284:	4770      	bx	lr
 800c286:	f803 1b01 	strb.w	r1, [r3], #1
 800c28a:	e7f9      	b.n	800c280 <memset+0x4>

0800c28c <__libc_init_array>:
 800c28c:	b570      	push	{r4, r5, r6, lr}
 800c28e:	4d0d      	ldr	r5, [pc, #52]	@ (800c2c4 <__libc_init_array+0x38>)
 800c290:	4c0d      	ldr	r4, [pc, #52]	@ (800c2c8 <__libc_init_array+0x3c>)
 800c292:	1b64      	subs	r4, r4, r5
 800c294:	10a4      	asrs	r4, r4, #2
 800c296:	2600      	movs	r6, #0
 800c298:	42a6      	cmp	r6, r4
 800c29a:	d109      	bne.n	800c2b0 <__libc_init_array+0x24>
 800c29c:	4d0b      	ldr	r5, [pc, #44]	@ (800c2cc <__libc_init_array+0x40>)
 800c29e:	4c0c      	ldr	r4, [pc, #48]	@ (800c2d0 <__libc_init_array+0x44>)
 800c2a0:	f000 f818 	bl	800c2d4 <_init>
 800c2a4:	1b64      	subs	r4, r4, r5
 800c2a6:	10a4      	asrs	r4, r4, #2
 800c2a8:	2600      	movs	r6, #0
 800c2aa:	42a6      	cmp	r6, r4
 800c2ac:	d105      	bne.n	800c2ba <__libc_init_array+0x2e>
 800c2ae:	bd70      	pop	{r4, r5, r6, pc}
 800c2b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2b4:	4798      	blx	r3
 800c2b6:	3601      	adds	r6, #1
 800c2b8:	e7ee      	b.n	800c298 <__libc_init_array+0xc>
 800c2ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2be:	4798      	blx	r3
 800c2c0:	3601      	adds	r6, #1
 800c2c2:	e7f2      	b.n	800c2aa <__libc_init_array+0x1e>
 800c2c4:	0800c604 	.word	0x0800c604
 800c2c8:	0800c604 	.word	0x0800c604
 800c2cc:	0800c604 	.word	0x0800c604
 800c2d0:	0800c608 	.word	0x0800c608

0800c2d4 <_init>:
 800c2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2d6:	bf00      	nop
 800c2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2da:	bc08      	pop	{r3}
 800c2dc:	469e      	mov	lr, r3
 800c2de:	4770      	bx	lr

0800c2e0 <_fini>:
 800c2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2e2:	bf00      	nop
 800c2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2e6:	bc08      	pop	{r3}
 800c2e8:	469e      	mov	lr, r3
 800c2ea:	4770      	bx	lr
