

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sun Nov 13 21:43:39 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.34 ns|  3.319 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2851|     2851|  9.522 us|  9.522 us|  2852|  2852|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf0_R = alloca i64 1" [fft.cpp:26]   --->   Operation 24 'alloca' 'buf0_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf0_R_1 = alloca i64 1" [fft.cpp:26]   --->   Operation 25 'alloca' 'buf0_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf0_R_2 = alloca i64 1" [fft.cpp:26]   --->   Operation 26 'alloca' 'buf0_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf0_R_3 = alloca i64 1" [fft.cpp:26]   --->   Operation 27 'alloca' 'buf0_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf0_I = alloca i64 1" [fft.cpp:26]   --->   Operation 28 'alloca' 'buf0_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf0_I_1 = alloca i64 1" [fft.cpp:26]   --->   Operation 29 'alloca' 'buf0_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf0_I_2 = alloca i64 1" [fft.cpp:26]   --->   Operation 30 'alloca' 'buf0_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf0_I_3 = alloca i64 1" [fft.cpp:26]   --->   Operation 31 'alloca' 'buf0_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf1_R = alloca i64 1" [fft.cpp:27]   --->   Operation 32 'alloca' 'buf1_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf1_R_1 = alloca i64 1" [fft.cpp:27]   --->   Operation 33 'alloca' 'buf1_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf1_R_2 = alloca i64 1" [fft.cpp:27]   --->   Operation 34 'alloca' 'buf1_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf1_R_3 = alloca i64 1" [fft.cpp:27]   --->   Operation 35 'alloca' 'buf1_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf1_I = alloca i64 1" [fft.cpp:27]   --->   Operation 36 'alloca' 'buf1_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf1_I_1 = alloca i64 1" [fft.cpp:27]   --->   Operation 37 'alloca' 'buf1_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf1_I_2 = alloca i64 1" [fft.cpp:27]   --->   Operation 38 'alloca' 'buf1_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf1_I_3 = alloca i64 1" [fft.cpp:27]   --->   Operation 39 'alloca' 'buf1_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_All_Loop, i32 %X_I, i32 %buf0_I, i32 %X_R, i32 %buf0_R, i32 %buf0_R_1, i32 %buf0_R_2, i32 %buf0_R_3, i32 %buf0_I_1, i32 %buf0_I_2, i32 %buf0_I_3"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_All_Loop, i32 %X_I, i32 %buf0_I, i32 %X_R, i32 %buf0_R, i32 %buf0_R_1, i32 %buf0_R_2, i32 %buf0_R_3, i32 %buf0_I_1, i32 %buf0_I_2, i32 %buf0_I_3"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_R_1, i32 %buf0_R_2, i32 %buf0_R_3, i32 %buf0_I, i32 %buf0_I_1, i32 %buf0_I_2, i32 %buf0_I_3"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_R_1, i32 %buf0_R_2, i32 %buf0_R_3, i32 %buf0_I, i32 %buf0_I_1, i32 %buf0_I_2, i32 %buf0_I_3"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop1, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_R_2, i32 %buf1_I, i32 %buf1_I_2, i32 %buf1_R_1, i32 %buf1_R_3, i32 %buf1_I_1, i32 %buf1_I_3"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop1, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_R_2, i32 %buf1_I, i32 %buf1_I_2, i32 %buf1_R_1, i32 %buf1_R_3, i32 %buf1_I_1, i32 %buf1_I_3"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop2, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop2, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop3, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop3, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop4, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop4, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop5, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop5, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop6, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop6, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop7, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop7, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop8, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop8, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop9, i32 %OUT_I_3, i32 %OUT_I_2, i32 %OUT_I_1, i32 %OUT_I_0, i32 %OUT_R_3, i32 %OUT_R_2, i32 %OUT_R_1, i32 %OUT_R_0, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [fft.cpp:18]   --->   Operation 62 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln18 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [fft.cpp:18]   --->   Operation 63 'specinterface' 'specinterface_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_R_0, i64 666, i64 207, i64 1"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_0"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_1"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_2"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_3"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_I_0, i64 666, i64 207, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_0"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_1"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_2"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_3"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop9, i32 %OUT_I_3, i32 %OUT_I_2, i32 %OUT_I_1, i32 %OUT_I_0, i32 %OUT_R_3, i32 %OUT_R_2, i32 %OUT_R_1, i32 %OUT_R_0, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [fft.cpp:46]   --->   Operation 90 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.34ns, clock uncertainty: 0ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
