INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eray.muslu/Desktop/Vivado Projects/FullAdderSimFile/FullAdderSimFile.srcs/sim_1/new/test_Full_Adder_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_Full_Adder_3
