  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=systolic.cpp' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/systolic.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=systolic.h' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/systolic.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=testbench.cpp' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Nani/workspace/HLS_testing_3/sys_component/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=systolic_array_kernel' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/Nani/workspace/HLS_testing_3/sys_component/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.841 seconds; current allocated memory: 427.797 MB.
INFO: [HLS 200-10] Analyzing design file 'systolic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.739 seconds; current allocated memory: 430.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,027 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,019 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,106 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,605 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 845 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 862 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 878 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 543 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 565 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/Nani/workspace/HLS_testing_3/sys_component/sys_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'PE::reset()' into 'systolic_array_kernel(ap_int<16> (*) [8], ap_int<16> (*) [8], ap_int<16> (*) [8])' (systolic.cpp:43:17)
INFO: [HLS 214-131] Inlining function 'PE::get_result()' into 'systolic_array_kernel(ap_int<16> (*) [8], ap_int<16> (*) [8], ap_int<16> (*) [8])' (systolic.cpp:163:27)
INFO: [HLS 214-131] Inlining function 'PE::compute(ap_int<16>, ap_int<16>, ap_int<16>&, ap_int<16>&)' into 'systolic_array_kernel(ap_int<16> (*) [8], ap_int<16> (*) [8], ap_int<16> (*) [8])' (systolic.cpp:131:17)
INFO: [HLS 214-291] Loop 'INPUT_A' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:75:11)
INFO: [HLS 214-291] Loop 'INPUT_B' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:88:18)
INFO: [HLS 214-291] Loop 'INIT_A_TEMP' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:112:15)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_4' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:113:31)
INFO: [HLS 214-291] Loop 'INIT_B_TEMP' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:119:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_5' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:120:31)
INFO: [HLS 214-291] Loop 'COMPUTE_I' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:127:20)
INFO: [HLS 214-291] Loop 'COMPUTE_J' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:128:24)
INFO: [HLS 214-291] Loop 'FORWARD_A' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:141:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_6' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:142:31)
INFO: [HLS 214-291] Loop 'FORWARD_B' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:148:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_7' is marked as complete unroll implied by the pipeline pragma (systolic.cpp:149:31)
INFO: [HLS 214-186] Unrolling loop 'INPUT_A' (systolic.cpp:75:11) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'INPUT_B' (systolic.cpp:88:18) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_A_TEMP' (systolic.cpp:112:15) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_4' (systolic.cpp:113:31) in function 'systolic_array_kernel' completely with a factor of 9 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_B_TEMP' (systolic.cpp:119:22) in function 'systolic_array_kernel' completely with a factor of 9 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_5' (systolic.cpp:120:31) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'COMPUTE_I' (systolic.cpp:127:20) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'COMPUTE_J' (systolic.cpp:128:24) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'FORWARD_A' (systolic.cpp:141:20) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_6' (systolic.cpp:142:31) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'FORWARD_B' (systolic.cpp:148:20) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_7' (systolic.cpp:149:31) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_3' (systolic.cpp:55:26) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_2' (systolic.cpp:48:26) in function 'systolic_array_kernel' completely with a factor of 9 (systolic.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (systolic.cpp:41:26) in function 'systolic_array_kernel' completely with a factor of 8 (systolic.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'pe_array': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic.cpp:25:5)
INFO: [HLS 214-248] Applying array_partition to 'a_data': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic.cpp:31:9)
INFO: [HLS 214-248] Applying array_partition to 'b_data': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic.cpp:34:9)
INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits (systolic.cpp:15:0)
INFO: [HLS 214-241] Aggregating maxi variable 'B' with compact=none mode in 16-bits (systolic.cpp:15:0)
INFO: [HLS 214-241] Aggregating maxi variable 'A' with compact=none mode in 16-bits (systolic.cpp:15:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< INIT_PE> at systolic.cpp:40:11 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INIT_A> at systolic.cpp:47:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INIT_B> at systolic.cpp:54:13 
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 16 in loop 'EXTRACT_I'(systolic.cpp:160:16) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic.cpp:160:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.235 seconds; current allocated memory: 433.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 433.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 439.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 441.215 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (systolic.cpp:40:20) to (systolic.cpp:40:11) in function 'systolic_array_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (systolic.cpp:47:22) to (systolic.cpp:47:13) in function 'systolic_array_kernel'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (systolic.cpp:54:22) to (systolic.cpp:54:13) in function 'systolic_array_kernel'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 465.227 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'EXTRACT_I'(systolic.cpp:160:16) and 'EXTRACT_J'(systolic.cpp:161:20) in function 'systolic_array_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'EXTRACT_I' (systolic.cpp:160:16) in function 'systolic_array_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 478.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_kernel_Pipeline_CYCLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'CYCLE'.
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_kernel_Pipeline_CYCLE' (loop 'CYCLE'): Unable to schedule bus request operation ('gmem0_load_1_req', systolic.cpp:81) on port 'gmem0' (systolic.cpp:81) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_kernel_Pipeline_CYCLE' (loop 'CYCLE'): Unable to schedule bus request operation ('gmem0_load_2_req', systolic.cpp:81) on port 'gmem0' (systolic.cpp:81) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_kernel_Pipeline_CYCLE' (loop 'CYCLE'): Unable to schedule bus request operation ('gmem0_load_3_req', systolic.cpp:81) on port 'gmem0' (systolic.cpp:81) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_kernel_Pipeline_CYCLE' (loop 'CYCLE'): Unable to schedule bus request operation ('gmem0_load_4_req', systolic.cpp:81) on port 'gmem0' (systolic.cpp:81) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'systolic_array_kernel_Pipeline_CYCLE' (loop 'CYCLE'): Unable to schedule bus request operation ('gmem0_load_7_req', systolic.cpp:81) on port 'gmem0' (systolic.cpp:81) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 28, loop 'CYCLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.739 seconds; current allocated memory: 495.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 496.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'EXTRACT_I_EXTRACT_J'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'EXTRACT_I_EXTRACT_J'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 496.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 496.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 496.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 496.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_kernel_Pipeline_CYCLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_kernel_Pipeline_CYCLE' pipeline 'CYCLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_kernel_Pipeline_CYCLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 506.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J' pipeline 'EXTRACT_I_EXTRACT_J' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.962 seconds; current allocated memory: 533.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array_kernel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array_kernel/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array_kernel/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array_kernel/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 533.129 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 536.559 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 545.461 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_array_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_array_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.764 seconds; peak allocated memory: 545.516 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 38s
