\subsection{lime\+:\+:F\+P\+GA\+:\+:F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock Struct Reference}
\label{structlime_1_1FPGA_1_1FPGA__PLL__clock}\index{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}


{\ttfamily \#include $<$F\+P\+G\+A\+\_\+common.\+h$>$}



Collaboration diagram for lime\+:\+:F\+P\+GA\+:\+:F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{d2/d33/structlime_1_1FPGA_1_1FPGA__PLL__clock__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bf F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock} ()
\end{DoxyCompactItemize}
\subsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
double {\bf out\+Frequency}
\item 
double {\bf phase\+Shift\+\_\+deg}
\item 
uint8\+\_\+t {\bf index}
\item 
bool {\bf bypass}
\item 
bool {\bf find\+Phase}
\item 
double {\bf rd\+\_\+actual\+Frequency}
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 30} of file {\bf F\+P\+G\+A\+\_\+common.\+h}.



\subsubsection{Constructor \& Destructor Documentation}
\index{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}!F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}
\index{F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}!lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}
\paragraph[{F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock()}]{\setlength{\rightskip}{0pt plus 5cm}lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}\label{structlime_1_1FPGA_1_1FPGA__PLL__clock_a979068589886ec82c534c3567bf35abc}


Definition at line {\bf 32} of file {\bf F\+P\+G\+A\+\_\+common.\+h}.



References {\bf index}.



\subsubsection{Member Data Documentation}
\index{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}!bypass@{bypass}}
\index{bypass@{bypass}!lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}
\paragraph[{bypass}]{\setlength{\rightskip}{0pt plus 5cm}bool lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::bypass}\label{structlime_1_1FPGA_1_1FPGA__PLL__clock_a7ac69f4de6cd1d14739b8c09e8a9d70e}


Definition at line {\bf 42} of file {\bf F\+P\+G\+A\+\_\+common.\+h}.



Referenced by {\bf lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Set\+Interface\+Freq()}.

\index{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}!find\+Phase@{find\+Phase}}
\index{find\+Phase@{find\+Phase}!lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}
\paragraph[{find\+Phase}]{\setlength{\rightskip}{0pt plus 5cm}bool lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::find\+Phase}\label{structlime_1_1FPGA_1_1FPGA__PLL__clock_abc7956e85e50759f0ac10d5bfab2f7b3}


Definition at line {\bf 43} of file {\bf F\+P\+G\+A\+\_\+common.\+h}.



Referenced by {\bf lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Set\+Interface\+Freq()}, {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Interface\+Freq()}, and {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Pll\+Frequency()}.

\index{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}!index@{index}}
\index{index@{index}!lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}
\paragraph[{index}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::index}\label{structlime_1_1FPGA_1_1FPGA__PLL__clock_a80a10016fee0096abad163e30e61104b}


Definition at line {\bf 41} of file {\bf F\+P\+G\+A\+\_\+common.\+h}.



Referenced by {\bf lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Set\+Interface\+Freq()}, {\bf lime\+::\+F\+P\+G\+A\+\_\+\+Q\+::\+Set\+Interface\+Freq()}, {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Interface\+Freq()}, and {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Pll\+Frequency()}.

\index{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}!out\+Frequency@{out\+Frequency}}
\index{out\+Frequency@{out\+Frequency}!lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}
\paragraph[{out\+Frequency}]{\setlength{\rightskip}{0pt plus 5cm}double lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::out\+Frequency}\label{structlime_1_1FPGA_1_1FPGA__PLL__clock_ae4722a65d9832c290437d41ff2b1b4df}


Definition at line {\bf 39} of file {\bf F\+P\+G\+A\+\_\+common.\+h}.



Referenced by {\bf lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Set\+Interface\+Freq()}, {\bf lime\+::\+F\+P\+G\+A\+\_\+\+Q\+::\+Set\+Interface\+Freq()}, {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Interface\+Freq()}, and {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Pll\+Frequency()}.

\index{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}!phase\+Shift\+\_\+deg@{phase\+Shift\+\_\+deg}}
\index{phase\+Shift\+\_\+deg@{phase\+Shift\+\_\+deg}!lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}
\paragraph[{phase\+Shift\+\_\+deg}]{\setlength{\rightskip}{0pt plus 5cm}double lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::phase\+Shift\+\_\+deg}\label{structlime_1_1FPGA_1_1FPGA__PLL__clock_a7685c7ae1c138cb57689c48040a87a43}


Definition at line {\bf 40} of file {\bf F\+P\+G\+A\+\_\+common.\+h}.



Referenced by {\bf lime\+::\+F\+P\+G\+A\+\_\+\+Mini\+::\+Set\+Interface\+Freq()}, {\bf lime\+::\+F\+P\+G\+A\+\_\+\+Q\+::\+Set\+Interface\+Freq()}, {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Interface\+Freq()}, and {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Pll\+Frequency()}.

\index{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}!rd\+\_\+actual\+Frequency@{rd\+\_\+actual\+Frequency}}
\index{rd\+\_\+actual\+Frequency@{rd\+\_\+actual\+Frequency}!lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock@{lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock}}
\paragraph[{rd\+\_\+actual\+Frequency}]{\setlength{\rightskip}{0pt plus 5cm}double lime\+::\+F\+P\+G\+A\+::\+F\+P\+G\+A\+\_\+\+P\+L\+L\+\_\+clock\+::rd\+\_\+actual\+Frequency}\label{structlime_1_1FPGA_1_1FPGA__PLL__clock_a50c47b512688f319569b8379edcb993b}


Definition at line {\bf 44} of file {\bf F\+P\+G\+A\+\_\+common.\+h}.



Referenced by {\bf lime\+::\+F\+P\+G\+A\+::\+Set\+Pll\+Frequency()}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/prefix/default/src/limesuite-\/dev/src/\+F\+P\+G\+A\+\_\+common/{\bf F\+P\+G\+A\+\_\+common.\+h}\end{DoxyCompactItemize}
