;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SPI
SPI_mosi_m__0__DR EQU CYREG_GPIO_PRT5_DR
SPI_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 11
SPI_mosi_m__0__HSIOM_UART_RX EQU 11
SPI_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_mosi_m__0__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__PC EQU CYREG_GPIO_PRT5_PC
SPI_mosi_m__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_mosi_m__0__PORT EQU 5
SPI_mosi_m__0__PS EQU CYREG_GPIO_PRT5_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_GPIO_PRT5_DR
SPI_mosi_m__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_mosi_m__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_mosi_m__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_mosi_m__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_mosi_m__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_mosi_m__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PC EQU CYREG_GPIO_PRT5_PC
SPI_mosi_m__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_mosi_m__PORT EQU 5
SPI_mosi_m__PS EQU CYREG_GPIO_PRT5_PS
SPI_mosi_m__SHIFT EQU 0
SPI_OE__0__DR EQU CYREG_GPIO_PRT5_DR
SPI_OE__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_OE__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_OE__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_OE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SPI_OE__0__HSIOM_MASK EQU 0x000000F0
SPI_OE__0__HSIOM_SHIFT EQU 4
SPI_OE__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_OE__0__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_OE__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_OE__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_OE__0__MASK EQU 0x02
SPI_OE__0__PC EQU CYREG_GPIO_PRT5_PC
SPI_OE__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_OE__0__PORT EQU 5
SPI_OE__0__PS EQU CYREG_GPIO_PRT5_PS
SPI_OE__0__SHIFT EQU 1
SPI_OE__DR EQU CYREG_GPIO_PRT5_DR
SPI_OE__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_OE__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_OE__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_OE__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_OE__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_OE__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_OE__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_OE__MASK EQU 0x02
SPI_OE__PC EQU CYREG_GPIO_PRT5_PC
SPI_OE__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_OE__PORT EQU 5
SPI_OE__PS EQU CYREG_GPIO_PRT5_PS
SPI_OE__SHIFT EQU 1
SPI_SCB__CTRL EQU CYREG_SCB2_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB2_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB2_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB2_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
SPI_SCBCLK__DIV_ID EQU 0x00000041
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_sclk_m__0__DR EQU CYREG_GPIO_PRT5_DR
SPI_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__HSIOM_UART EQU 11
SPI_sclk_m__0__HSIOM_UART_CTS EQU 11
SPI_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_sclk_m__0__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__PC EQU CYREG_GPIO_PRT5_PC
SPI_sclk_m__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_sclk_m__0__PORT EQU 5
SPI_sclk_m__0__PS EQU CYREG_GPIO_PRT5_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_GPIO_PRT5_DR
SPI_sclk_m__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_sclk_m__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_sclk_m__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_sclk_m__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_sclk_m__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_sclk_m__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PC EQU CYREG_GPIO_PRT5_PC
SPI_sclk_m__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_sclk_m__PORT EQU 5
SPI_sclk_m__PS EQU CYREG_GPIO_PRT5_PS
SPI_sclk_m__SHIFT EQU 2
SPI_ss0_m__0__DR EQU CYREG_GPIO_PRT5_DR
SPI_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
SPI_ss0_m__0__HSIOM_GPIO EQU 0
SPI_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SPI_ss0_m__0__HSIOM_SHIFT EQU 12
SPI_ss0_m__0__HSIOM_SPI EQU 15
SPI_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_ss0_m__0__HSIOM_UART EQU 11
SPI_ss0_m__0__HSIOM_UART_RTS EQU 11
SPI_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_ss0_m__0__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_ss0_m__0__MASK EQU 0x08
SPI_ss0_m__0__PC EQU CYREG_GPIO_PRT5_PC
SPI_ss0_m__0__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_ss0_m__0__PORT EQU 5
SPI_ss0_m__0__PS EQU CYREG_GPIO_PRT5_PS
SPI_ss0_m__0__SHIFT EQU 3
SPI_ss0_m__DR EQU CYREG_GPIO_PRT5_DR
SPI_ss0_m__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
SPI_ss0_m__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
SPI_ss0_m__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
SPI_ss0_m__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_ss0_m__INTR EQU CYREG_GPIO_PRT5_INTR
SPI_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
SPI_ss0_m__INTSTAT EQU CYREG_GPIO_PRT5_INTR
SPI_ss0_m__MASK EQU 0x08
SPI_ss0_m__PC EQU CYREG_GPIO_PRT5_PC
SPI_ss0_m__PC2 EQU CYREG_GPIO_PRT5_PC2
SPI_ss0_m__PORT EQU 5
SPI_ss0_m__PS EQU CYREG_GPIO_PRT5_PS
SPI_ss0_m__SHIFT EQU 3

; EZI2C
EZI2C_SCB__CTRL EQU CYREG_SCB0_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB0_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x80
EZI2C_SCB_IRQ__INTC_NUMBER EQU 7
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
EZI2C_SCBCLK__DIV_ID EQU 0x00000042
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__HSIOM_SPI EQU 15
EZI2C_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_RX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__0__PORT EQU 4
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__PORT EQU 4
EZI2C_scl__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__SHIFT EQU 0
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__HSIOM_SPI EQU 15
EZI2C_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_TX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__0__PORT EQU 4
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__PORT EQU 4
EZI2C_sda__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__SHIFT EQU 1

; HB_LED
HB_LED__0__DR EQU CYREG_GPIO_PRT5_DR
HB_LED__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HB_LED__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HB_LED__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HB_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HB_LED__0__HSIOM_MASK EQU 0x00F00000
HB_LED__0__HSIOM_SHIFT EQU 20
HB_LED__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HB_LED__0__INTR EQU CYREG_GPIO_PRT5_INTR
HB_LED__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HB_LED__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HB_LED__0__MASK EQU 0x20
HB_LED__0__PC EQU CYREG_GPIO_PRT5_PC
HB_LED__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HB_LED__0__PORT EQU 5
HB_LED__0__PS EQU CYREG_GPIO_PRT5_PS
HB_LED__0__SHIFT EQU 5
HB_LED__DR EQU CYREG_GPIO_PRT5_DR
HB_LED__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HB_LED__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HB_LED__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HB_LED__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HB_LED__INTR EQU CYREG_GPIO_PRT5_INTR
HB_LED__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HB_LED__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HB_LED__MASK EQU 0x20
HB_LED__PC EQU CYREG_GPIO_PRT5_PC
HB_LED__PC2 EQU CYREG_GPIO_PRT5_PC2
HB_LED__PORT EQU 5
HB_LED__PS EQU CYREG_GPIO_PRT5_PS
HB_LED__SHIFT EQU 5

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL9
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF

; TimeOut
TimeOut_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
TimeOut_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
TimeOut_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
TimeOut_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
TimeOut_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
TimeOut_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
TimeOut_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
TimeOut_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
TimeOut_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
TimeOut_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
TimeOut_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
TimeOut_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
TimeOut_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TimeOut_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
TimeOut_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
TimeOut_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
TimeOut_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
TimeOut_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
TimeOut_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; CapSense
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2
CapSense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_CSD__CMOD_PAD EQU 1
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_CSD__CSH_TANK_PAD EQU 2
CapSense_CSD__CSHIELD_PAD EQU 4
CapSense_CSD__DEDICATED_IO0 EQU CapSense_CSD__CMOD_PAD
CapSense_CSD__DEDICATED_IO1 EQU CapSense_CSD__CSH_TANK_PAD
CapSense_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
CapSense_CSD__VREF_EXT_PAD EQU 8
CapSense_Csh__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Csh__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Csh__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Csh__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Csh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Csh__0__HSIOM_MASK EQU 0x0000F000
CapSense_Csh__0__HSIOM_SHIFT EQU 12
CapSense_Csh__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Csh__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Csh__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Csh__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Csh__0__MASK EQU 0x08
CapSense_Csh__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Csh__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Csh__0__PORT EQU 4
CapSense_Csh__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Csh__0__SHIFT EQU 3
CapSense_Csh__Cshield_tank__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Csh__Cshield_tank__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Csh__Cshield_tank__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Csh__Cshield_tank__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Csh__Cshield_tank__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Csh__Cshield_tank__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Csh__Cshield_tank__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Csh__Cshield_tank__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Csh__Cshield_tank__MASK EQU 0x08
CapSense_Csh__Cshield_tank__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Csh__Cshield_tank__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Csh__Cshield_tank__PORT EQU 4
CapSense_Csh__Cshield_tank__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Csh__Cshield_tank__SHIFT EQU 3
CapSense_Csh__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Csh__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Csh__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Csh__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Csh__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Csh__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Csh__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Csh__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Csh__MASK EQU 0x08
CapSense_Csh__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Csh__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Csh__PORT EQU 4
CapSense_Csh__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Csh__SHIFT EQU 3
CapSense_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACComp__IDAC EQU CYREG_CSD_IDACB
CapSense_IDACComp__POSITION EQU 1
CapSense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_IDACMod__POSITION EQU 0
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_ISR__INTC_MASK EQU 0x10000
CapSense_ISR__INTC_NUMBER EQU 16
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_Shield__0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Shield__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Shield__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Shield__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Shield__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Shield__0__HSIOM_MASK EQU 0x00F00000
CapSense_Shield__0__HSIOM_SHIFT EQU 20
CapSense_Shield__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__0__MASK EQU 0x20
CapSense_Shield__0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Shield__0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Shield__0__PORT EQU 6
CapSense_Shield__0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Shield__0__SHIFT EQU 5
CapSense_Shield__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Shield__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Shield__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Shield__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Shield__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__MASK EQU 0x20
CapSense_Shield__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Shield__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Shield__PORT EQU 6
CapSense_Shield__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Shield__Shield__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Shield__Shield__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Shield__Shield__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Shield__Shield__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Shield__Shield__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__Shield__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__Shield__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Shield__Shield__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Shield__Shield__MASK EQU 0x20
CapSense_Shield__Shield__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Shield__Shield__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Shield__Shield__PORT EQU 6
CapSense_Shield__Shield__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Shield__Shield__SHIFT EQU 5
CapSense_Shield__SHIFT EQU 5
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__0__HSIOM_SHIFT EQU 0
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__MASK EQU 0x01
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__0__SHIFT EQU 0
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__1__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__1__HSIOM_SHIFT EQU 4
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__MASK EQU 0x02
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__1__PORT EQU 2
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__1__SHIFT EQU 1
CapSense_Sns__10__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__10__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__10__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__10__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__10__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__10__HSIOM_SHIFT EQU 8
CapSense_Sns__10__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__10__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__10__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__10__MASK EQU 0x04
CapSense_Sns__10__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__10__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__10__PORT EQU 6
CapSense_Sns__10__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__10__SHIFT EQU 2
CapSense_Sns__11__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__11__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__11__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__11__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__11__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__11__HSIOM_SHIFT EQU 16
CapSense_Sns__11__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__11__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__11__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__11__MASK EQU 0x10
CapSense_Sns__11__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__11__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__11__PORT EQU 6
CapSense_Sns__11__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__11__SHIFT EQU 4
CapSense_Sns__12__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__12__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__12__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__12__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__12__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__12__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__12__HSIOM_SHIFT EQU 0
CapSense_Sns__12__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__12__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__12__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__12__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__12__MASK EQU 0x01
CapSense_Sns__12__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__12__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__12__PORT EQU 3
CapSense_Sns__12__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__12__SHIFT EQU 0
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__2__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__2__HSIOM_SHIFT EQU 8
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__2__MASK EQU 0x04
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__2__PORT EQU 2
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__2__SHIFT EQU 2
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__3__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__3__HSIOM_SHIFT EQU 12
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__3__MASK EQU 0x08
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__3__PORT EQU 2
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__3__SHIFT EQU 3
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__4__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__4__HSIOM_SHIFT EQU 16
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__4__MASK EQU 0x10
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__4__PORT EQU 2
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__4__SHIFT EQU 4
CapSense_Sns__5__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__5__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__5__HSIOM_SHIFT EQU 20
CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__5__MASK EQU 0x20
CapSense_Sns__5__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__5__PORT EQU 2
CapSense_Sns__5__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__5__SHIFT EQU 5
CapSense_Sns__6__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__6__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__6__HSIOM_SHIFT EQU 24
CapSense_Sns__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__6__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__6__MASK EQU 0x40
CapSense_Sns__6__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__6__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__6__PORT EQU 2
CapSense_Sns__6__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__6__SHIFT EQU 6
CapSense_Sns__7__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__7__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__7__HSIOM_SHIFT EQU 28
CapSense_Sns__7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__7__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__7__MASK EQU 0x80
CapSense_Sns__7__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__7__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__7__PORT EQU 2
CapSense_Sns__7__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__7__SHIFT EQU 7
CapSense_Sns__8__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__8__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__8__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__8__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__8__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__8__HSIOM_SHIFT EQU 0
CapSense_Sns__8__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__8__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__8__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__8__MASK EQU 0x01
CapSense_Sns__8__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__8__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__8__PORT EQU 6
CapSense_Sns__8__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__8__SHIFT EQU 0
CapSense_Sns__9__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__9__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__9__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__9__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__9__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__9__HSIOM_SHIFT EQU 4
CapSense_Sns__9__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__9__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__9__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__9__MASK EQU 0x02
CapSense_Sns__9__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__9__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__9__PORT EQU 6
CapSense_Sns__9__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__9__SHIFT EQU 1
CapSense_Sns__Key00_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Key00_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Key00_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Key00_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Key00_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key00_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key00_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key00_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key00_Sns0__MASK EQU 0x01
CapSense_Sns__Key00_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Key00_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Key00_Sns0__PORT EQU 2
CapSense_Sns__Key00_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Key00_Sns0__SHIFT EQU 0
CapSense_Sns__Key01_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Key01_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Key01_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Key01_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Key01_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key01_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key01_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key01_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key01_Sns0__MASK EQU 0x02
CapSense_Sns__Key01_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Key01_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Key01_Sns0__PORT EQU 2
CapSense_Sns__Key01_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Key01_Sns0__SHIFT EQU 1
CapSense_Sns__Key02_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Key02_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Key02_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Key02_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Key02_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key02_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key02_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key02_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key02_Sns0__MASK EQU 0x04
CapSense_Sns__Key02_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Key02_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Key02_Sns0__PORT EQU 2
CapSense_Sns__Key02_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Key02_Sns0__SHIFT EQU 2
CapSense_Sns__Key03_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Key03_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Key03_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Key03_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Key03_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key03_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key03_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key03_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key03_Sns0__MASK EQU 0x08
CapSense_Sns__Key03_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Key03_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Key03_Sns0__PORT EQU 2
CapSense_Sns__Key03_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Key03_Sns0__SHIFT EQU 3
CapSense_Sns__Key04_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Key04_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Key04_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Key04_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Key04_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key04_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key04_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key04_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key04_Sns0__MASK EQU 0x10
CapSense_Sns__Key04_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Key04_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Key04_Sns0__PORT EQU 2
CapSense_Sns__Key04_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Key04_Sns0__SHIFT EQU 4
CapSense_Sns__Key05_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Key05_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Key05_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Key05_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Key05_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key05_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key05_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key05_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key05_Sns0__MASK EQU 0x20
CapSense_Sns__Key05_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Key05_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Key05_Sns0__PORT EQU 2
CapSense_Sns__Key05_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Key05_Sns0__SHIFT EQU 5
CapSense_Sns__Key06_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Key06_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Key06_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Key06_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Key06_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key06_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key06_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key06_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key06_Sns0__MASK EQU 0x40
CapSense_Sns__Key06_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Key06_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Key06_Sns0__PORT EQU 2
CapSense_Sns__Key06_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Key06_Sns0__SHIFT EQU 6
CapSense_Sns__Key07_Sns0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Key07_Sns0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Key07_Sns0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Key07_Sns0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Key07_Sns0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key07_Sns0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key07_Sns0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Key07_Sns0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Key07_Sns0__MASK EQU 0x80
CapSense_Sns__Key07_Sns0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Key07_Sns0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Key07_Sns0__PORT EQU 2
CapSense_Sns__Key07_Sns0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Key07_Sns0__SHIFT EQU 7
CapSense_Sns__Key08_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Key08_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Key08_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Key08_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Key08_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Key08_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Key08_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Key08_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Key08_Sns0__MASK EQU 0x01
CapSense_Sns__Key08_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Key08_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Key08_Sns0__PORT EQU 6
CapSense_Sns__Key08_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Key08_Sns0__SHIFT EQU 0
CapSense_Sns__Key09_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Key09_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Key09_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Key09_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Key09_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Key09_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Key09_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Key09_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Key09_Sns0__MASK EQU 0x02
CapSense_Sns__Key09_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Key09_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Key09_Sns0__PORT EQU 6
CapSense_Sns__Key09_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Key09_Sns0__SHIFT EQU 1
CapSense_Sns__Key10_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Key10_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Key10_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Key10_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Key10_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Key10_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Key10_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Key10_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Key10_Sns0__MASK EQU 0x04
CapSense_Sns__Key10_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Key10_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Key10_Sns0__PORT EQU 6
CapSense_Sns__Key10_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Key10_Sns0__SHIFT EQU 2
CapSense_Sns__Key11_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Key11_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Key11_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Key11_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Key11_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Key11_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Key11_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Key11_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Key11_Sns0__MASK EQU 0x10
CapSense_Sns__Key11_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Key11_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Key11_Sns0__PORT EQU 6
CapSense_Sns__Key11_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Key11_Sns0__SHIFT EQU 4
CapSense_Sns__Key12_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Key12_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Key12_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Key12_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Key12_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Key12_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Key12_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Key12_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Key12_Sns0__MASK EQU 0x01
CapSense_Sns__Key12_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Key12_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Key12_Sns0__PORT EQU 3
CapSense_Sns__Key12_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Key12_Sns0__SHIFT EQU 0

; PWM_Freq
PWM_Freq_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_Freq_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_Freq_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_Freq_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_Freq_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_Freq_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_Freq_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_Freq_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_Freq_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_Freq_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_Freq_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_Freq_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_Freq_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_Freq_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_Freq_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; Buzzer_Vol
Buzzer_Vol__0__DR EQU CYREG_GPIO_PRT3_DR
Buzzer_Vol__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Buzzer_Vol__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Buzzer_Vol__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Buzzer_Vol__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Buzzer_Vol__0__HSIOM_MASK EQU 0x0F000000
Buzzer_Vol__0__HSIOM_SHIFT EQU 24
Buzzer_Vol__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer_Vol__0__INTR EQU CYREG_GPIO_PRT3_INTR
Buzzer_Vol__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer_Vol__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Buzzer_Vol__0__MASK EQU 0x40
Buzzer_Vol__0__PC EQU CYREG_GPIO_PRT3_PC
Buzzer_Vol__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Buzzer_Vol__0__PORT EQU 3
Buzzer_Vol__0__PS EQU CYREG_GPIO_PRT3_PS
Buzzer_Vol__0__SHIFT EQU 6
Buzzer_Vol__DR EQU CYREG_GPIO_PRT3_DR
Buzzer_Vol__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Buzzer_Vol__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Buzzer_Vol__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Buzzer_Vol__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer_Vol__INTR EQU CYREG_GPIO_PRT3_INTR
Buzzer_Vol__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer_Vol__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Buzzer_Vol__MASK EQU 0x40
Buzzer_Vol__PC EQU CYREG_GPIO_PRT3_PC
Buzzer_Vol__PC2 EQU CYREG_GPIO_PRT3_PC2
Buzzer_Vol__PORT EQU 3
Buzzer_Vol__PS EQU CYREG_GPIO_PRT3_PS
Buzzer_Vol__SHIFT EQU 6

; PWM_Volume
PWM_Volume_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_Volume_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_Volume_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_Volume_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_Volume_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_Volume_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_Volume_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_Volume_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_Volume_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_Volume_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_Volume_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_Volume_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_Volume_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_Volume_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_Volume_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; Buzzer_Freq
Buzzer_Freq__0__DR EQU CYREG_GPIO_PRT3_DR
Buzzer_Freq__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Buzzer_Freq__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Buzzer_Freq__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Buzzer_Freq__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Buzzer_Freq__0__HSIOM_MASK EQU 0x000F0000
Buzzer_Freq__0__HSIOM_SHIFT EQU 16
Buzzer_Freq__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer_Freq__0__INTR EQU CYREG_GPIO_PRT3_INTR
Buzzer_Freq__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer_Freq__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Buzzer_Freq__0__MASK EQU 0x10
Buzzer_Freq__0__PC EQU CYREG_GPIO_PRT3_PC
Buzzer_Freq__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Buzzer_Freq__0__PORT EQU 3
Buzzer_Freq__0__PS EQU CYREG_GPIO_PRT3_PS
Buzzer_Freq__0__SHIFT EQU 4
Buzzer_Freq__DR EQU CYREG_GPIO_PRT3_DR
Buzzer_Freq__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Buzzer_Freq__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Buzzer_Freq__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Buzzer_Freq__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer_Freq__INTR EQU CYREG_GPIO_PRT3_INTR
Buzzer_Freq__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer_Freq__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Buzzer_Freq__MASK EQU 0x10
Buzzer_Freq__PC EQU CYREG_GPIO_PRT3_PC
Buzzer_Freq__PC2 EQU CYREG_GPIO_PRT3_PC2
Buzzer_Freq__PORT EQU 3
Buzzer_Freq__PS EQU CYREG_GPIO_PRT3_PS
Buzzer_Freq__SHIFT EQU 4

; MatrixTimer
MatrixTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
MatrixTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
MatrixTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
MatrixTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
MatrixTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
MatrixTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
MatrixTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
MatrixTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
MatrixTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
MatrixTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
MatrixTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
MatrixTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
MatrixTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
MatrixTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
MatrixTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; isr_TimeOut
isr_TimeOut__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_TimeOut__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_TimeOut__INTC_MASK EQU 0x40000
isr_TimeOut__INTC_NUMBER EQU 18
isr_TimeOut__INTC_PRIOR_MASK EQU 0xC00000
isr_TimeOut__INTC_PRIOR_NUM EQU 3
isr_TimeOut__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
isr_TimeOut__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_TimeOut__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; isr_SPI_Done
isr_SPI_Done__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_SPI_Done__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_SPI_Done__INTC_MASK EQU 0x200
isr_SPI_Done__INTC_NUMBER EQU 9
isr_SPI_Done__INTC_PRIOR_MASK EQU 0xC000
isr_SPI_Done__INTC_PRIOR_NUM EQU 3
isr_SPI_Done__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
isr_SPI_Done__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_SPI_Done__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; isr_MatrixTimer
isr_MatrixTimer__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_MatrixTimer__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_MatrixTimer__INTC_MASK EQU 0x20000
isr_MatrixTimer__INTC_NUMBER EQU 17
isr_MatrixTimer__INTC_PRIOR_MASK EQU 0xC000
isr_MatrixTimer__INTC_PRIOR_NUM EQU 3
isr_MatrixTimer__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
isr_MatrixTimer__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_MatrixTimer__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x255011B5
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4V
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4V_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8crypto_VERSION EQU 2
CYIPBLOCK_m0s8csdv2_VERSION EQU 2
CYIPBLOCK_m0s8exco_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4a_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
