# do somador_deas_gen_process_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/aluno/ELD_IFSC/Encontro17/somadorAsProcess/moecke.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:55 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro17/somadorAsProcess/moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 14:53:56 on Nov 12,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/aluno/ELD_IFSC/Encontro17/somadorAsProcess/somador_deas_gen_process.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:53:56 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro17/somadorAsProcess/somador_deas_gen_process.vhd 
# -- Loading package STANDARD
# -- Loading package moecke
# -- Compiling entity somador_deas_gen_process
# -- Compiling architecture ifsc_v1 of somador_deas_gen_process
# End time: 14:53:56 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.somador_deas_gen_process(ifsc_v1)
# vsim work.somador_deas_gen_process(ifsc_v1) 
# Start time: 14:53:59 on Nov 12,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 6.1.0-23-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading work.moecke
# Loading work.somador_deas_gen_process(ifsc_v1)
add wave -position end  sim:/somador_deas_gen_process/N
add wave -position end  sim:/somador_deas_gen_process/a
add wave -position end  sim:/somador_deas_gen_process/result
force -freeze sim:/somador_deas_gen_process/a {{6 5 3 2}} 0
# ** UI-Msg: (vsim-3455) Can force arrays only if they are one-dimensional arrays of character enums.
# 
force -freeze sim:/somador_deas_gen_process/a {{6 5 3 2}} 0
# ** UI-Msg: (vsim-3455) Can force arrays only if they are one-dimensional arrays of character enums.
# 
force -freeze sim:/somador_deas_gen_process/a(0) 5 0
force -freeze sim:/somador_deas_gen_process/a(1) 3 0
force -freeze sim:/somador_deas_gen_process/a(2) 2 0
force -freeze sim:/somador_deas_gen_process/a(3) 6 0
run
do tb_somador.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:01 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work ../../moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 14:58:01 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:01 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro17/somadorAsProcess/moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 14:58:01 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:58:01 on Nov 12,2024, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
# vsim work.somador_deas_gen_process(ifsc_v1) 
# Start time: 14:58:01 on Nov 12,2024
# Loading std.standard
# Loading work.moecke
# Loading work.somador_deas_gen_process(ifsc_v1)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/aluno/ELD_IFSC/Encontro17/somadorAsProcess/simulation/modelsim/wave.do
do tb_somador.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:38 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work ../../moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 14:58:38 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:38 on Nov 12,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro17/somadorAsProcess/moecke.vhd 
# -- Loading package STANDARD
# -- Compiling package moecke
# End time: 14:58:38 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:58:38 on Nov 12,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim work.somador_deas_gen_process(ifsc_v1) 
# Start time: 14:58:38 on Nov 12,2024
# Loading std.standard
# Loading work.moecke
# Loading work.somador_deas_gen_process(ifsc_v1)
# End time: 15:03:14 on Nov 12,2024, Elapsed time: 0:04:36
# Errors: 0, Warnings: 0
