[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "input",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "std_logic_vector"
            },
            {
                "direction": "Output",
                "name": "output",
                "range": {
                    "lsb": 0,
                    "msb": 7
                },
                "type": "std_logic_vector"
            }
        ],
        "topModule": "dec3x8_concurrent"
    }
]
