git clone --depth 1 --no-tags https://github.com/Kobe972/FPGA-VR.git f:/verilog_sva_gh_scraper/data/full_repos/442499203
git clone --depth 1 --no-tags https://github.com/ibraheemalayan/Simple_Computer_Verilog_Part_2.git f:/verilog_sva_gh_scraper/data/full_repos/434365940
git clone --depth 1 --no-tags https://github.com/dk-min/verilog_study.git f:/verilog_sva_gh_scraper/data/full_repos/438937240
git clone --depth 1 --no-tags https://github.com/fan19-hub/ECE385-Dad-n-Me-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/436640125
git clone --depth 1 --no-tags https://github.com/Ahmed-Emad10/Home-Automation-System.git f:/verilog_sva_gh_scraper/data/full_repos/442258867
git clone --depth 1 --no-tags https://github.com/acsl-technion/flexdriver-zuc.git f:/verilog_sva_gh_scraper/data/full_repos/432655949
git clone --depth 1 --no-tags https://github.com/SueHeck/EE272A_DNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/442978771
git clone --depth 1 --no-tags https://github.com/manili/AVSDADC_Sky130.git f:/verilog_sva_gh_scraper/data/full_repos/437303189
git clone --depth 1 --no-tags https://github.com/cocodery/SampleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/434661422
git clone --depth 1 --no-tags https://github.com/jaquerinte/space_controller.git f:/verilog_sva_gh_scraper/data/full_repos/433362717
git clone --depth 1 --no-tags https://github.com/Sswjm/NEU-CPUdesign.git f:/verilog_sva_gh_scraper/data/full_repos/437459812
git clone --depth 1 --no-tags https://github.com/retrhelo/HikelChip.git f:/verilog_sva_gh_scraper/data/full_repos/440360557
git clone --depth 1 --no-tags https://github.com/hyf3513OneGO/EGO1-air-combat-game.git f:/verilog_sva_gh_scraper/data/full_repos/440179826
git clone --depth 1 --no-tags https://github.com/rabbitdeng/neural_network_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/435443871
git clone --depth 1 --no-tags https://github.com/fahimahammed/verilog-with-model-sim.git f:/verilog_sva_gh_scraper/data/full_repos/438773230
git clone --depth 1 --no-tags https://github.com/Rzfly/simple_riscv_soft_core.git f:/verilog_sva_gh_scraper/data/full_repos/433418369
git clone --depth 1 --no-tags https://github.com/2080fresh/RISC-V-32bit.git f:/verilog_sva_gh_scraper/data/full_repos/442676675
git clone --depth 1 --no-tags https://github.com/GnosGnas/AES-accelerator-with-PICOrv32.git f:/verilog_sva_gh_scraper/data/full_repos/441037638
git clone --depth 1 --no-tags https://github.com/Hakureirm/USTC-Verilog-OJ-Solved.git f:/verilog_sva_gh_scraper/data/full_repos/442791821
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/ICESOC.git f:/verilog_sva_gh_scraper/data/full_repos/442328907
git clone --depth 1 --no-tags https://github.com/leo4048111/DigitalPiano.git f:/verilog_sva_gh_scraper/data/full_repos/432862802
git clone --depth 1 --no-tags https://github.com/NadineAshraf/Hamming-Code-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/433572045
git clone --depth 1 --no-tags https://github.com/alessandrolandra/RISCV_LBIST.git f:/verilog_sva_gh_scraper/data/full_repos/438713458
git clone --depth 1 --no-tags https://github.com/dzx-dzx/RISCV_NO_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/442207454
git clone --depth 1 --no-tags https://github.com/AlexLee1999/Single-Cycle-RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/441706308
git clone --depth 1 --no-tags https://github.com/We2Am-BaSsem/Home-Automation-System.git f:/verilog_sva_gh_scraper/data/full_repos/440035951
git clone --depth 1 --no-tags https://github.com/evansm7/ArcDVI.git f:/verilog_sva_gh_scraper/data/full_repos/434956749
git clone --depth 1 --no-tags https://github.com/nbstrong/nand_avalon.git f:/verilog_sva_gh_scraper/data/full_repos/434849574
git clone --depth 1 --no-tags https://github.com/sgjzfzzf/IS316.git f:/verilog_sva_gh_scraper/data/full_repos/438947304
git clone --depth 1 --no-tags https://github.com/AntonioDrusin/tang-nano-psram.git f:/verilog_sva_gh_scraper/data/full_repos/442922511
git clone --depth 1 --no-tags https://github.com/lnis-uofu/testchip_4t1r.git f:/verilog_sva_gh_scraper/data/full_repos/436414470
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_function_generator.git f:/verilog_sva_gh_scraper/data/full_repos/437009264
git clone --depth 1 --no-tags https://github.com/chamchiking/cifar10verilogSystolicArray.git f:/verilog_sva_gh_scraper/data/full_repos/440776338
git clone --depth 1 --no-tags https://github.com/RamAIbot/Binary-Convolution-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/441013152
git clone --depth 1 --no-tags https://github.com/saturn77/monitorX.git f:/verilog_sva_gh_scraper/data/full_repos/433984388
git clone --depth 1 --no-tags https://github.com/AdCalleja/PipelinedCoreSoC.git f:/verilog_sva_gh_scraper/data/full_repos/436959962
git clone --depth 1 --no-tags https://github.com/dzx-dzx/RISCV_PIPELINE.git f:/verilog_sva_gh_scraper/data/full_repos/442870488
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/caravel_vco_tapeout_mpw4.git f:/verilog_sva_gh_scraper/data/full_repos/441496713
git clone --depth 1 --no-tags https://github.com/nlwmode/ifpga-mapper.git f:/verilog_sva_gh_scraper/data/full_repos/441359809
git clone --depth 1 --no-tags https://github.com/apurbaanik/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/443111936
git clone --depth 1 --no-tags https://github.com/shipherd/UART_WITH_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/441421144
git clone --depth 1 --no-tags https://github.com/a7mad-reda/async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/434833342
git clone --depth 1 --no-tags https://github.com/wokwi/wrapped_skullfet.git f:/verilog_sva_gh_scraper/data/full_repos/441300397
git clone --depth 1 --no-tags https://github.com/NaphtholMizuha/MIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/436667096
git clone --depth 1 --no-tags https://github.com/aruiplex/EEE339-Assignment2.git f:/verilog_sva_gh_scraper/data/full_repos/436687999
git clone --depth 1 --no-tags https://github.com/brenmor24/DES_encr_decr_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/433630690
git clone --depth 1 --no-tags https://github.com/q77190858/Rv32iMulticycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/439550683
git clone --depth 1 --no-tags https://github.com/shanmukh2607/NanoJPEG.git f:/verilog_sva_gh_scraper/data/full_repos/439866762
git clone --depth 1 --no-tags https://github.com/tommy73594/EE457_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/438167918
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/VSD_CNN_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/443036002
git clone --depth 1 --no-tags https://github.com/andersesbensen/c64hdl.git f:/verilog_sva_gh_scraper/data/full_repos/437996764
git clone --depth 1 --no-tags https://github.com/grassking100/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/434277590
git clone --depth 1 --no-tags https://github.com/gregdavill/luna-usb-serial-acm.git f:/verilog_sva_gh_scraper/data/full_repos/435140994
git clone --depth 1 --no-tags https://github.com/junyang-zh/HeliumCPUv2-MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/437204475
git clone --depth 1 --no-tags https://github.com/Engineer-mostafa/Automation_System.git f:/verilog_sva_gh_scraper/data/full_repos/441857008
git clone --depth 1 --no-tags https://github.com/infini8-13/riscv-tlv-core.git f:/verilog_sva_gh_scraper/data/full_repos/437954669
git clone --depth 1 --no-tags https://github.com/TKNopro/mmm_nlp_multi.git f:/verilog_sva_gh_scraper/data/full_repos/433330904
git clone --depth 1 --no-tags https://github.com/coleblackman/16-bit-booths-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/435071829
git clone --depth 1 --no-tags https://github.com/1009qjm/Ethernet-MDIO-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/441819794
git clone --depth 1 --no-tags https://github.com/Maveru/Maquina_Expendedora_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/437345133
git clone --depth 1 --no-tags https://github.com/oscar-shih/ICD2021fall.git f:/verilog_sva_gh_scraper/data/full_repos/434150858
git clone --depth 1 --no-tags https://github.com/redchenjs/h265enc.git f:/verilog_sva_gh_scraper/data/full_repos/434190393
git clone --depth 1 --no-tags https://github.com/mahajan-aadi/Speech-Recognition.git f:/verilog_sva_gh_scraper/data/full_repos/435264209
git clone --depth 1 --no-tags https://github.com/tom01h/DPI-Python.git f:/verilog_sva_gh_scraper/data/full_repos/437220640
git clone --depth 1 --no-tags https://github.com/klasnordmark/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/443177669
git clone --depth 1 --no-tags https://github.com/MOULIK-RAZDAN/2D-DCT-using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/442216026
git clone --depth 1 --no-tags https://github.com/7Hemanth/AHB2APB_Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/437382357
git clone --depth 1 --no-tags https://github.com/yeyedude/FPGA-2Cars-Game.git f:/verilog_sva_gh_scraper/data/full_repos/437236243
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_ppm_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/438975853
git clone --depth 1 --no-tags https://github.com/bit0fun/spraid.git f:/verilog_sva_gh_scraper/data/full_repos/440860290
git clone --depth 1 --no-tags https://github.com/sinamazaheri1379/Digital-System-Design-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/432984608
git clone --depth 1 --no-tags https://github.com/Cc-123789/TINYCPU.git f:/verilog_sva_gh_scraper/data/full_repos/441448159
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_MPW2_rerun.git f:/verilog_sva_gh_scraper/data/full_repos/436272127
git clone --depth 1 --no-tags https://github.com/kavehshamsi/scadec.git f:/verilog_sva_gh_scraper/data/full_repos/440413331
git clone --depth 1 --no-tags https://github.com/ppyanjsyan/niceCore.git f:/verilog_sva_gh_scraper/data/full_repos/440792992
git clone --depth 1 --no-tags https://github.com/mattvenn/openram_z2a.git f:/verilog_sva_gh_scraper/data/full_repos/440906005
git clone --depth 1 --no-tags https://github.com/sidhantp1906/RTC-Real-Time-Clock-.git f:/verilog_sva_gh_scraper/data/full_repos/435130148
git clone --depth 1 --no-tags https://github.com/UsamaAyub-EE/Sorter-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/433700100
git clone --depth 1 --no-tags https://github.com/Perriex/Fibonacci-with-fgpa-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/432725636
git clone --depth 1 --no-tags https://github.com/SHINJUNGWOO/SoC_peripheral.git f:/verilog_sva_gh_scraper/data/full_repos/434098278
git clone --depth 1 --no-tags https://github.com/hoshimiyaadrian/DQN.git f:/verilog_sva_gh_scraper/data/full_repos/442744312
git clone --depth 1 --no-tags https://github.com/ggu1012/convolution_filter.git f:/verilog_sva_gh_scraper/data/full_repos/436291191
git clone --depth 1 --no-tags https://github.com/akikisai/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/436251514
git clone --depth 1 --no-tags https://github.com/bilievski/C6288Trojan.git f:/verilog_sva_gh_scraper/data/full_repos/437143957
git clone --depth 1 --no-tags https://github.com/abdelrhman-oun/SPI_salve.git f:/verilog_sva_gh_scraper/data/full_repos/437905971
git clone --depth 1 --no-tags https://github.com/venkatrao1/terrainrendering.git f:/verilog_sva_gh_scraper/data/full_repos/436429928
git clone --depth 1 --no-tags https://github.com/DigitalLabIIESTS/DigitalDesignUsingVerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/439269857
git clone --depth 1 --no-tags https://github.com/shacharCaduri/SystolicArrayForRiscVinVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/433158813
git clone --depth 1 --no-tags https://github.com/BrianEE07/CVSD_final.git f:/verilog_sva_gh_scraper/data/full_repos/440893559
git clone --depth 1 --no-tags https://github.com/Tentou-Reikie/Sipeed_Lichee_Tang_Examples_UnOfficial.git f:/verilog_sva_gh_scraper/data/full_repos/432971153
git clone --depth 1 --no-tags https://github.com/Amir-Shamsi/Multicycle-MIPS-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/435516446
git clone --depth 1 --no-tags https://github.com/FlexEasy/multiplayer-2d-soccer-game-analog.git f:/verilog_sva_gh_scraper/data/full_repos/438676521
git clone --depth 1 --no-tags https://github.com/kanndil/DD2_DPower_reduction.git f:/verilog_sva_gh_scraper/data/full_repos/433966643
git clone --depth 1 --no-tags https://github.com/LarryKwon/Computer-Organization-and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/435474703
git clone --depth 1 --no-tags https://github.com/xyx0610/FPGA_OLED.git f:/verilog_sva_gh_scraper/data/full_repos/434860913
git clone --depth 1 --no-tags https://github.com/Zyy438/Jahangir_demo.git f:/verilog_sva_gh_scraper/data/full_repos/433883222
git clone --depth 1 --no-tags https://github.com/mattvenn/function_generator.git f:/verilog_sva_gh_scraper/data/full_repos/436994195
git clone --depth 1 --no-tags https://github.com/newaetech/phywhisperer-common.git f:/verilog_sva_gh_scraper/data/full_repos/438312466
git clone --depth 1 --no-tags https://github.com/manwu1994/8-bits-LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/441972351
git clone --depth 1 --no-tags https://github.com/whipbaek/Sha1-cpp-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/441482648
