<stg><name>decoupling<float></name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %Id_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Id

]]></Node>
<StgValue><ssdm name="Id_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %mul2 = fmul i32 %Id_read, i32 0.000845

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %mul2 = fmul i32 %Id_read, i32 0.000845

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %mul2 = fmul i32 %Id_read, i32 0.000845

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %add3 = fadd i32 %mul2, i32 0.00801449

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %Iq_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Iq

]]></Node>
<StgValue><ssdm name="Iq_read"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %mul = fmul i32 %Iq_read, i32 0.000845

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %add3 = fadd i32 %mul2, i32 0.00801449

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="23" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %mul = fmul i32 %Iq_read, i32 0.000845

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %add3 = fadd i32 %mul2, i32 0.00801449

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="25" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %mul = fmul i32 %Iq_read, i32 0.000845

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %add3 = fadd i32 %mul2, i32 0.00801449

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="27" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %RPM_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %RPM

]]></Node>
<StgValue><ssdm name="RPM_read"/></StgValue>
</operation>

<operation id="28" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %mul1 = fmul i32 %mul, i32 %RPM_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="29" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %mul4 = fmul i32 %add3, i32 %RPM_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="30" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %mul1 = fmul i32 %mul, i32 %RPM_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="31" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %mul4 = fmul i32 %add3, i32 %RPM_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="32" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %mul1 = fmul i32 %mul, i32 %RPM_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="33" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %mul4 = fmul i32 %add3, i32 %RPM_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="34" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %Vq_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vq

]]></Node>
<StgValue><ssdm name="Vq_read"/></StgValue>
</operation>

<operation id="35" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %Vd_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vd

]]></Node>
<StgValue><ssdm name="Vd_read"/></StgValue>
</operation>

<operation id="36" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %Flux_decoup = fadd i32 %mul1, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Flux_decoup"/></StgValue>
</operation>

<operation id="37" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %Torque_decoup = fsub i32 %Vq_read, i32 %mul4

]]></Node>
<StgValue><ssdm name="Torque_decoup"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="38" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %Flux_decoup = fadd i32 %mul1, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Flux_decoup"/></StgValue>
</operation>

<operation id="39" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %Torque_decoup = fsub i32 %Vq_read, i32 %mul4

]]></Node>
<StgValue><ssdm name="Torque_decoup"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="40" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %Flux_decoup = fadd i32 %mul1, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Flux_decoup"/></StgValue>
</operation>

<operation id="41" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %Torque_decoup = fsub i32 %Vq_read, i32 %mul4

]]></Node>
<StgValue><ssdm name="Torque_decoup"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="42" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %Flux_decoup = fadd i32 %mul1, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Flux_decoup"/></StgValue>
</operation>

<operation id="43" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %Torque_decoup = fsub i32 %Vq_read, i32 %mul4

]]></Node>
<StgValue><ssdm name="Torque_decoup"/></StgValue>
</operation>

<operation id="44" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:12 %mrv = insertvalue i64 <undef>, i32 %Flux_decoup

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="45" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:13 %mrv_1 = insertvalue i64 %mrv, i32 %Torque_decoup

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="46" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64">
<![CDATA[
:14 %ret_ln26 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
