####### Used after BARs are initialized for HQM #######



##List pipe update##
wr list_sel_pipe.cfg_qid_aqed_active_limit[0] 0x0
 
wr list_sel_pipe.cfg_qid_ldb_inflight_limit[0] 0x0
 
wr  hqm_vf_cfg_i[11].device_command 0x06

##AQED pipe update##

 

 

 


##DQED pipe update##

     

 

 



##HQM_SYSTEM_CSR LDB QID_V, _CFG SN and FID##
wr hqm_system_csr.ldb_qid_v[0] 0x0
wr hqm_system_csr.ldb_qid_cfg_v[0] 0x0

###################################
##FLR related## 
rd hqm_vf_cfg_i[11].pcie_cap_device_control 0x0000 0x8020 
poll hqm_vf_cfg_i[11].pcie_cap_device_status 0x0 0x00200000 10000
##FLR related## 
###################################

##HQM_SYSTEM_CSR DIR QID_V, _CFG SN and FID##

 

##Credit updates##


 

 


###################################
#FLR RELATED## 

##Disable Bus Master, INTX and Mem Txn enable bit from device_command##
wr  hqm_vf_cfg_i[11].device_command 0x400
wr  hqm_vf_cfg_i[11].pcie_cap_device_control 0x8000
#FLR RELATED## 
###################################



 

 

 

 

 

 


##VAS ID CFG##
##	

wr hqm_system_csr.ldb_vasqid_v[0] 0x0

##foreach(wr hqm_system_csr.ldb_vasqid_v[i])
  wr hqm_system_csr.ldb_vasqid_v[0] 0x0



##foreach(wr hqm_system_csr.ldb_vascqid_v[i])
##  wr hqm_system_csr.ldb_vascqid_v[i] 0x0


##/CREDIT QUANTA and LIMIT##




































wr list_sel_pipe.cfg_cq_dir_token_depth_select_dsi[0] 0x0

wr list_sel_pipe.cfg_cq_dir_disable[0] 0x0









###################################
##FLR RELATED##
rd hqm_vf_cfg_i[0].pcie_cap_device_control
rd hqm_vf_cfg_i[1].pcie_cap_device_control
rd hqm_vf_cfg_i[2].pcie_cap_device_control
rd hqm_vf_cfg_i[3].pcie_cap_device_control
rd hqm_vf_cfg_i[4].pcie_cap_device_control
rd hqm_vf_cfg_i[5].pcie_cap_device_control
rd hqm_vf_cfg_i[6].pcie_cap_device_control
rd hqm_vf_cfg_i[7].pcie_cap_device_control
rd hqm_vf_cfg_i[8].pcie_cap_device_control
rd hqm_vf_cfg_i[9].pcie_cap_device_control
rd hqm_vf_cfg_i[10].pcie_cap_device_control
rd hqm_vf_cfg_i[14].pcie_cap_device_control
rd hqm_vf_cfg_i[12].pcie_cap_device_control
rd hqm_vf_cfg_i[13].pcie_cap_device_control
rd hqm_vf_cfg_i[15].pcie_cap_device_control
rd hqm_vf_cfg_i[11].pcie_cap_device_control 0x0000 0x8000
##FLR RELATED##
###################################







