# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\Roberto\Desktop\Nova Disciplina\Nova pasta\Projeto\VGA.csv
# Generated on: Mon Mar 24 16:55:03 2014

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
blue[7],Output,PIN_D12,8,B8_N0,PIN_D12,,,,,
blue[6],Output,PIN_D11,8,B8_N1,PIN_D11,,,,,
blue[5],Output,PIN_C12,8,B8_N0,PIN_C12,,,,,
blue[4],Output,PIN_A11,8,B8_N0,PIN_A11,,,,,
blue[3],Output,PIN_B11,8,B8_N0,PIN_B11,,,,,
blue[2],Output,PIN_C11,8,B8_N1,PIN_C11,,,,,
blue[1],Output,PIN_A10,8,B8_N0,PIN_A10,,,,,
blue[0],Output,PIN_B10,8,B8_N0,PIN_B10,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,,,,,
dire,Input,PIN_M23,6,B6_N2,PIN_Y1,,,,,
green[7],Output,PIN_C9,8,B8_N1,PIN_C9,,,,,
green[6],Output,PIN_F10,8,B8_N1,PIN_F10,,,,,
green[5],Output,PIN_B8,8,B8_N1,PIN_B8,,,,,
green[4],Output,PIN_C8,8,B8_N1,PIN_C8,,,,,
green[3],Output,PIN_H12,8,B8_N1,PIN_H12,,,,,
green[2],Output,PIN_F8,8,B8_N2,PIN_F8,,,,,
green[1],Output,PIN_G11,8,B8_N1,PIN_G11,,,,,
green[0],Output,PIN_G8,8,B8_N2,PIN_G8,,,,,
h_sync,Output,PIN_G13,8,B8_N0,PIN_G13,,,,,
n_blank,Output,PIN_F11,8,B8_N1,PIN_F11,,,,,
n_sync,Output,PIN_C10,8,B8_N0,PIN_C10,,,,,
pixel_clk,Output,PIN_A12,8,B8_N0,PIN_A12,,,,,
red[7],Output,PIN_H10,8,B8_N1,PIN_H10,,,,,
red[6],Output,PIN_H8,8,B8_N2,PIN_H8,,,,,
red[5],Output,PIN_J12,8,B8_N0,PIN_J12,,,,,
red[4],Output,PIN_G10,8,B8_N1,PIN_G10,,,,,
red[3],Output,PIN_F12,8,B8_N1,PIN_F12,,,,,
red[2],Output,PIN_D10,8,B8_N1,PIN_D10,,,,,
red[1],Output,PIN_E11,8,B8_N1,PIN_E11,,,,,
red[0],Output,PIN_E12,8,B8_N1,PIN_E12,,,,,
v_sync,Output,PIN_C13,8,B8_N0,PIN_C13,,,,,
