-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    10.5c/896140 Production Release
--  HLS Date:       Sun Sep  6 22:45:38 PDT 2020
-- 
--  Generated by:   dirren@lapsrv6.epfl.ch
--  Generated date: Wed Mar  8 15:22:50 2023
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    main_main_core_core_fsm
--  FSM Module
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.main_ccs_out_pkg_v1.ALL;
USE mgc_hls.main_mgc_io_sync_pkg_v2.ALL;


ENTITY main_main_core_core_fsm IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    fsm_output : OUT STD_LOGIC_VECTOR (2 DOWNTO 0)
  );
END main_main_core_core_fsm;

ARCHITECTURE v2 OF main_main_core_core_fsm IS
  -- Default Constants

  -- FSM State Type Declaration for main_main_core_core_fsm_1
  TYPE main_main_core_core_fsm_1_ST IS (core_rlp_C_0, main_C_0, main_C_1);

  SIGNAL state_var : main_main_core_core_fsm_1_ST;
  SIGNAL state_var_NS : main_main_core_core_fsm_1_ST;

BEGIN
  main_main_core_core_fsm_1 : PROCESS (state_var)
  BEGIN
    CASE state_var IS
      WHEN main_C_0 =>
        fsm_output <= STD_LOGIC_VECTOR'( "010");
        state_var_NS <= main_C_1;
      WHEN main_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "100");
        state_var_NS <= main_C_0;
      -- core_rlp_C_0
      WHEN OTHERS =>
        fsm_output <= STD_LOGIC_VECTOR'( "001");
        state_var_NS <= main_C_0;
    END CASE;
  END PROCESS main_main_core_core_fsm_1;

  main_main_core_core_fsm_1_REG : PROCESS (clk)
  BEGIN
    IF clk'event AND ( clk = '1' ) THEN
      IF ( rst = '1' ) THEN
        state_var <= core_rlp_C_0;
      ELSE
        state_var <= state_var_NS;
      END IF;
    END IF;
  END PROCESS main_main_core_core_fsm_1_REG;

END v2;

-- ------------------------------------------------------------------
--  Design Unit:    main_main_core
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.main_ccs_out_pkg_v1.ALL;
USE mgc_hls.main_mgc_io_sync_pkg_v2.ALL;


ENTITY main_main_core IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    return_rsc_dat : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    return_rsc_triosy_lz : OUT STD_LOGIC
  );
END main_main_core;

ARCHITECTURE v2 OF main_main_core IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL return_rsc_triosy_obj_ld : STD_LOGIC;
  SIGNAL fsm_output : STD_LOGIC_VECTOR (2 DOWNTO 0);

  SIGNAL return_rsci_idat : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL return_rsci_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);

  COMPONENT main_main_core_core_fsm
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      fsm_output : OUT STD_LOGIC_VECTOR (2 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL main_core_core_fsm_inst_fsm_output : STD_LOGIC_VECTOR (2 DOWNTO 0);

BEGIN
  return_rsci : mgc_hls.main_ccs_out_pkg_v1.main_ccs_out_v1
    GENERIC MAP(
      rscid => 4,
      width => 32
      )
    PORT MAP(
      idat => return_rsci_idat,
      dat => return_rsci_dat
    );
  return_rsci_idat <= STD_LOGIC_VECTOR'( "00000000000000000000000000000001");
  return_rsc_dat <= return_rsci_dat;

  return_rsc_triosy_obj : mgc_hls.main_mgc_io_sync_pkg_v2.main_mgc_io_sync_v2
    GENERIC MAP(
      valid => 0
      )
    PORT MAP(
      ld => return_rsc_triosy_obj_ld,
      lz => return_rsc_triosy_lz
    );
  main_core_core_fsm_inst : main_main_core_core_fsm
    PORT MAP(
      clk => clk,
      rst => rst,
      fsm_output => main_core_core_fsm_inst_fsm_output
    );
  fsm_output <= main_core_core_fsm_inst_fsm_output;

  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        return_rsc_triosy_obj_ld <= '0';
      ELSE
        return_rsc_triosy_obj_ld <= NOT (fsm_output(1));
      END IF;
    END IF;
  END PROCESS;
END v2;

-- ------------------------------------------------------------------
--  Design Unit:    main
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
LIBRARY mgc_hls;
USE mgc_hls.main_ccs_out_pkg_v1.ALL;
USE mgc_hls.main_mgc_io_sync_pkg_v2.ALL;


ENTITY main IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    return_rsc_dat : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
    return_rsc_triosy_lz : OUT STD_LOGIC
  );
END main;

ARCHITECTURE v2 OF main IS
  -- Default Constants

  COMPONENT main_main_core
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      return_rsc_dat : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
      return_rsc_triosy_lz : OUT STD_LOGIC
    );
  END COMPONENT;
  SIGNAL main_core_inst_return_rsc_dat : STD_LOGIC_VECTOR (31 DOWNTO 0);

BEGIN
  main_core_inst : main_main_core
    PORT MAP(
      clk => clk,
      rst => rst,
      return_rsc_dat => main_core_inst_return_rsc_dat,
      return_rsc_triosy_lz => return_rsc_triosy_lz
    );
  return_rsc_dat <= main_core_inst_return_rsc_dat;

END v2;



