# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/frequency_trigger_rtl.v"
verilog xil_defaultlib  "../../../modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/sine_rtl.v"
verilog xil_defaultlib  "../../../modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/pwm_rtl.v"
verilog xil_defaultlib  "../../../modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/counter.v"
verilog xil_defaultlib  "../../../modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/src/modulator_rtl.v"
verilog xil_defaultlib  "../../../modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/hdl/modulator_axi_ip_v1_0_S00_AXI.v"
verilog xil_defaultlib  "../../../modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/hdl/modulator_axi_ip_v1_0.v"
verilog xil_defaultlib  "../../../modulator_axi.srcs/sources_1/ip/modulator_axi_ip_0/sim/modulator_axi_ip_0.v"
verilog xil_defaultlib  "../../../modulator_axi.srcs/sim_1/imports/modulator_source_files/modulator_axi_ip_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
