
---------- Begin Simulation Statistics ----------
final_tick                               193597140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303315                       # Simulator instruction rate (inst/s)
host_mem_usage                                 853756                       # Number of bytes of host memory used
host_op_rate                                   393136                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   329.69                       # Real time elapsed on the host
host_tick_rate                              587207735                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129613377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.193597                       # Number of seconds simulated
sim_ticks                                193597140500                       # Number of ticks simulated
system.cpu.Branches                           5617807                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129613377                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    44112423                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           210                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     7218389                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   139165701                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        387194281                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  387194281                       # Number of busy cycles
system.cpu.num_cc_register_reads             37963035                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52207152                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5137538                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5793491                       # Number of float alu accesses
system.cpu.num_fp_insts                       5793491                       # number of float instructions
system.cpu.num_fp_register_reads              4659032                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4971622                       # number of times the floating registers were written
system.cpu.num_func_calls                      316177                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125549943                       # Number of integer alu accesses
system.cpu.num_int_insts                    125549943                       # number of integer instructions
system.cpu.num_int_register_reads           294172459                       # number of times the integer registers were read
system.cpu.num_int_register_writes          114123336                       # number of times the integer registers were written
system.cpu.num_load_insts                    43804861                       # Number of load instructions
system.cpu.num_mem_refs                      51023024                       # number of memory refs
system.cpu.num_store_insts                    7218163                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                349946      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                  73091847     56.39%     56.66% # Class of executed instruction
system.cpu.op_class::IntMult                   134167      0.10%     56.77% # Class of executed instruction
system.cpu.op_class::IntDiv                   1267698      0.98%     57.74% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2000005      1.54%     59.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                      394      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                   162706      0.13%     59.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                      186      0.00%     59.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180568      0.14%     59.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                  401125      0.31%     59.86% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdShift                     96      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              339946      0.26%     60.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              546001      0.42%     60.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               63457      0.05%     60.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              52428      0.04%     60.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.63% # Class of executed instruction
system.cpu.op_class::MemRead                 42320670     32.65%     93.29% # Class of executed instruction
system.cpu.op_class::MemWrite                 6838627      5.28%     98.56% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1484191      1.15%     99.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             379536      0.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129613594                       # Class of executed instruction
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       141425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          767                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       294826                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            767                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              197                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16311                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        46463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       370272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       370272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  370272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23124                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23124    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23124                       # Request fanout histogram
system.membus.reqLayer2.occupancy            23519000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           52915250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             46528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       138830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           106873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          106873                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4109                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42419                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       439684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                448227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        70944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4609664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4680608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             867                       # Total snoops (count)
system.tol2bus.snoopTraffic                       288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           154268                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 153501     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    767      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             154268                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          216981500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         149292000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4109000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               130266                       # number of demand (read+write) hits
system.l2.demand_hits::total                   130277                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              130266                       # number of overall hits
system.l2.overall_hits::total                  130277                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19026                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23124                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4098                       # number of overall misses
system.l2.overall_misses::.cpu.data             19026                       # number of overall misses
system.l2.overall_misses::total                 23124                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    303193500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1431669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1734863000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    303193500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1431669500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1734863000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           149292                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               153401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          149292                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              153401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.127442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150742                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.127442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150742                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73985.724744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75248.055293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75024.346999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73985.724744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75248.055293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75024.346999                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  18                       # number of writebacks
system.l2.writebacks::total                        18                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23124                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23124                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    262213500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1241409500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1503623000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    262213500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1241409500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1503623000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.127442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.127442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63985.724744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65248.055293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65024.346999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63985.724744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65248.055293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65024.346999                       # average overall mshr miss latency
system.l2.replacements                            867                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       138812                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           138812                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       138812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       138812                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          325                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             90562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90562                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           16311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16311                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1225695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1225695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        106873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            106873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.152620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.152620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75145.300717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75145.300717                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        16311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1062585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1062585000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.152620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.152620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65145.300717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65145.300717                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    303193500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    303193500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73985.724744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73985.724744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    262213500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    262213500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63985.724744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63985.724744                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         39704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    205974500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    205974500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.064004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75865.377532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75865.377532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    178824500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    178824500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.064004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65865.377532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65865.377532                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 18590.593865                       # Cycle average of tags in use
system.l2.tags.total_refs                      294711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23207                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.699229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.988443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3520.582272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15002.023150                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.053720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.228913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.283670                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         22340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22340                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.340881                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    318033                       # Number of tag accesses
system.l2.tags.data_accesses                   318033                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          65568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         304416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             369984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        65568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            4098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           19026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           18                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 18                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            338683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1572420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1911103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       338683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           338683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           1488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 1488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           1488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           338683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1572420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1912590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     19025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95969                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23124                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         18                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       18                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    126723500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  115615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               560279750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5480.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24230.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 23124                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                   18                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    429.695703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   295.956550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.956026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          499     14.49%     14.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          757     21.98%     36.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          712     20.67%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          329      9.55%     66.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          268      7.78%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           62      1.80%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           73      2.12%     78.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           46      1.34%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          698     20.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3444                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1479872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  369984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  176969819500                       # Total gap between requests
system.mem_ctrls.avgGap                    7647127.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        65568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       304400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 338682.688342703099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1572337.273235706845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        19026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           18                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     95024750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    465255000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23188.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24453.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12423600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6603300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            84830340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15281794320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4889943360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      70223455200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90499050120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.460676                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 182518045250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6464380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4614715250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12166560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6466680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            80267880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15281794320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4611827820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70457657760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90450181020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.208249                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 183129718750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6464380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4003041750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    139161592                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139161592                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139161592                       # number of overall hits
system.cpu.icache.overall_hits::total       139161592                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4109                       # number of overall misses
system.cpu.icache.overall_misses::total          4109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    313581500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    313581500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    313581500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    313581500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139165701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139165701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139165701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139165701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76315.770260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76315.770260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76315.770260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76315.770260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4109                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    309472500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    309472500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    309472500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    309472500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75315.770260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75315.770260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75315.770260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75315.770260                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139161592                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139161592                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    313581500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    313581500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139165701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139165701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76315.770260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76315.770260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    309472500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    309472500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75315.770260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75315.770260                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          3748.465200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139165701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4109                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          33868.508396                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  3748.465200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.457576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.457576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3784                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         3784                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.461914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278335511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278335511                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51179146                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51179146                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51181303                       # number of overall hits
system.cpu.dcache.overall_hits::total        51181303                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         146958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       149292                       # number of overall misses
system.cpu.dcache.overall_misses::total        149292                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3092612500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3092612500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3092612500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3092612500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51326104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51326104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51330595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51330595                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21044.192899                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21044.192899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20715.192375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20715.192375                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       138812                       # number of writebacks
system.cpu.dcache.writebacks::total            138812                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       146958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       146958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       149292                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       149292                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2945654500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2945654500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3023430500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3023430500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20044.192899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20044.192899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20251.791791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20251.791791                       # average overall mshr miss latency
system.cpu.dcache.replacements                 141100                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44067700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44067700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    648834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    648834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     44107785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44107785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16186.453786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16186.453786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    608749000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    608749000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000909                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15186.453786                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15186.453786                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7111446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7111446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       106873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       106873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2443778500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2443778500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7218319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7218319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22866.191648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22866.191648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       106873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       106873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2336905500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2336905500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21866.191648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21866.191648                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2157                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2157                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2334                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2334                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4491                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4491                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.519706                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.519706                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         2334                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2334                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     77776000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     77776000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.519706                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.519706                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 33323.050557                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 33323.050557                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8048.915588                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51330595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            149292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            343.826829                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8048.915588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         6611                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         102810482                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        102810482                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 193597140500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 193597140500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
