INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:06:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 buffer41/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Destination:            buffer23/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.940ns  (clk rise@6.940ns - clk rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 1.573ns (20.957%)  route 5.933ns (79.043%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.423 - 6.940 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1351, unset)         0.508     0.508    buffer41/clk
                         FDRE                                         r  buffer41/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer41/outs_reg[5]/Q
                         net (fo=32, unplaced)        0.487     1.221    buffer41/control/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.340 f  buffer41/control/transmitValue_i_4__46/O
                         net (fo=44, unplaced)        0.323     1.663    init0/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.706 f  init0/control/transmitValue_i_3__84/O
                         net (fo=83, unplaced)        0.339     2.045    fork55/control/generateBlocks[1].regblock/init0_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     2.088 r  fork55/control/generateBlocks[1].regblock/transmitValue_i_4__0/O
                         net (fo=37, unplaced)        0.452     2.540    init18/control/p_1_in_97
                         LUT6 (Prop_lut6_I1_O)        0.043     2.583 r  init18/control/transmitValue_i_5__4/O
                         net (fo=43, unplaced)        0.323     2.906    init18/control/fullReg_reg_2
                         LUT6 (Prop_lut6_I4_O)        0.043     2.949 r  init18/control/Memory[1][0]_i_50/O
                         net (fo=1, unplaced)         0.377     3.326    cmpi9/Memory_reg[1][0]_i_7_3
                         LUT3 (Prop_lut3_I0_O)        0.043     3.369 r  cmpi9/Memory[1][0]_i_23/O
                         net (fo=1, unplaced)         0.000     3.369    cmpi9/Memory[1][0]_i_23_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.615 r  cmpi9/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     3.622    cmpi9/Memory_reg[1][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.672 r  cmpi9/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.672    cmpi9/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.794 r  cmpi9/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=5, unplaced)         0.272     4.066    buffer121/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     4.188 r  buffer121/fifo/fullReg_i_2__2/O
                         net (fo=6, unplaced)         0.276     4.464    buffer121/fifo/buffer121_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     4.507 f  buffer121/fifo/transmitValue_i_11__3/O
                         net (fo=2, unplaced)         0.255     4.762    init18/control/transmitValue_i_5__5_0
                         LUT6 (Prop_lut6_I2_O)        0.043     4.805 r  init18/control/transmitValue_i_8__7/O
                         net (fo=1, unplaced)         0.377     5.182    init18/control/transmitValue_i_8__7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.225 f  init18/control/transmitValue_i_5__5/O
                         net (fo=1, unplaced)         0.244     5.469    init18/control/transmitValue_i_5__5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.512 r  init18/control/transmitValue_i_3__43/O
                         net (fo=3, unplaced)         0.262     5.774    fork56/control/generateBlocks[2].regblock/anyBlockStop_12
                         LUT5 (Prop_lut5_I2_O)        0.043     5.817 r  fork56/control/generateBlocks[2].regblock/transmitValue_i_4__12/O
                         net (fo=1, unplaced)         0.334     6.151    fork56/control/generateBlocks[2].regblock/transmitValue_i_4__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.194 r  fork56/control/generateBlocks[2].regblock/transmitValue_i_2__56/O
                         net (fo=13, unplaced)        0.294     6.488    buffer40/control/anyBlockStop_10
                         LUT6 (Prop_lut6_I3_O)        0.043     6.531 f  buffer40/control/transmitValue_i_11__1/O
                         net (fo=1, unplaced)         0.244     6.775    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__50
                         LUT6 (Prop_lut6_I2_O)        0.043     6.818 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__7/O
                         net (fo=2, unplaced)         0.233     7.051    fork45/control/generateBlocks[7].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.043     7.094 r  fork45/control/generateBlocks[7].regblock/transmitValue_i_2__50/O
                         net (fo=18, unplaced)        0.301     7.395    fork44/control/generateBlocks[1].regblock/anyBlockStop
                         LUT4 (Prop_lut4_I1_O)        0.043     7.438 f  fork44/control/generateBlocks[1].regblock/dataReg[5]_i_4/O
                         net (fo=2, unplaced)         0.255     7.693    fork15/control/generateBlocks[3].regblock/addi5_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     7.736 r  fork15/control/generateBlocks[3].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, unplaced)         0.278     8.014    buffer23/E[0]
                         FDRE                                         r  buffer23/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.940     6.940 r  
                                                      0.000     6.940 r  clk (IN)
                         net (fo=1351, unset)         0.483     7.423    buffer23/clk
                         FDRE                                         r  buffer23/dataReg_reg[0]/C
                         clock pessimism              0.000     7.423    
                         clock uncertainty           -0.035     7.387    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.195    buffer23/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                 -0.819    




