// Seed: 716540479
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  always
    if (id_2) id_3 = id_1;
    else begin
      deassign id_2;
    end
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output logic id_2,
    input uwire id_3,
    output wire id_4,
    input supply1 id_5
);
  supply1 id_7 = 1;
  module_0(
      id_7, id_7
  );
  wire id_8;
  always @(negedge id_8) begin
    id_7 = !(module_1);
    id_2 <= 1 + 1'b0;
  end
endmodule
