# 1:2 DeMultiplexer (DEMUX)

## Overview
The 1Ã—2 Demultiplexer consists of 1 input line (I), 1 select line (S), and 2 output lines (Y0 and Y1). The logic level applied at the select line determines the output line to which the input data will be transmitted.

- **Number of Inputs (Data):** 1 (I)  
- **Number of Select Lines:** 1 (S)  
- **Number of Outputs:** 2 (Y0,Y1)  

## ğŸ“˜ Truth Table
| I | S | Y0 | Y1 |
| - | - | -- | -- |
| 0 | 0 | 0  | 0  |
| 1 | 0 | 1  | 0  |
| 0 | 1 | 0  | 0  |
| 1 | 1 | 0  | 1  |

## ğŸ“ Code
- [demux1_2.v](demux1_2.v) â€“ RTL Design  
- [demux1_2_tb.v](demux1_2_tb.v) â€“ Testbench  

## ğŸ” Simulation
- Tool: QuestaSim / EDA Playground  
- ### ğŸ“Š Waveform Output
Here is the simulation waveform:  
![Waveform](demux2_2_waveform.png)

Output Verified!
