Start at Wed Jan 27 10:22:38 2021


stratus_hls 19.10-p100  (91500.011111)
Copyright (c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, DPA=1, BDW_RTL_bias_addr_gen_DPA=1".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "1.500".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.100".
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "op,expr".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "DPA".
        00481: --hls_module is set to "bias_addr_gen".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/bias_addr_gen/DPA/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "bias_addr_gen_rtl.cpp".
        00481: --output_dir is set to "bdw_work/modules/bias_addr_gen/DPA".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "100".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "op,stack".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "bias_addr_gen.cpp".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2019.1.01.8041 (03251817).
   NOTE 01727: Using Genus 17.11-s014_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 1.500ns.
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate_17
        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate_44
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 0 function calls.
   NOTE 01446:   at bias_addr_gen.h line 133
   NOTE 01446.     The edge-triggered SC_METHOD, _set_max_num, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_addr_gen.h line 90
   NOTE 01446.     The edge-triggered SC_METHOD, _ox_counter, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_addr_gen.h line 106
   NOTE 01446.     The edge-triggered SC_METHOD, _oy_counter, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_addr_gen.h line 122
   NOTE 01446.     The edge-triggered SC_METHOD, _of_counter, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_addr_gen.h line 139
   NOTE 01446.     The edge-triggered SC_METHOD, _bias_add, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_addr_gen.h line 146
   NOTE 01446.     The edge-triggered SC_METHOD, _bias_addr_valid, does not
   NOTE 01446.     have a "dont_initialize()" invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_addr_gen.h line 54
   NOTE 01446.     The edge-triggered SC_METHOD, _delay, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at bias_addr_gen.h line 73
   NOTE 01446.     The edge-triggered SC_METHOD, _bias_addr_update, does not
   NOTE 01446.     have a "dont_initialize()" invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
        00116:   at bias_addr_gen.h line 146
        00116.     Optimizing method bias_addr_gen::_bias_addr_valid
        00116:   at bias_addr_gen.h line 139
        00116.     Optimizing method bias_addr_gen::_bias_add
        00116:   at bias_addr_gen.h line 133
        00116.     Optimizing method bias_addr_gen::_set_max_num
        00116:   at bias_addr_gen.h line 122
        00116.     Optimizing method bias_addr_gen::_of_counter
        00116:   at bias_addr_gen.h line 117
        00116.     Optimizing method bias_addr_gen::_of_ctrl
        00116:   at bias_addr_gen.h line 106
        00116.     Optimizing method bias_addr_gen::_oy_counter
        00116:   at bias_addr_gen.h line 101
        00116.     Optimizing method bias_addr_gen::_oy_ctrl
        00116:   at bias_addr_gen.h line 90
        00116.     Optimizing method bias_addr_gen::_ox_counter
        00116:   at bias_addr_gen.h line 85
        00116.     Optimizing method bias_addr_gen::_ox_ctrl
        00116:   at bias_addr_gen.h line 73
        00116.     Optimizing method bias_addr_gen::_bias_addr_update
        00116:   at bias_addr_gen.h line 54
        00116.     Optimizing method bias_addr_gen::_delay
        00116:   at bias_addr_gen.h line 146
        00116.     Optimizing method bias_addr_gen::_bias_addr_valid
        00305:     257 nodes
        00306:     Optimize: pass 1.
        00305:     118 nodes
        00306:     Optimize: pass 2.
        00305:     137 nodes
        00306:     Optimize: pass 3..
        00305:     134 nodes
        00306:     Optimize: pass 4.
        00305:     134 nodes
        00306:     Optimize: pass 5.
        00305:     134 nodes
        00306:     Optimize: pass 6.
        02831:       at bias_addr_gen.h line 152
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     114 nodes
        00306:     Optimize: pass 7..
        00305:     111 nodes
        00306:     Optimize: pass 8.
        02831:       at bias_addr_gen.h line 150
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     80 nodes
        00306:     Optimize: pass 9..
        00305:     74 nodes
        00306:     Optimize: pass 10.
        00305:     72 nodes
        00306:     Optimize: pass 11..
        00305:     65 nodes
        00306:     Optimize: pass 12.
        00305:     65 nodes
        00306:     Optimize: pass 13.
        00305:     49 nodes
        00306:     Optimize: pass 14.
        00305:     49 nodes
        00306:     Optimize: pass 15.
        00116:   at bias_addr_gen.h line 139
        00116.     Optimizing method bias_addr_gen::_bias_add
        00305:     165 nodes
        00306:     Optimize: pass 1.
        00305:     69 nodes
        00306:     Optimize: pass 2.
        00305:     88 nodes
        00306:     Optimize: pass 3.
        00305:     88 nodes
        00306:     Optimize: pass 4.
        00305:     88 nodes
        00306:     Optimize: pass 5.
        02831:       at bias_addr_gen.h line 143
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     68 nodes
        00306:     Optimize: pass 6.
        00305:     67 nodes
        00306:     Optimize: pass 7..
        00305:     65 nodes
        00306:     Optimize: pass 8.
        00305:     61 nodes
        00306:     Optimize: pass 9..
        00305:     58 nodes
        00306:     Optimize: pass 10.
        00305:     58 nodes
        00306:     Optimize: pass 11.
        00305:     58 nodes
        00306:     Optimize: pass 12.
        00116:   at bias_addr_gen.h line 133
        00116.     Optimizing method bias_addr_gen::_set_max_num
        00305:     31 nodes
        00306:     Optimize: pass 1.
        00305:     49 nodes
        00306:     Optimize: pass 2..
        00305:     40 nodes
        00306:     Optimize: pass 3.
        00305:     40 nodes
        00306:     Optimize: pass 4.
        00305:     40 nodes
        00306:     Optimize: pass 5.
        00305:     40 nodes
        00306:     Optimize: pass 6.
        00305:     40 nodes
        00306:     Optimize: pass 7.
        00116:   at bias_addr_gen.h line 122
        00116.     Optimizing method bias_addr_gen::_of_counter
        00305:     299 nodes
        00306:     Optimize: pass 1.
        00305:     140 nodes
        00306:     Optimize: pass 2.
        00305:     162 nodes
        00306:     Optimize: pass 3.
        00305:     162 nodes
        00306:     Optimize: pass 4.
        00305:     162 nodes
        00306:     Optimize: pass 5.
        02831:       at bias_addr_gen.h line 130
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     153 nodes
        00306:     Optimize: pass 6.
        02831:       at bias_addr_gen.h line 128
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     133 nodes
        00306:     Optimize: pass 7..
        00305:     130 nodes
        00306:     Optimize: pass 8.
        02831:       at bias_addr_gen.h line 126
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     99 nodes
        00306:     Optimize: pass 9..
        00305:     93 nodes
        00306:     Optimize: pass 10.
        00305:     90 nodes
        00306:     Optimize: pass 11..
        00305:     84 nodes
        00306:     Optimize: pass 12.
        00305:     83 nodes
        00306:     Optimize: pass 13.
        00305:     65 nodes
        00306:     Optimize: pass 14.
        00305:     65 nodes
        00306:     Optimize: pass 15.
        00116:   at bias_addr_gen.h line 117
        00116.     Optimizing method bias_addr_gen::_of_ctrl
        00305:     34 nodes
        00306:     Optimize: pass 1.
        00305:     49 nodes
        00306:     Optimize: pass 2..
        00305:     43 nodes
        00306:     Optimize: pass 3.
        00305:     43 nodes
        00306:     Optimize: pass 4.
        00305:     43 nodes
        00306:     Optimize: pass 5.
        00305:     49 nodes
        00306:     Optimize: pass 6..
        00305:     46 nodes
        00306:     Optimize: pass 7.
        00305:     46 nodes
        00306:     Optimize: pass 8.
        00305:     46 nodes
        00306:     Optimize: pass 9.
        00116:   at bias_addr_gen.h line 106
        00116.     Optimizing method bias_addr_gen::_oy_counter
        00305:     299 nodes
        00306:     Optimize: pass 1.
        00305:     140 nodes
        00306:     Optimize: pass 2.
        00305:     162 nodes
        00306:     Optimize: pass 3.
        00305:     162 nodes
        00306:     Optimize: pass 4.
        00305:     162 nodes
        00306:     Optimize: pass 5.
        02831:       at bias_addr_gen.h line 114
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     153 nodes
        00306:     Optimize: pass 6.
        02831:       at bias_addr_gen.h line 112
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     133 nodes
        00306:     Optimize: pass 7..
        00305:     130 nodes
        00306:     Optimize: pass 8.
        02831:       at bias_addr_gen.h line 110
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     99 nodes
        00306:     Optimize: pass 9..
        00305:     93 nodes
        00306:     Optimize: pass 10.
        00305:     90 nodes
        00306:     Optimize: pass 11..
        00305:     84 nodes
        00306:     Optimize: pass 12.
        00305:     83 nodes
        00306:     Optimize: pass 13.
        00305:     65 nodes
        00306:     Optimize: pass 14.
        00305:     65 nodes
        00306:     Optimize: pass 15.
        00116:   at bias_addr_gen.h line 101
        00116.     Optimizing method bias_addr_gen::_oy_ctrl
        00305:     34 nodes
        00306:     Optimize: pass 1.
        00305:     49 nodes
        00306:     Optimize: pass 2..
        00305:     43 nodes
        00306:     Optimize: pass 3.
        00305:     43 nodes
        00306:     Optimize: pass 4.
        00305:     43 nodes
        00306:     Optimize: pass 5.
        00305:     49 nodes
        00306:     Optimize: pass 6..
        00305:     46 nodes
        00306:     Optimize: pass 7.
        00305:     46 nodes
        00306:     Optimize: pass 8.
        00305:     46 nodes
        00306:     Optimize: pass 9.
        00116:   at bias_addr_gen.h line 90
        00116.     Optimizing method bias_addr_gen::_ox_counter
        00305:     299 nodes
        00306:     Optimize: pass 1.
        00305:     140 nodes
        00306:     Optimize: pass 2.
        00305:     162 nodes
        00306:     Optimize: pass 3.
        00305:     162 nodes
        00306:     Optimize: pass 4.
        00305:     162 nodes
        00306:     Optimize: pass 5.
        02831:       at bias_addr_gen.h line 98
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     153 nodes
        00306:     Optimize: pass 6.
        02831:       at bias_addr_gen.h line 96
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     133 nodes
        00306:     Optimize: pass 7..
        00305:     130 nodes
        00306:     Optimize: pass 8.
        02831:       at bias_addr_gen.h line 94
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     99 nodes
        00306:     Optimize: pass 9..
        00305:     93 nodes
        00306:     Optimize: pass 10.
        00305:     90 nodes
        00306:     Optimize: pass 11..
        00305:     84 nodes
        00306:     Optimize: pass 12.
        00305:     83 nodes
        00306:     Optimize: pass 13.
        00305:     65 nodes
        00306:     Optimize: pass 14.
        00305:     65 nodes
        00306:     Optimize: pass 15.
        00116:   at bias_addr_gen.h line 85
        00116.     Optimizing method bias_addr_gen::_ox_ctrl
        00305:     36 nodes
        00306:     Optimize: pass 1.
        00305:     51 nodes
        00306:     Optimize: pass 2..
        00305:     45 nodes
        00306:     Optimize: pass 3.
        00305:     45 nodes
        00306:     Optimize: pass 4.
        00305:     45 nodes
        00306:     Optimize: pass 5.
        00305:     57 nodes
        00306:     Optimize: pass 6..
        00305:     51 nodes
        00306:     Optimize: pass 7.
        00305:     51 nodes
        00306:     Optimize: pass 8.
        00305:     51 nodes
        00306:     Optimize: pass 9.
        00116:   at bias_addr_gen.h line 73
        00116.     Optimizing method bias_addr_gen::_bias_addr_update
        00305:     265 nodes
        00306:     Optimize: pass 1.
        00305:     122 nodes
        00306:     Optimize: pass 2.
        00305:     141 nodes
        00306:     Optimize: pass 3..
        00305:     138 nodes
        00306:     Optimize: pass 4.
        00305:     138 nodes
        00306:     Optimize: pass 5.
        00305:     138 nodes
        00306:     Optimize: pass 6.
        02831:       at bias_addr_gen.h line 79
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     118 nodes
        00306:     Optimize: pass 7..
        00305:     115 nodes
        00306:     Optimize: pass 8.
        02831:       at bias_addr_gen.h line 77
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     84 nodes
        00306:     Optimize: pass 9..
        00305:     78 nodes
        00306:     Optimize: pass 10.
        00305:     76 nodes
        00306:     Optimize: pass 11..
        00305:     69 nodes
        00306:     Optimize: pass 12.
        00305:     68 nodes
        00306:     Optimize: pass 13.
        00305:     61 nodes
        00306:     Optimize: pass 14...
        00305:     53 nodes
        00306:     Optimize: pass 15.
        00305:     53 nodes
        00306:     Optimize: pass 16.
        00305:     53 nodes
        00306:     Optimize: pass 17.
        00116:   at bias_addr_gen.h line 54
        00116.     Optimizing method bias_addr_gen::_delay
        00305:     181 nodes
        00306:     Optimize: pass 1.
        00305:     76 nodes
        00306:     Optimize: pass 2.
        00305:     112 nodes
        00306:     Optimize: pass 3..
        00305:     94 nodes
        00306:     Optimize: pass 4.
        00305:     94 nodes
        00306:     Optimize: pass 5.
        00305:     94 nodes
        00306:     Optimize: pass 6.
        00305:     88 nodes
        00306:     Optimize: pass 7.
        00305:     88 nodes
        00306:     Optimize: pass 8.
        01352:   at bias_addr_gen.h line 146
        01352.     Postprocessing method bias_addr_gen::_bias_addr_valid
        01352:   at bias_addr_gen.h line 139
        01352.     Postprocessing method bias_addr_gen::_bias_add
        01352:   at bias_addr_gen.h line 133
        01352.     Postprocessing method bias_addr_gen::_set_max_num
        01352:   at bias_addr_gen.h line 122
        01352.     Postprocessing method bias_addr_gen::_of_counter
        01352:   at bias_addr_gen.h line 117
        01352.     Postprocessing method bias_addr_gen::_of_ctrl
        01352:   at bias_addr_gen.h line 106
        01352.     Postprocessing method bias_addr_gen::_oy_counter
        01352:   at bias_addr_gen.h line 101
        01352.     Postprocessing method bias_addr_gen::_oy_ctrl
        01352:   at bias_addr_gen.h line 90
        01352.     Postprocessing method bias_addr_gen::_ox_counter
        01352:   at bias_addr_gen.h line 85
        01352.     Postprocessing method bias_addr_gen::_ox_ctrl
        01352:   at bias_addr_gen.h line 73
        01352.     Postprocessing method bias_addr_gen::_bias_addr_update
        01352:   at bias_addr_gen.h line 54
        01352.     Postprocessing method bias_addr_gen::_delay
   NOTE 00486: Creating custom parts for this design
   NOTE 00487: Created 13 parts
   NOTE 00488:     dpopt_auto: Suggesting 5 parts

WARNING 01290: at bias_addr_gen.h line 117
WARNING 01290.   SC_METHOD _of_ctrl has of_cnt_max as an input, but is not
WARNING 01290.   sensitive to it. It will be added to the sensitivity list.

WARNING 01290: at bias_addr_gen.h line 101
WARNING 01290.   SC_METHOD _oy_ctrl has oy_cnt_max as an input, but is not
WARNING 01290.   sensitive to it. It will be added to the sensitivity list.

WARNING 01290: at bias_addr_gen.h line 85
WARNING 01290.   SC_METHOD _ox_ctrl has bias_en as an input, but is not
WARNING 01290.   sensitive to it. It will be added to the sensitivity list.

WARNING 01290: at bias_addr_gen.h line 85
WARNING 01290.   SC_METHOD _ox_ctrl has ox_cnt_max as an input, but is not
WARNING 01290.   sensitive to it. It will be added to the sensitivity list.

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 32 bits by 33 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...

   NOTE 03280: A specified technology library contains scan flip flops which
   NOTE 03280.   may be used in timing estimation.

   NOTE 00171: No wireload models present in technology library,
   NOTE 00171.   /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     8            2         22.89      0.061
        01430:     8            3         31.04      0.148
        01430:     8            4         47.02      0.148
        01430:     8            5         62.99      0.207
        01430:     8            8        110.91      0.207
        01430:     8            9        126.89      0.265
        01430:     8           16        238.70      0.265
        01430:     8           17        254.68      0.324
        01430:     8           32        494.28      0.324
        01430:     8           33        510.26      0.382
        01430:    16            2         45.79      0.061
        01430:    16            3         59.70      0.158
        01430:    16            4         90.42      0.158
        01430:    16            5        121.14      0.216
        01430:    16            8        213.29      0.216
        01430:    16            9        244.01      0.274
        01430:    16           16        459.04      0.274
        01430:    16           17        489.76      0.333
        01430:    16           32        950.55      0.333
        01430:    16           33        981.26      0.391
        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     8            2         24.84      0.061
        01430:     8            3         26.98      0.095
        01430:     8            4         36.23      0.095
        01430:     8            5         45.49      0.133
        01430:     8            8         73.27      0.133
        01430:     8            9         82.53      0.172
        01430:     8           16        147.34      0.172
        01430:     8           17        156.60      0.210
        01430:     8           32        295.48      0.210
        01430:     8           33        304.73      0.249
        01430:    16            2         49.67      0.061
        01430:    16            3         51.88      0.095
        01430:    16            4         69.68      0.095
        01430:    16            5         87.49      0.133
        01430:    16            8        140.90      0.133
        01430:    16            9        158.71      0.172
        01430:    16           16        283.34      0.172
        01430:    16           17        301.15      0.210
        01430:    16           32        568.22      0.210
        01430:    16           33        586.03      0.249
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172
        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        00968:   Matching resources
        02788:       Using cached results for bias_addr_gen_Equal_17Sx16U_1U_4
        02790:         Area =    48.22  Latency = 0  Delay =    0.342ns
        02788:       Using cached results for bias_addr_gen_Sub_16Ux1U_17S_4
        02790:         Area =    63.27  Latency = 0  Delay =    0.754ns
        02788:       Using cached results for bias_addr_gen_Add_16Ux1U_16U_4
        02790:         Area =    63.61  Latency = 0  Delay =    0.863ns
        02788:       Using cached results for bias_addr_gen_Or_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02788:       Using cached results for bias_addr_gen_And_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for bias_addr_gen_Not_1U_1U_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02788:       Using cached results for bias_addr_gen_N_Mux_16_2_11_4
        02790:         Area =    38.30  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for bias_addr_gen_N_Mux_32_2_12_4
        02790:         Area =    76.61  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for bias_addr_gen_EqSubi1u16u16_4
        02790:         Area =   108.41  Latency = 0  Delay =    0.972ns
        02788:       Using cached results for bias_addr_gen_Subi1u16_4
        02790:         Area =    60.53  Latency = 0  Delay =    0.696ns
        02788:       Using cached results for bias_addr_gen_Add2i1u16_4
        02790:         Area =    60.88  Latency = 0  Delay =    0.747ns
        02788:       Using cached results for bias_addr_gen_MuxAdd2i1u16u16u1_4
        02790:         Area =    99.18  Latency = 0  Delay =    0.863ns
        02788:       Using cached results for bias_addr_gen_Muxi0u16u1_4
        02790:         Area =    21.89  Latency = 0  Delay =    0.063ns
        02723:       Synthesizing bias_addr_gen_Add_32Ux14U_32U_4...
        02790:         Area =   200.41  Latency = 0  Delay =    1.204ns
        02788:       Using cached results for bias_addr_gen_Equal_17Sx16U_1U_1
        02790:         Area =   113.20  Latency = 0  Delay =    0.235ns
        02788:       Using cached results for bias_addr_gen_Sub_16Ux1U_17S_1
        02790:         Area =   108.31  Latency = 0  Delay =    0.261ns
        02788:       Using cached results for bias_addr_gen_Add_16Ux1U_16U_1
        02790:         Area =   118.30  Latency = 0  Delay =    0.257ns
        02788:       Using cached results for bias_addr_gen_Or_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02788:       Using cached results for bias_addr_gen_Add_32Ux14U_32U_1
        02790:         Area =   366.88  Latency = 0  Delay =    0.357ns
        02788:       Using cached results for bias_addr_gen_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02788:       Using cached results for bias_addr_gen_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for bias_addr_gen_N_Mux_16_2_11_1
        02790:         Area =   187.96  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for bias_addr_gen_N_Mux_32_2_12_1
        02790:         Area =   375.93  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for bias_addr_gen_EqSubi1u16u16_1
        02790:         Area =   171.65  Latency = 0  Delay =    0.421ns
        02788:       Using cached results for bias_addr_gen_Subi1u16_1
        02790:         Area =   125.72  Latency = 0  Delay =    0.221ns
        02788:       Using cached results for bias_addr_gen_Add2i1u16_1
        02790:         Area =   101.71  Latency = 0  Delay =    0.235ns
        02788:       Using cached results for bias_addr_gen_MuxAdd2i1u16u16u1_1
        02790:         Area =   154.09  Latency = 0  Delay =    0.283ns
        02788:       Using cached results for bias_addr_gen_Muxi0u16u1_1
        02790:         Area =   114.91  Latency = 0  Delay =    0.039ns

        00969: Scheduling:
   NOTE 01437:   at bias_addr_gen.h line 146
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_addr_gen.h line 139
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_addr_gen.h line 133
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_addr_gen.h line 122
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_addr_gen.h line 106
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_addr_gen.h line 90
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_addr_gen.h line 85
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_addr_gen.h line 73
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at bias_addr_gen.h line 54
   NOTE 01437.     Using global default input delay value of 0.100ns.
               .
        01171:   Scheduling method bias_addr_gen::_bias_addr_valid
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 6
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 6
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1...
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                           Resource Quantity
        01220:       bias_addr_gen_And_1Ux1U_1U_4        1
        01220:          bias_addr_gen_Not_1U_1U_4        1
               .
        01171:   Scheduling method bias_addr_gen::_bias_add
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 9
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 9
        01166:     Estimated intrinsic mux area: 375
        01167:     at bias_addr_gen.h line 144 estimated mux area: 375
        01168:     Symbol:bias_addr Mux inputs: 2 Width: 32 Mux area: 375
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                              Resource Quantity
        01220:       bias_addr_gen_Add_32Ux14U_32U_1        1
        01220:         bias_addr_gen_N_Mux_32_2_12_4        1
               .
        01171:   Scheduling method bias_addr_gen::_set_max_num
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 6
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 6
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method bias_addr_gen::_bias_addr_update
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1...
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                           Resource Quantity
        01220:       bias_addr_gen_And_1Ux1U_1U_4        1
        01220:        bias_addr_gen_Or_1Ux1U_1U_4        1
               .
        01171:   Scheduling method bias_addr_gen::_ox_ctrl
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 10
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 10
        01166:     Estimated intrinsic mux area: 0
        01117:     Initialized resource counts
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                            Resource Quantity
        01220:        bias_addr_gen_And_1Ux1U_1U_1        2
        01220:       bias_addr_gen_EqSubi1u16u16_1        1
               .
        01171:   Scheduling method bias_addr_gen::_ox_counter
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 10
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 10
        01166:     Estimated intrinsic mux area: 114
        01167:     at bias_addr_gen.h line 99 estimated mux area: 114
        01168:     Symbol:ox_cnt Mux inputs: 2 Width: 16 Mux area: 114
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                                Resource Quantity
        01220:       bias_addr_gen_MuxAdd2i1u16u16u1_1        1
        01220:              bias_addr_gen_Muxi0u16u1_4        1
        01220:             bias_addr_gen_Or_1Ux1U_1U_1        1
               .
        01171:   Scheduling method bias_addr_gen::_oy_ctrl
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 8
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 8
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                            Resource Quantity
        01220:        bias_addr_gen_And_1Ux1U_1U_1        1
        01220:       bias_addr_gen_EqSubi1u16u16_1        1
               .
        01171:   Scheduling method bias_addr_gen::_oy_counter
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 10
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 10
        01166:     Estimated intrinsic mux area: 114
        01167:     at bias_addr_gen.h line 115 estimated mux area: 114
        01168:     Symbol:oy_cnt Mux inputs: 2 Width: 16 Mux area: 114
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                                Resource Quantity
        01220:       bias_addr_gen_MuxAdd2i1u16u16u1_1        1
        01220:              bias_addr_gen_Muxi0u16u1_4        1
        01220:             bias_addr_gen_Or_1Ux1U_1U_1        1
               .
        01171:   Scheduling method bias_addr_gen::_of_ctrl
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 8
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 8
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                            Resource Quantity
        01220:        bias_addr_gen_And_1Ux1U_1U_1        1
        01220:       bias_addr_gen_EqSubi1u16u16_1        1
               .
        01171:   Scheduling method bias_addr_gen::_of_counter
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 10
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 10
        01166:     Estimated intrinsic mux area: 114
        01167:     at bias_addr_gen.h line 131 estimated mux area: 114
        01168:     Symbol:of_cnt Mux inputs: 2 Width: 16 Mux area: 114
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                                Resource Quantity
        01220:       bias_addr_gen_MuxAdd2i1u16u16u1_1        1
        01220:              bias_addr_gen_Muxi0u16u1_4        1
        01220:             bias_addr_gen_Or_1Ux1U_1U_1        1
               .
        01171:   Scheduling method bias_addr_gen::_delay
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 23
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 23
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.

        02918: RTL Generation & Optimization:
        02917:   Preparing method bias_addr_gen::_bias_addr_valid for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..........................................................................
               .                                                                        .
        00802: . Allocation Report for method "_bias_addr_valid":                       .
        00805: .                                            Area/Instance               .
        00805: .                                      ------------------------    Total .
        00805: .                     Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_addr_gen_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00807: .    bias_addr_gen_Not_1U_1U_4      1                 0.7            0.7 .
        00810: .               implicit muxes                                       2.9 .
        00808: .                    registers      1                                    .
        00809: .                register bits      1    5.5(1)       0.0            5.5 .
        00811: . ---------------------------------------------------------------------- .
        00812: .                   Total Area           5.5(1)       4.9   0.0     10.4 .
               .                                                                        .
               ..........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_bias_add for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .............................................................................
               .                                                                           .
        00802: . Allocation Report for method "_bias_add":                                 .
        00805: .                                               Area/Instance               .
        00805: .                                         ------------------------    Total .
        00805: .                        Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -------------------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_addr_gen_Add_32Ux14U_32U_1      1               366.9          366.9 .
        00807: .   bias_addr_gen_N_Mux_32_2_12_4      1                76.6           76.6 .
        00810: .                  implicit muxes                                      91.6 .
        00808: .                       registers      1                                    .
        00809: .                   register bits     32    5.5(1)       0.0          175.1 .
        00811: . ------------------------------------------------------------------------- .
        00812: .                      Total Area         175.1(32)    535.1   0.0    710.2 .
               .                                                                           .
               .............................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_set_max_num for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_set_max_num":             .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       0.0 .
        00808: .      registers      3                                    .
        00809: .  register bits     48    5.5(1)       0.0          262.7 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area         262.7(48)      0.0   0.0    262.7 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_bias_addr_update for final
        02917.     RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..........................................................................
               .                                                                        .
        00802: . Allocation Report for method "_bias_addr_update":                      .
        00805: .                                            Area/Instance               .
        00805: .                                      ------------------------    Total .
        00805: .                     Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------------  -----  ----------  ------  ----  ------- .
        00807: .  bias_addr_gen_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00807: . bias_addr_gen_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .               implicit muxes                                       2.9 .
        00808: .                    registers      1                                    .
        00809: .                register bits      1    5.5(1)       0.0            5.5 .
        00811: . ---------------------------------------------------------------------- .
        00812: .                   Total Area           5.5(1)       5.6   0.0     11.1 .
               .                                                                        .
               ..........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_ox_ctrl for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...........................................................................
               .                                                                         .
        00802: . Allocation Report for method "_ox_ctrl":                                .
        00805: .                                             Area/Instance               .
        00805: .                                       ------------------------    Total .
        00805: .                      Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_addr_gen_EqSubi1u16u16_1      1               171.6          171.6 .
        00807: .  bias_addr_gen_And_1Ux1U_1U_1      2                 8.9           17.8 .
        00810: .                implicit muxes                                       0.0 .
        00808: .                     registers      0                                    .
        00809: .                 register bits      0    5.5(1)       0.0            0.0 .
        00811: . ----------------------------------------------------------------------- .
        00812: .                    Total Area           0.0(0)     189.4   0.0    189.4 .
               .                                                                         .
               ...........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_ox_counter for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...............................................................................
               .                                                                             .
        00802: . Allocation Report for method "_ox_counter":                                 .
        00805: .                                                 Area/Instance               .
        00805: .                                           ------------------------    Total .
        00805: .                          Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_addr_gen_MuxAdd2i1u16u16u1_4      1                99.2           99.2 .
        00807: .        bias_addr_gen_Muxi0u16u1_4      1                21.9           21.9 .
        00807: .       bias_addr_gen_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .                    implicit muxes                                      45.8 .
        00808: .                         registers      1                                    .
        00809: .                     register bits     16    5.5(1)       0.0           87.6 .
        00811: . --------------------------------------------------------------------------- .
        00812: .                        Total Area          87.6(16)    168.2   0.0    255.8 .
               .                                                                             .
               ...............................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_oy_ctrl for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...........................................................................
               .                                                                         .
        00802: . Allocation Report for method "_oy_ctrl":                                .
        00805: .                                             Area/Instance               .
        00805: .                                       ------------------------    Total .
        00805: .                      Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_addr_gen_EqSubi1u16u16_1      1               171.6          171.6 .
        00807: .  bias_addr_gen_And_1Ux1U_1U_1      1                 8.9            8.9 .
        00810: .                implicit muxes                                       0.0 .
        00808: .                     registers      0                                    .
        00809: .                 register bits      0    5.5(1)       0.0            0.0 .
        00811: . ----------------------------------------------------------------------- .
        00812: .                    Total Area           0.0(0)     180.5   0.0    180.5 .
               .                                                                         .
               ...........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_oy_counter for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...............................................................................
               .                                                                             .
        00802: . Allocation Report for method "_oy_counter":                                 .
        00805: .                                                 Area/Instance               .
        00805: .                                           ------------------------    Total .
        00805: .                          Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_addr_gen_MuxAdd2i1u16u16u1_1      1               154.1          154.1 .
        00807: .        bias_addr_gen_Muxi0u16u1_4      1                21.9           21.9 .
        00807: .       bias_addr_gen_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .                    implicit muxes                                      45.8 .
        00808: .                         registers      1                                    .
        00809: .                     register bits     16    5.5(1)       0.0           87.6 .
        00811: . --------------------------------------------------------------------------- .
        00812: .                        Total Area          87.6(16)    223.1   0.0    310.7 .
               .                                                                             .
               ...............................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_of_ctrl for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...........................................................................
               .                                                                         .
        00802: . Allocation Report for method "_of_ctrl":                                .
        00805: .                                             Area/Instance               .
        00805: .                                       ------------------------    Total .
        00805: .                      Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_addr_gen_EqSubi1u16u16_1      1               171.6          171.6 .
        00807: .  bias_addr_gen_And_1Ux1U_1U_1      1                 8.9            8.9 .
        00810: .                implicit muxes                                       0.0 .
        00808: .                     registers      0                                    .
        00809: .                 register bits      0    5.5(1)       0.0            0.0 .
        00811: . ----------------------------------------------------------------------- .
        00812: .                    Total Area           0.0(0)     180.5   0.0    180.5 .
               .                                                                         .
               ...........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_of_counter for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...............................................................................
               .                                                                             .
        00802: . Allocation Report for method "_of_counter":                                 .
        00805: .                                                 Area/Instance               .
        00805: .                                           ------------------------    Total .
        00805: .                          Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------------------  -----  ----------  ------  ----  ------- .
        00807: . bias_addr_gen_MuxAdd2i1u16u16u1_1      1               154.1          154.1 .
        00807: .        bias_addr_gen_Muxi0u16u1_4      1                21.9           21.9 .
        00807: .       bias_addr_gen_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .                    implicit muxes                                      45.8 .
        00808: .                         registers      1                                    .
        00809: .                     register bits     16    5.5(1)       0.0           87.6 .
        00811: . --------------------------------------------------------------------------- .
        00812: .                        Total Area          87.6(16)    223.1   0.0    310.7 .
               .                                                                             .
               ...............................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method bias_addr_gen::_delay for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_delay":                   .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                      17.2 .
        00808: .      registers      6                                    .
        00809: .  register bits      6    5.5(1)       0.0           32.8 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area          32.8(6)      17.2   0.0     50.0 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations......................................
        00144:     Global optimizations......................................

               +-----------------------------------------------------------------------------+
               |                                                                             |
        00803: | Allocation Report for all threads:                                          |
        00805: |                                                 Area/Instance               |
        00805: |                                           ------------------------    Total |
        00805: |                          Resource  Count    Seq(#FF)    Comb    BB     Area |
        00805: | ---------------------------------  -----  ----------  ------  ----  ------- |
        00807: |     bias_addr_gen_EqSubi1u16u16_1      3               171.6          514.9 |
        00807: |   bias_addr_gen_Add_32Ux14U_32U_1      1               366.9          366.9 |
        00807: | bias_addr_gen_MuxAdd2i1u16u16u1_1      2               154.1          308.2 |
        00807: | bias_addr_gen_MuxAdd2i1u16u16u1_4      1                99.2           99.2 |
        00807: |     bias_addr_gen_N_Mux_32_2_12_4      1                76.6           76.6 |
        00807: |        bias_addr_gen_Muxi0u16u1_4      3                21.9           65.7 |
        00807: |      bias_addr_gen_And_1Ux1U_1U_1      4                 8.9           35.6 |
        00807: |       bias_addr_gen_Or_1Ux1U_1U_4      4                 1.4            5.5 |
        00807: |      bias_addr_gen_And_1Ux1U_1U_4      2                 1.4            2.7 |
        00807: |         bias_addr_gen_Not_1U_1U_4      1                 0.7            0.7 |
        00808: |                         registers     15                                    |
        01442: |                 Reg bits by type:                                           |
        01442. |                    EN SS SC AS AC                                           |
        00809: |                     0  0  0  0  0     48    5.5(1)       0.0                |
        00809: |                     0  0  0  0  1     88    6.2(1)       0.0                |
        00809: |                 all register bits    136    5.9(1)       0.0          804.4 |
        02604: |                   estimated cntrl      1                 0.0            0.0 |
        00811: | --------------------------------------------------------------------------- |
        00812: |                        Total Area         804.4(136)  1475.9   0.0   2280.3 |
               |                                                                             |
               +-----------------------------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/bias_addr_gen/DPA/bias_addr_gen_rtl.h
        01767:   bdw_work/modules/bias_addr_gen/DPA/bias_addr_gen_rtl.cpp
        01768:   bdw_work/modules/bias_addr_gen/DPA/bias_addr_gen_rtl.v

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 01290   4

stratus_hls succeeded with 0 errors and 4 warnings.

End at Wed Jan 27 10:22:59 2021

