-- Project:   Ultrasoundv2
-- Generated: 11/19/2019 14:51:11
-- PSoC Creator  4.2

ENTITY Ultrasoundv2 IS
    PORT(
        trigger(0)_PAD : OUT std_ulogic;
        echo_2(0)_PAD : IN std_ulogic;
        echo_1(0)_PAD : IN std_ulogic;
        echo_3(0)_PAD : IN std_ulogic;
        echo_4(0)_PAD : IN std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        Pin1_dir2(0)_PAD : OUT std_ulogic;
        Pin1_dir1(0)_PAD : OUT std_ulogic;
        Pin2_dir1(0)_PAD : OUT std_ulogic;
        Pin2_dir2(0)_PAD : OUT std_ulogic;
        Pin_pwm1(0)_PAD : OUT std_ulogic;
        ballsig(0)_PAD : IN std_ulogic;
        Pin_rpi_start_stop(0)_PAD : IN std_ulogic;
        Pin_score(0)_PAD : OUT std_ulogic;
        Pin_pwm2(0)_PAD : OUT std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Ultrasoundv2;

ARCHITECTURE __DEFAULT__ OF Ultrasoundv2 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL Net_104 : bit;
    ATTRIBUTE udbclken_assigned OF Net_104 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_104 : SIGNAL IS true;
    SIGNAL Net_104_local : bit;
    SIGNAL Net_1155 : bit;
    SIGNAL Net_1156 : bit;
    ATTRIBUTE GROUND OF Net_1156 : SIGNAL IS true;
    SIGNAL Net_1345 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1345 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1345 : SIGNAL IS true;
    SIGNAL Net_1345_local : bit;
    SIGNAL Net_1350 : bit;
    SIGNAL Net_1353 : bit;
    SIGNAL Net_1354 : bit;
    SIGNAL Net_1355 : bit;
    SIGNAL Net_1356 : bit;
    SIGNAL Net_1373 : bit;
    SIGNAL Net_1374 : bit;
    SIGNAL Net_1467 : bit;
    SIGNAL Net_1507 : bit;
    SIGNAL Net_1510 : bit;
    SIGNAL Net_1514 : bit;
    SIGNAL Net_1533 : bit;
    SIGNAL Net_1536 : bit;
    SIGNAL Net_1540 : bit;
    SIGNAL Net_1652 : bit;
    SIGNAL Net_181 : bit;
    SIGNAL Net_395 : bit;
    SIGNAL Net_479 : bit;
    SIGNAL Net_70 : bit;
    ATTRIBUTE udbclken_assigned OF Net_70 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_70 : SIGNAL IS true;
    SIGNAL Net_70_local : bit;
    SIGNAL Pin1_dir1(0)__PA : bit;
    SIGNAL Pin1_dir2(0)__PA : bit;
    SIGNAL Pin2_dir1(0)__PA : bit;
    SIGNAL Pin2_dir2(0)__PA : bit;
    SIGNAL Pin_pwm1(0)__PA : bit;
    SIGNAL Pin_pwm2(0)__PA : bit;
    SIGNAL Pin_rpi_start_stop(0)__PA : bit;
    SIGNAL Pin_score(0)__PA : bit;
    SIGNAL Scale_input(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_1:Net_252\ : bit;
    SIGNAL \ADC_SAR_1:Net_381\ : bit;
    SIGNAL \ADC_SAR_1:Net_381_local\ : bit;
    SIGNAL \ADC_SAR_1:Net_385\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_1:Net_385\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_1:Net_385_local\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:cmp1_less\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:control_0\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:control_1\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:control_2\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:control_3\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:control_4\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:control_5\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:control_6\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:control_7\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:prevCompare1\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:runmode_enable\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:status_0\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:status_2\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:status_3\ : bit;
    SIGNAL \motorPWM_1:PWMUDB:tc_i\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:cmp1_less\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:control_0\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:control_1\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:control_2\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:control_3\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:control_4\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:control_5\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:control_6\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:control_7\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:prevCompare1\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:runmode_enable\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:status_0\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:status_2\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:status_3\ : bit;
    SIGNAL \motorPWM_2:PWMUDB:tc_i\ : bit;
    SIGNAL \pulseCounter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \pulseCounter:CounterUDB:control_0\ : bit;
    SIGNAL \pulseCounter:CounterUDB:control_1\ : bit;
    SIGNAL \pulseCounter:CounterUDB:control_2\ : bit;
    SIGNAL \pulseCounter:CounterUDB:control_3\ : bit;
    SIGNAL \pulseCounter:CounterUDB:control_4\ : bit;
    SIGNAL \pulseCounter:CounterUDB:control_5\ : bit;
    SIGNAL \pulseCounter:CounterUDB:control_6\ : bit;
    SIGNAL \pulseCounter:CounterUDB:control_7\ : bit;
    SIGNAL \pulseCounter:CounterUDB:count_enable\ : bit;
    SIGNAL \pulseCounter:CounterUDB:count_stored_i\ : bit;
    SIGNAL \pulseCounter:CounterUDB:hwCapture\ : bit;
    SIGNAL \pulseCounter:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \pulseCounter:CounterUDB:per_equal\ : bit;
    SIGNAL \pulseCounter:CounterUDB:prevCapture\ : bit;
    SIGNAL \pulseCounter:CounterUDB:prevCompare\ : bit;
    SIGNAL \pulseCounter:CounterUDB:status_0\ : bit;
    SIGNAL \pulseCounter:CounterUDB:status_1\ : bit;
    SIGNAL \pulseCounter:CounterUDB:status_2\ : bit;
    SIGNAL \pulseCounter:CounterUDB:status_5\ : bit;
    SIGNAL \pulseCounter:CounterUDB:status_6\ : bit;
    SIGNAL \soundUART:BUART:counter_load_not\ : bit;
    SIGNAL \soundUART:BUART:tx_bitclk\ : bit;
    SIGNAL \soundUART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \soundUART:BUART:tx_counter_dp\ : bit;
    SIGNAL \soundUART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \soundUART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \soundUART:BUART:tx_shift_out\ : bit;
    SIGNAL \soundUART:BUART:tx_state_0\ : bit;
    SIGNAL \soundUART:BUART:tx_state_1\ : bit;
    SIGNAL \soundUART:BUART:tx_state_2\ : bit;
    SIGNAL \soundUART:BUART:tx_status_0\ : bit;
    SIGNAL \soundUART:BUART:tx_status_2\ : bit;
    SIGNAL \soundUART:BUART:txn\ : bit;
    SIGNAL \soundUART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \soundUART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \soundUART:Net_9\ : SIGNAL IS true;
    SIGNAL \soundUART:Net_9_local\ : bit;
    SIGNAL \triggerPWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \triggerPWM:PWMUDB:control_0\ : bit;
    SIGNAL \triggerPWM:PWMUDB:control_1\ : bit;
    SIGNAL \triggerPWM:PWMUDB:control_2\ : bit;
    SIGNAL \triggerPWM:PWMUDB:control_3\ : bit;
    SIGNAL \triggerPWM:PWMUDB:control_4\ : bit;
    SIGNAL \triggerPWM:PWMUDB:control_5\ : bit;
    SIGNAL \triggerPWM:PWMUDB:control_6\ : bit;
    SIGNAL \triggerPWM:PWMUDB:control_7\ : bit;
    SIGNAL \triggerPWM:PWMUDB:runmode_enable\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:tc_i\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL ballsig(0)__PA : bit;
    SIGNAL echo_1(0)__PA : bit;
    SIGNAL echo_2(0)__PA : bit;
    SIGNAL echo_3(0)__PA : bit;
    SIGNAL echo_4(0)__PA : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL trigger(0)__PA : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \triggerPWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \pulseCounter:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF trigger(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF trigger(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF echo_2(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF echo_2(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF echo_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF echo_1(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF echo_3(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF echo_3(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF echo_4(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF echo_4(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Pin1_dir2(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Pin1_dir2(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Pin1_dir1(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin1_dir1(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF Pin2_dir1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Pin2_dir1(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Pin2_dir2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Pin2_dir2(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Pin_pwm1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Pin_pwm1(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF ballsig(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF ballsig(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Pin_pwm2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Pin_pwm2(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Scale_input(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Scale_input(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:hwCapture\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:count_enable\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF Net_1355 : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF Net_1354 : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF Net_1356 : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF Net_1350 : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \motorPWM_1:PWMUDB:status_2\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_1514 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \motorPWM_2:PWMUDB:status_2\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF Net_1652 : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \soundUART:BUART:counter_load_not\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \soundUART:BUART:tx_status_0\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \soundUART:BUART:tx_status_2\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \triggerPWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \triggerPWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \triggerPWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \motorPWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \motorPWM_1:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \motorPWM_1:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \motorPWM_2:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \motorPWM_2:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \motorPWM_2:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \ADC_SAR_1:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF \soundUART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \soundUART:BUART:sTX:TxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \triggerPWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF Net_1155 : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:prevCapture\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:prevCompare\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \pulseCounter:CounterUDB:count_stored_i\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF Net_395 : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \motorPWM_1:PWMUDB:runmode_enable\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \motorPWM_1:PWMUDB:prevCompare1\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \motorPWM_1:PWMUDB:status_0\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF Net_1467 : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \motorPWM_2:PWMUDB:runmode_enable\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \motorPWM_2:PWMUDB:prevCompare1\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \motorPWM_2:PWMUDB:status_0\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF Net_1540 : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \soundUART:BUART:txn\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \soundUART:BUART:tx_state_1\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \soundUART:BUART:tx_state_0\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \soundUART:BUART:tx_state_2\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \soundUART:BUART:tx_bitclk\ : LABEL IS "macrocell36";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_1345,
            dclk_0 => Net_1345_local,
            aclk_glb_0 => \ADC_SAR_1:Net_385\,
            aclk_0 => \ADC_SAR_1:Net_385_local\,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\,
            dclk_glb_1 => Net_70,
            dclk_1 => Net_70_local,
            dclk_glb_2 => \soundUART:Net_9\,
            dclk_2 => \soundUART:Net_9_local\,
            dclk_glb_3 => Net_104,
            dclk_3 => Net_104_local,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    trigger:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    trigger(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "trigger",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => trigger(0)__PA,
            oe => open,
            pin_input => Net_1155,
            pad_out => trigger(0)_PAD,
            pad_in => trigger(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    echo_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5d49dd69-066d-478c-88e3-540fbc4460ff",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    echo_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "echo_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => echo_2(0)__PA,
            oe => open,
            fb => Net_479,
            pad_in => echo_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    echo_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "848fed6b-97e4-4991-855c-2e8a3bb4ff47",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    echo_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "echo_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => echo_1(0)__PA,
            oe => open,
            fb => Net_1353,
            pad_in => echo_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    echo_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "775645d9-6dba-437d-a0c0-251e954f745c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    echo_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "echo_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => echo_3(0)__PA,
            oe => open,
            fb => Net_1373,
            pad_in => echo_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    echo_4:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "114a9953-31aa-4df9-92b0-68e90e011d27",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    echo_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "echo_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => echo_4(0)__PA,
            oe => open,
            fb => Net_1374,
            pad_in => echo_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "054e4a46-6227-4b1d-9551-b1c7c9e8c7e3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin1_dir2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2c80258d-b9b9-43f8-8b9d-dbcf27b18800",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin1_dir2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin1_dir2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin1_dir2(0)__PA,
            oe => open,
            pad_in => Pin1_dir2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin1_dir1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4444499a-046a-4d50-87f5-03ff939bc5e8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin1_dir1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin1_dir1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin1_dir1(0)__PA,
            oe => open,
            pad_in => Pin1_dir1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin2_dir1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cbe3a465-23a2-4972-9f5a-6b5d24b1c5e9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin2_dir1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin2_dir1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin2_dir1(0)__PA,
            oe => open,
            pad_in => Pin2_dir1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin2_dir2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c4c8e445-207d-4b7d-8235-5c0c7dd06332",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin2_dir2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin2_dir2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin2_dir2(0)__PA,
            oe => open,
            pad_in => Pin2_dir2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_pwm1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "27a88011-7992-4a48-adfc-13f11c148d0f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_pwm1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_pwm1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_pwm1(0)__PA,
            oe => open,
            pin_input => Net_1467,
            pad_out => Pin_pwm1(0)_PAD,
            pad_in => Pin_pwm1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ballsig:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ballsig(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ballsig",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ballsig(0)__PA,
            oe => open,
            fb => Net_1507,
            pad_in => ballsig(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_rpi_start_stop:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "73ab205c-4791-4ce0-a96b-6a10283f4f61",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_rpi_start_stop(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_rpi_start_stop",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_rpi_start_stop(0)__PA,
            oe => open,
            fb => Net_1510,
            pad_in => Pin_rpi_start_stop(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_score:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "65c09319-c271-4095-accc-5316e394a420",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_score(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_score",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_score(0)__PA,
            oe => open,
            pad_in => Pin_score(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_pwm2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cf5dc6a9-8254-4327-b399-af84ae746882",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_pwm2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_pwm2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_pwm2(0)__PA,
            oe => open,
            pin_input => Net_1540,
            pad_out => Pin_pwm2(0)_PAD,
            pad_in => Pin_pwm2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Scale_input:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f135efbb-90a2-4b12-8499-ea565b748f76",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Scale_input(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Scale_input",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Scale_input(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_1652,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \pulseCounter:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \pulseCounter:CounterUDB:hwCapture\,
            main_0 => \pulseCounter:CounterUDB:prevCapture\,
            main_1 => Net_395);

    \pulseCounter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \pulseCounter:CounterUDB:status_0\,
            main_0 => \pulseCounter:CounterUDB:cmp_out_i\,
            main_1 => \pulseCounter:CounterUDB:prevCompare\);

    \pulseCounter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \pulseCounter:CounterUDB:status_2\,
            main_0 => \pulseCounter:CounterUDB:per_equal\,
            main_1 => \pulseCounter:CounterUDB:overflow_reg_i\);

    \pulseCounter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \pulseCounter:CounterUDB:count_enable\,
            main_0 => Net_479,
            main_1 => \pulseCounter:CounterUDB:control_7\,
            main_2 => \pulseCounter:CounterUDB:count_stored_i\,
            main_3 => Net_1353,
            main_4 => Net_1373,
            main_5 => Net_1374,
            main_6 => Net_70_local);

    Net_1355:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1355,
            main_0 => Net_1353);

    Net_1354:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1354,
            main_0 => Net_479);

    Net_1356:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1356,
            main_0 => Net_1373);

    Net_1350:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1350,
            main_0 => Net_1374);

    \motorPWM_1:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motorPWM_1:PWMUDB:status_2\,
            main_0 => \motorPWM_1:PWMUDB:runmode_enable\,
            main_1 => \motorPWM_1:PWMUDB:tc_i\);

    Net_1514:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1514,
            main_0 => Net_1510);

    \motorPWM_2:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \motorPWM_2:PWMUDB:status_2\,
            main_0 => \motorPWM_2:PWMUDB:runmode_enable\,
            main_1 => \motorPWM_2:PWMUDB:tc_i\);

    Net_1652:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1652,
            main_0 => \soundUART:BUART:txn\);

    \soundUART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \soundUART:BUART:counter_load_not\,
            main_0 => \soundUART:BUART:tx_state_1\,
            main_1 => \soundUART:BUART:tx_state_0\,
            main_2 => \soundUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \soundUART:BUART:tx_state_2\);

    \soundUART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \soundUART:BUART:tx_status_0\,
            main_0 => \soundUART:BUART:tx_state_1\,
            main_1 => \soundUART:BUART:tx_state_0\,
            main_2 => \soundUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \soundUART:BUART:tx_fifo_empty\,
            main_4 => \soundUART:BUART:tx_state_2\);

    \soundUART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \soundUART:BUART:tx_status_2\,
            main_0 => \soundUART:BUART:tx_fifo_notfull\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \triggerPWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            control_7 => \triggerPWM:PWMUDB:control_7\,
            control_6 => \triggerPWM:PWMUDB:control_6\,
            control_5 => \triggerPWM:PWMUDB:control_5\,
            control_4 => \triggerPWM:PWMUDB:control_4\,
            control_3 => \triggerPWM:PWMUDB:control_3\,
            control_2 => \triggerPWM:PWMUDB:control_2\,
            control_1 => \triggerPWM:PWMUDB:control_1\,
            control_0 => \triggerPWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \triggerPWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            cs_addr_2 => \triggerPWM:PWMUDB:tc_i\,
            cs_addr_1 => \triggerPWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \triggerPWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \triggerPWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \triggerPWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \triggerPWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \triggerPWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \triggerPWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \triggerPWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \triggerPWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \triggerPWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \triggerPWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \triggerPWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \triggerPWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \triggerPWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \triggerPWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_70,
            cs_addr_2 => \triggerPWM:PWMUDB:tc_i\,
            cs_addr_1 => \triggerPWM:PWMUDB:runmode_enable\,
            cl0_comb => \triggerPWM:PWMUDB:cmp1_less\,
            z0_comb => \triggerPWM:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \triggerPWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \triggerPWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \triggerPWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \triggerPWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \triggerPWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \triggerPWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \triggerPWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \triggerPWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \triggerPWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \triggerPWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \triggerPWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \triggerPWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \triggerPWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    echoInt_1:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1355,
            clock => ClockBlock_BUS_CLK);

    pulseInt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_181,
            clock => ClockBlock_BUS_CLK);

    \pulseCounter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1345,
            control_7 => \pulseCounter:CounterUDB:control_7\,
            control_6 => \pulseCounter:CounterUDB:control_6\,
            control_5 => \pulseCounter:CounterUDB:control_5\,
            control_4 => \pulseCounter:CounterUDB:control_4\,
            control_3 => \pulseCounter:CounterUDB:control_3\,
            control_2 => \pulseCounter:CounterUDB:control_2\,
            control_1 => \pulseCounter:CounterUDB:control_1\,
            control_0 => \pulseCounter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \pulseCounter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1345,
            status_6 => \pulseCounter:CounterUDB:status_6\,
            status_5 => \pulseCounter:CounterUDB:status_5\,
            status_4 => \pulseCounter:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \pulseCounter:CounterUDB:status_2\,
            status_1 => \pulseCounter:CounterUDB:status_1\,
            status_0 => \pulseCounter:CounterUDB:status_0\,
            interrupt => Net_181);

    \pulseCounter:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1345,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \pulseCounter:CounterUDB:count_enable\,
            cs_addr_0 => \pulseCounter:CounterUDB:hwCapture\,
            f0_load => \pulseCounter:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \pulseCounter:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \pulseCounter:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \pulseCounter:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \pulseCounter:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \pulseCounter:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \pulseCounter:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \pulseCounter:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \pulseCounter:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \pulseCounter:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \pulseCounter:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \pulseCounter:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \pulseCounter:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \pulseCounter:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \pulseCounter:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1345,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \pulseCounter:CounterUDB:count_enable\,
            cs_addr_0 => \pulseCounter:CounterUDB:hwCapture\,
            f0_load => \pulseCounter:CounterUDB:hwCapture\,
            ce0_comb => \pulseCounter:CounterUDB:per_equal\,
            z0_comb => \pulseCounter:CounterUDB:status_1\,
            cl1_comb => \pulseCounter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \pulseCounter:CounterUDB:status_6\,
            f0_blk_stat_comb => \pulseCounter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \pulseCounter:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \pulseCounter:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \pulseCounter:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \pulseCounter:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \pulseCounter:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \pulseCounter:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \pulseCounter:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \pulseCounter:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \pulseCounter:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \pulseCounter:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \pulseCounter:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \pulseCounter:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \pulseCounter:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    echoInt_2:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1354,
            clock => ClockBlock_BUS_CLK);

    echoInt_3:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1356,
            clock => ClockBlock_BUS_CLK);

    echoInt_4:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1350,
            clock => ClockBlock_BUS_CLK);

    \motorPWM_1:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            control_7 => \motorPWM_1:PWMUDB:control_7\,
            control_6 => \motorPWM_1:PWMUDB:control_6\,
            control_5 => \motorPWM_1:PWMUDB:control_5\,
            control_4 => \motorPWM_1:PWMUDB:control_4\,
            control_3 => \motorPWM_1:PWMUDB:control_3\,
            control_2 => \motorPWM_1:PWMUDB:control_2\,
            control_1 => \motorPWM_1:PWMUDB:control_1\,
            control_0 => \motorPWM_1:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \motorPWM_1:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \motorPWM_1:PWMUDB:status_3\,
            status_2 => \motorPWM_1:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \motorPWM_1:PWMUDB:status_0\);

    \motorPWM_1:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            cs_addr_2 => \motorPWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \motorPWM_1:PWMUDB:runmode_enable\,
            cl0_comb => \motorPWM_1:PWMUDB:cmp1_less\,
            z0_comb => \motorPWM_1:PWMUDB:tc_i\,
            f1_blk_stat_comb => \motorPWM_1:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    ball_int:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1507,
            clock => ClockBlock_BUS_CLK);

    isr_rpi_start:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1510,
            clock => ClockBlock_BUS_CLK);

    isr_rpi_stop:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1514,
            clock => ClockBlock_BUS_CLK);

    \motorPWM_2:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            control_7 => \motorPWM_2:PWMUDB:control_7\,
            control_6 => \motorPWM_2:PWMUDB:control_6\,
            control_5 => \motorPWM_2:PWMUDB:control_5\,
            control_4 => \motorPWM_2:PWMUDB:control_4\,
            control_3 => \motorPWM_2:PWMUDB:control_3\,
            control_2 => \motorPWM_2:PWMUDB:control_2\,
            control_1 => \motorPWM_2:PWMUDB:control_1\,
            control_0 => \motorPWM_2:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \motorPWM_2:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \motorPWM_2:PWMUDB:status_3\,
            status_2 => \motorPWM_2:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \motorPWM_2:PWMUDB:status_0\);

    \motorPWM_2:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_104,
            cs_addr_2 => \motorPWM_2:PWMUDB:tc_i\,
            cs_addr_1 => \motorPWM_2:PWMUDB:runmode_enable\,
            cl0_comb => \motorPWM_2:PWMUDB:cmp1_less\,
            z0_comb => \motorPWM_2:PWMUDB:tc_i\,
            f1_blk_stat_comb => \motorPWM_2:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1533,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_0__sig\,
            pump_clock => \ClockBlock.aclk_glb_ff_0__sig\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_1:Net_252\,
            next => Net_1536,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\,
            eof_udb => Net_1533);

    \soundUART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \soundUART:Net_9\,
            cs_addr_2 => \soundUART:BUART:tx_state_1\,
            cs_addr_1 => \soundUART:BUART:tx_state_0\,
            cs_addr_0 => \soundUART:BUART:tx_bitclk_enable_pre\,
            so_comb => \soundUART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \soundUART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \soundUART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \soundUART:Net_9\,
            cs_addr_0 => \soundUART:BUART:counter_load_not\,
            ce0_reg => \soundUART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \soundUART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \soundUART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \soundUART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \soundUART:BUART:tx_fifo_notfull\,
            status_2 => \soundUART:BUART:tx_status_2\,
            status_1 => \soundUART:BUART:tx_fifo_empty\,
            status_0 => \soundUART:BUART:tx_status_0\);

    \triggerPWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \triggerPWM:PWMUDB:runmode_enable\,
            clock_0 => Net_70,
            main_0 => \triggerPWM:PWMUDB:control_7\);

    Net_1155:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1155,
            clock_0 => Net_70,
            main_0 => \triggerPWM:PWMUDB:runmode_enable\,
            main_1 => \triggerPWM:PWMUDB:cmp1_less\);

    \pulseCounter:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \pulseCounter:CounterUDB:prevCapture\,
            clock_0 => Net_1345,
            main_0 => Net_395);

    \pulseCounter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \pulseCounter:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1345,
            main_0 => \pulseCounter:CounterUDB:per_equal\);

    \pulseCounter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \pulseCounter:CounterUDB:prevCompare\,
            clock_0 => Net_1345,
            main_0 => \pulseCounter:CounterUDB:cmp_out_i\);

    \pulseCounter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \pulseCounter:CounterUDB:count_stored_i\,
            clock_0 => Net_1345,
            main_0 => Net_479,
            main_1 => Net_1353,
            main_2 => Net_1373,
            main_3 => Net_1374,
            main_4 => Net_70_local);

    Net_395:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_395,
            clock_0 => Net_1345,
            main_0 => Net_479,
            main_1 => Net_1353,
            main_2 => Net_1373,
            main_3 => Net_1374);

    \motorPWM_1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motorPWM_1:PWMUDB:runmode_enable\,
            clock_0 => Net_104,
            main_0 => \motorPWM_1:PWMUDB:control_7\);

    \motorPWM_1:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motorPWM_1:PWMUDB:prevCompare1\,
            clock_0 => Net_104,
            main_0 => \motorPWM_1:PWMUDB:cmp1_less\);

    \motorPWM_1:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motorPWM_1:PWMUDB:status_0\,
            clock_0 => Net_104,
            main_0 => \motorPWM_1:PWMUDB:prevCompare1\,
            main_1 => \motorPWM_1:PWMUDB:cmp1_less\);

    Net_1467:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1467,
            clock_0 => Net_104,
            main_0 => \motorPWM_1:PWMUDB:runmode_enable\,
            main_1 => \motorPWM_1:PWMUDB:cmp1_less\);

    \motorPWM_2:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motorPWM_2:PWMUDB:runmode_enable\,
            clock_0 => Net_104,
            main_0 => \motorPWM_2:PWMUDB:control_7\);

    \motorPWM_2:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motorPWM_2:PWMUDB:prevCompare1\,
            clock_0 => Net_104,
            main_0 => \motorPWM_2:PWMUDB:cmp1_less\);

    \motorPWM_2:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \motorPWM_2:PWMUDB:status_0\,
            clock_0 => Net_104,
            main_0 => \motorPWM_2:PWMUDB:prevCompare1\,
            main_1 => \motorPWM_2:PWMUDB:cmp1_less\);

    Net_1540:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1540,
            clock_0 => Net_104,
            main_0 => \motorPWM_2:PWMUDB:runmode_enable\,
            main_1 => \motorPWM_2:PWMUDB:cmp1_less\);

    \soundUART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \soundUART:BUART:txn\,
            clock_0 => \soundUART:Net_9\,
            main_0 => \soundUART:BUART:txn\,
            main_1 => \soundUART:BUART:tx_state_1\,
            main_2 => \soundUART:BUART:tx_state_0\,
            main_3 => \soundUART:BUART:tx_shift_out\,
            main_4 => \soundUART:BUART:tx_state_2\,
            main_5 => \soundUART:BUART:tx_counter_dp\,
            main_6 => \soundUART:BUART:tx_bitclk\);

    \soundUART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \soundUART:BUART:tx_state_1\,
            clock_0 => \soundUART:Net_9\,
            main_0 => \soundUART:BUART:tx_state_1\,
            main_1 => \soundUART:BUART:tx_state_0\,
            main_2 => \soundUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \soundUART:BUART:tx_state_2\,
            main_4 => \soundUART:BUART:tx_counter_dp\,
            main_5 => \soundUART:BUART:tx_bitclk\);

    \soundUART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \soundUART:BUART:tx_state_0\,
            clock_0 => \soundUART:Net_9\,
            main_0 => \soundUART:BUART:tx_state_1\,
            main_1 => \soundUART:BUART:tx_state_0\,
            main_2 => \soundUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \soundUART:BUART:tx_fifo_empty\,
            main_4 => \soundUART:BUART:tx_state_2\,
            main_5 => \soundUART:BUART:tx_bitclk\);

    \soundUART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \soundUART:BUART:tx_state_2\,
            clock_0 => \soundUART:Net_9\,
            main_0 => \soundUART:BUART:tx_state_1\,
            main_1 => \soundUART:BUART:tx_state_0\,
            main_2 => \soundUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \soundUART:BUART:tx_state_2\,
            main_4 => \soundUART:BUART:tx_counter_dp\,
            main_5 => \soundUART:BUART:tx_bitclk\);

    \soundUART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \soundUART:BUART:tx_bitclk\,
            clock_0 => \soundUART:Net_9\,
            main_0 => \soundUART:BUART:tx_state_1\,
            main_1 => \soundUART:BUART:tx_state_0\,
            main_2 => \soundUART:BUART:tx_bitclk_enable_pre\,
            main_3 => \soundUART:BUART:tx_state_2\);

END __DEFAULT__;
