{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711518795237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711518795243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 13:53:15 2024 " "Processing started: Wed Mar 27 13:53:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711518795243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518795243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518795243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711518796086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711518796086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils.sv 3 3 " "Found 3 design units, including 3 entities, in source file utils.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_ben " "Found entity 1: logic_ben" {  } { { "utils.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/utils.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804493 ""} { "Info" "ISGN_ENTITY_NAME" "2 logic_nzp " "Found entity 2: logic_nzp" {  } { { "utils.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/utils.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804493 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder16bit " "Found entity 3: FullAdder16bit" {  } { { "utils.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/utils.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_week2(2).sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_week2(2).sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_week2 " "Found entity 1: testbench_week2" {  } { { "testbench_week2(2).sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/testbench_week2(2).sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_week1(1).sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_week1(1).sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_week1 " "Found entity 1: testbench_week1" {  } { { "testbench_week1(1).sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/testbench_week1(1).sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 2 2 " "Found 2 design units, including 2 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "registers.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/registers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804518 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegFile " "Found entity 2: RegFile" {  } { { "registers.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 9 9 " "Found 9 design units, including 9 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_mux " "Found entity 1: PC_mux" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""} { "Info" "ISGN_ENTITY_NAME" "2 MDR_mux " "Found entity 2: MDR_mux" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_mux " "Found entity 3: bus_mux" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""} { "Info" "ISGN_ENTITY_NAME" "4 addr1_mux " "Found entity 4: addr1_mux" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""} { "Info" "ISGN_ENTITY_NAME" "5 addr2_mux " "Found entity 5: addr2_mux" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""} { "Info" "ISGN_ENTITY_NAME" "6 SR1_mux " "Found entity 6: SR1_mux" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""} { "Info" "ISGN_ENTITY_NAME" "7 SR2_mux " "Found entity 7: SR2_mux" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""} { "Info" "ISGN_ENTITY_NAME" "8 DR_mux " "Found entity 8: DR_mux" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""} { "Info" "ISGN_ENTITY_NAME" "9 ALU " "Found entity 9: ALU" {  } { { "MUX.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804531 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"and\";  expecting \":\", or \",\" ISDU.sv(121) " "Verilog HDL syntax error at ISDU.sv(121) near text: \"and\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ISDU.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/ISDU.sv" 121 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711518804534 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ISDU ISDU.sv(19) " "Ignored design unit \"ISDU\" at ISDU.sv(19) due to previous errors" {  } { { "ISDU.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/ISDU.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1711518804536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 0 0 " "Found 0 design units, including 0 entities, in source file isdu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804536 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711518804537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(15) " "Verilog HDL Declaration information at datapath.sv(15): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/datapath.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711518804537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711518804537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804537 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711518804604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 13:53:24 2024 " "Processing ended: Wed Mar 27 13:53:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711518804604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711518804604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711518804604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518804604 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711518805224 ""}
