

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Thu Jun 13 11:26:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.419 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   935769|   935769|  3.199 ms|  3.199 ms|  935732|  935732|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------+-------+---------+---------+----------+----------+--------+--------+---------+
        |          |       |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        | Instance | Module|   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------+-------+---------+---------+----------+----------+--------+--------+---------+
        |node4_U0  |node4  |   207954|   207954|  0.692 ms|  0.692 ms|  207954|  207954|       no|
        |node3_U0  |node3  |   935731|   935731|  3.199 ms|  3.199 ms|  935731|  935731|       no|
        |node2_U0  |node2  |   802830|   802830|  2.673 ms|  2.673 ms|  802830|  802830|       no|
        |node1_U0  |node1  |   100368|   100368|  0.334 ms|  0.334 ms|  100368|  100368|       no|
        |node0_U0  |node0  |   100355|   100355|  0.334 ms|  0.334 ms|  100355|  100355|       no|
        +----------+-------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        4|     -|      380|      312|    -|
|Instance             |      406|    19|     3409|     4019|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      410|    19|     3792|     4374|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       28|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        9|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------+-------+---------+----+------+------+-----+
    | Instance | Module| BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------+-------+---------+----+------+------+-----+
    |node0_U0  |node0  |        0|   0|   120|   376|    0|
    |node1_U0  |node1  |        0|   5|   670|   476|    0|
    |node2_U0  |node2  |        0|   5|   871|   845|    0|
    |node3_U0  |node3  |      203|   7|  1327|  1343|    0|
    |node4_U0  |node4  |      203|   2|   421|   979|    0|
    +----------+-------+---------+----+------+------+-----+
    |Total     |       |      406|  19|  3409|  4019|    0|
    +----------+-------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------+---------+----+----+-----+--------+-----+---------+
    |  Name | BRAM_18K| FF | LUT| URAM|  Depth | Bits| Size:D*B|
    +-------+---------+----+----+-----+--------+-----+---------+
    |v73_U  |        1|  95|   0|    -|  100352|   32|  3211264|
    |v74_U  |        1|  95|   0|    -|  100352|   32|  3211264|
    |v75_U  |        1|  95|   0|    -|  100352|   32|  3211264|
    |v76_U  |        1|  95|   0|    -|  103968|   32|  3326976|
    +-------+---------+----+----+-----+--------+-----+---------+
    |Total  |        4| 380|   0|    0|  405024|  128| 12960768|
    +-------+---------+----+----+-----+--------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_idle                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready              |       and|   0|  0|   2|           1|           1|
    |node2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |node3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |node4_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_node2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_node3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_node4_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  16|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_node2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_node3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_node4_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  27|          6|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_sync_reg_node2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_node3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_node4_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  3|   0|    3|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|v69_address0  |  out|   17|   ap_memory|           v69|         array|
|v69_ce0       |  out|    1|   ap_memory|           v69|         array|
|v69_d0        |  out|   32|   ap_memory|           v69|         array|
|v69_q0        |   in|   32|   ap_memory|           v69|         array|
|v69_we0       |  out|    1|   ap_memory|           v69|         array|
|v69_address1  |  out|   17|   ap_memory|           v69|         array|
|v69_ce1       |  out|    1|   ap_memory|           v69|         array|
|v69_d1        |  out|   32|   ap_memory|           v69|         array|
|v69_q1        |   in|   32|   ap_memory|           v69|         array|
|v69_we1       |  out|    1|   ap_memory|           v69|         array|
|v70_address0  |  out|    6|   ap_memory|           v70|         array|
|v70_ce0       |  out|    1|   ap_memory|           v70|         array|
|v70_d0        |  out|   32|   ap_memory|           v70|         array|
|v70_q0        |   in|   32|   ap_memory|           v70|         array|
|v70_we0       |  out|    1|   ap_memory|           v70|         array|
|v70_address1  |  out|    6|   ap_memory|           v70|         array|
|v70_ce1       |  out|    1|   ap_memory|           v70|         array|
|v70_d1        |  out|   32|   ap_memory|           v70|         array|
|v70_q1        |   in|   32|   ap_memory|           v70|         array|
|v70_we1       |  out|    1|   ap_memory|           v70|         array|
|v71_address0  |  out|    7|   ap_memory|           v71|         array|
|v71_ce0       |  out|    1|   ap_memory|           v71|         array|
|v71_d0        |  out|   32|   ap_memory|           v71|         array|
|v71_q0        |   in|   32|   ap_memory|           v71|         array|
|v71_we0       |  out|    1|   ap_memory|           v71|         array|
|v71_address1  |  out|    7|   ap_memory|           v71|         array|
|v71_ce1       |  out|    1|   ap_memory|           v71|         array|
|v71_d1        |  out|   32|   ap_memory|           v71|         array|
|v71_q1        |   in|   32|   ap_memory|           v71|         array|
|v71_we1       |  out|    1|   ap_memory|           v71|         array|
|v72_address0  |  out|   17|   ap_memory|           v72|         array|
|v72_ce0       |  out|    1|   ap_memory|           v72|         array|
|v72_d0        |  out|   32|   ap_memory|           v72|         array|
|v72_q0        |   in|   32|   ap_memory|           v72|         array|
|v72_we0       |  out|    1|   ap_memory|           v72|         array|
|v72_address1  |  out|   17|   ap_memory|           v72|         array|
|v72_ce1       |  out|    1|   ap_memory|           v72|         array|
|v72_d1        |  out|   32|   ap_memory|           v72|         array|
|v72_q1        |   in|   32|   ap_memory|           v72|         array|
|v72_we1       |  out|    1|   ap_memory|           v72|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       forward|  return value|
+--------------+-----+-----+------------+--------------+--------------+

