{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672306162600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672306162600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 17:29:22 2022 " "Processing started: Thu Dec 29 17:29:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672306162600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672306162600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672306162600 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672306162964 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 Final.v(216) " "Verilog HDL Expression warning at Final.v(216): truncated literal to match 24 bits" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1672306163017 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 Final.v(218) " "Verilog HDL Expression warning at Final.v(218): truncated literal to match 24 bits" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1672306163017 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Final.v(200) " "Verilog HDL information at Final.v(200): always construct contains both blocking and non-blocking assignments" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 200 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1672306163017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 5 5 " "Found 5 design units, including 5 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672306163017 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA " "Found entity 2: VGA" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672306163017 ""} { "Info" "ISGN_ENTITY_NAME" "3 IR_RECEIVE " "Found entity 3: IR_RECEIVE" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672306163017 ""} { "Info" "ISGN_ENTITY_NAME" "4 Debounce " "Found entity 4: Debounce" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 572 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672306163017 ""} { "Info" "ISGN_ENTITY_NAME" "5 Clock " "Found entity 5: Clock" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672306163017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672306163017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst Final.v(21) " "Verilog HDL Implicit Net warning at Final.v(21): created implicit net for \"rst\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306163027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N Final.v(147) " "Verilog HDL Implicit Net warning at Final.v(147): created implicit net for \"VGA_SYNC_N\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306163027 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final.v(42) " "Verilog HDL Instantiation warning at Final.v(42): instance has no name" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1672306163028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672306163075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Final.v(46) " "Verilog HDL assignment warning at Final.v(46): truncated value with size 32 to match size of target (2)" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672306163075 "|Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:U1 " "Elaborating entity \"VGA\" for hierarchy \"VGA:U1\"" {  } { { "Final.v" "U1" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306163106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC_N Final.v(147) " "Verilog HDL or VHDL warning at Final.v(147): object \"VGA_SYNC_N\" assigned a value but never read" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672306163106 "|Final|VGA:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color Final.v(128) " "Verilog HDL or VHDL warning at Final.v(128): object \"color\" assigned a value but never read" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1672306163106 "|Final|VGA:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Final.v(171) " "Verilog HDL assignment warning at Final.v(171): truncated value with size 32 to match size of target (13)" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672306163106 "|Final|VGA:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Final.v(193) " "Verilog HDL assignment warning at Final.v(193): truncated value with size 32 to match size of target (13)" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1672306163106 "|Final|VGA:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE IR_RECEIVE:U2 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"IR_RECEIVE:U2\"" {  } { { "Final.v" "U2" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306163215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:U3 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:U3\"" {  } { { "Final.v" "U3" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306163231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:comb_38 " "Elaborating entity \"Clock\" for hierarchy \"Clock:comb_38\"" {  } { { "Final.v" "comb_38" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306163262 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA:U1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA:U1\|Mult0\"" {  } { { "Final.v" "Mult0" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 226 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306165749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA:U1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA:U1\|Mult1\"" {  } { { "Final.v" "Mult1" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 226 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306165749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA:U1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA:U1\|Mult4\"" {  } { { "Final.v" "Mult4" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 244 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306165749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA:U1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA:U1\|Mult8\"" {  } { { "Final.v" "Mult8" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 261 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306165749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA:U1\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA:U1\|Mult13\"" {  } { { "Final.v" "Mult13" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 279 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306165749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA:U1\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA:U1\|Mult25\"" {  } { { "Final.v" "Mult25" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 332 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306165749 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1672306165749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:U1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA:U1\|lpm_mult:Mult0\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 226 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:U1\|lpm_mult:Mult0 " "Instantiated megafunction \"VGA:U1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672306165797 ""}  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 226 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1672306165797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/db/mult_56t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672306165859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672306165859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672306166876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/output_files/Final.map.smsg " "Generated suppressed messages file C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672306167664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672306167804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167804 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Final.v" "" { Text "C:/Users/dht98/Downloads/NKUST/NKUST_Digital_System_Design_110/111-1/Final Project/Final.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672306167898 "|Final|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1672306167898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1096 " "Implemented 1096 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672306167898 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672306167898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1006 " "Implemented 1006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672306167898 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1672306167898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672306167898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672306167914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 17:29:27 2022 " "Processing ended: Thu Dec 29 17:29:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672306167914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672306167914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672306167914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672306167914 ""}
