# system info WiPhase_top_level_tb on 2018.09.09.00:19:35
system_info:
name,value
DEVICE,10CL025YU256C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1536416355
#
#
# Files generated for WiPhase_top_level_tb on 2018.09.09.00:19:35
files:
filepath,kind,attributes,module,is_top
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/WiPhase_top_level_tb.vhd,VHDL,,WiPhase_top_level_tb,true
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level.vhd,VHDL,,WiPhase_top_level,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm.vhd,VHDL,,altera_conduit_bfm,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0002,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0002.vhd,VHDL,,altera_conduit_bfm_0002,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0003,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0003.vhd,VHDL,,altera_conduit_bfm_0003,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0004_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0004,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0004.vhd,VHDL,,altera_conduit_bfm_0004,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0005_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0005,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0005.vhd,VHDL,,altera_conduit_bfm_0005,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0006_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0006,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/altera_conduit_bfm_0006.vhd,VHDL,,altera_conduit_bfm_0006,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/Debug_ST_Sink.vhd,VHDL,,WiPhase_top_level_Debug_ST_Sink_0,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level_cpu_v2.v,VERILOG,,WiPhase_top_level_cpu_v2,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level_eth.vhd,VHDL,,WiPhase_top_level_eth,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level_jtag_uart.v,VERILOG,,WiPhase_top_level_jtag_uart,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level_ram_onchip.hex,HEX,,WiPhase_top_level_ram_onchip,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level_ram_onchip.v,VERILOG,,WiPhase_top_level_ram_onchip,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level_sample_pll.vho,VHDL,,WiPhase_top_level_sample_pll,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level_spi.v,VERILOG,,WiPhase_top_level_spi,false
WiPhase_top_level/testbench/WiPhase_top_level_tb/simulation/submodules/WiPhase_top_level_sysid.v,VERILOG,,WiPhase_top_level_sysid,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
WiPhase_top_level_tb.WiPhase_top_level_inst,WiPhase_top_level
WiPhase_top_level_tb.WiPhase_top_level_inst.Debug_ST_Sink_0,WiPhase_top_level_Debug_ST_Sink_0
WiPhase_top_level_tb.WiPhase_top_level_inst.cpu_v2,WiPhase_top_level_cpu_v2
WiPhase_top_level_tb.WiPhase_top_level_inst.cpu_v2.cpu,WiPhase_top_level_cpu_v2_cpu
WiPhase_top_level_tb.WiPhase_top_level_inst.eth,WiPhase_top_level_eth
WiPhase_top_level_tb.WiPhase_top_level_inst.eth.i_tse_mac,altera_eth_tse_mac
WiPhase_top_level_tb.WiPhase_top_level_inst.jtag_uart,WiPhase_top_level_jtag_uart
WiPhase_top_level_tb.WiPhase_top_level_inst.ram_onchip,WiPhase_top_level_ram_onchip
WiPhase_top_level_tb.WiPhase_top_level_inst.sample_pll,WiPhase_top_level_sample_pll
WiPhase_top_level_tb.WiPhase_top_level_inst.spi,WiPhase_top_level_spi
WiPhase_top_level_tb.WiPhase_top_level_inst.sysid,WiPhase_top_level_sysid
WiPhase_top_level_tb.WiPhase_top_level_inst.test_pattern_st_gen,WiPhase_top_level_test_pattern_st_gen
WiPhase_top_level_tb.WiPhase_top_level_inst.timer,WiPhase_top_level_timer
WiPhase_top_level_tb.WiPhase_top_level_inst.mm_interconnect_0,WiPhase_top_level_mm_interconnect_0
WiPhase_top_level_tb.WiPhase_top_level_inst.irq_mapper,WiPhase_top_level_irq_mapper
WiPhase_top_level_tb.WiPhase_top_level_inst.avalon_st_adapter,WiPhase_top_level_avalon_st_adapter
WiPhase_top_level_tb.WiPhase_top_level_inst.avalon_st_adapter_001,WiPhase_top_level_avalon_st_adapter_001
WiPhase_top_level_tb.WiPhase_top_level_inst.rst_controller,altera_reset_controller
WiPhase_top_level_tb.WiPhase_top_level_inst_eth_mac_mdio_connection_bfm,altera_conduit_bfm
WiPhase_top_level_tb.WiPhase_top_level_inst_eth_mac_rgmii_connection_bfm,altera_conduit_bfm_0002
WiPhase_top_level_tb.WiPhase_top_level_inst_eth_mac_status_connection_bfm,altera_conduit_bfm_0003
WiPhase_top_level_tb.WiPhase_top_level_inst_eth_rgmii_rx_clk_bfm,altera_avalon_clock_source
WiPhase_top_level_tb.WiPhase_top_level_inst_eth_rgmii_tx_clk_bfm,altera_avalon_clock_source
WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_i_bfm,altera_avalon_clock_source
WiPhase_top_level_tb.WiPhase_top_level_inst_pll_inclk_bfm,altera_avalon_clock_source
WiPhase_top_level_tb.WiPhase_top_level_inst_mclk_reset_bfm,altera_avalon_reset_source
WiPhase_top_level_tb.WiPhase_top_level_inst_sample_pll_areset_conduit_bfm,altera_conduit_bfm_0004
WiPhase_top_level_tb.WiPhase_top_level_inst_sample_pll_locked_conduit_bfm,altera_conduit_bfm_0005
WiPhase_top_level_tb.WiPhase_top_level_inst_spi_signals_o_bfm,altera_conduit_bfm_0006
