$date
	Sun Dec 29 18:57:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ram $end
$var wire 8 ! data_out [7:0] $end
$var parameter 32 " ADDR_WIDTH $end
$var parameter 32 # DATA_WIDTH $end
$var reg 4 $ addr [3:0] $end
$var reg 1 % clk $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' we $end
$scope module dut $end
$var wire 4 ( addr [3:0] $end
$var wire 1 % clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 ' we $end
$var parameter 32 * ADDR_WIDTH $end
$var parameter 32 + DATA_WIDTH $end
$var reg 8 , data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 +
b100 *
b1000 #
b100 "
$end
#0
$dumpvars
bx ,
b0 )
b0 (
0'
b0 &
0%
b0 $
bx !
$end
#5
1%
#10
0%
b10101010 &
b10101010 )
b10 $
b10 (
1'
#15
1%
#20
0%
b1010101 &
b1010101 )
b100 $
b100 (
#25
1%
#30
0%
b10 $
b10 (
0'
#35
b10101010 !
b10101010 ,
1%
#40
0%
b100 $
b100 (
#45
b1010101 !
b1010101 ,
1%
