#!/bin/sh
module load synopsys/vcs
vcs -full64 time -v ../rtl/Misc/lib1 ../rtl/Adders/base_adders.v ../rtl/Adders/ripple_adders.v tests/ripple_adder_8_test.v -debug_all
./simv
