INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/Prueba-repositorio-lab1/lab1/lab1.srcs/sources_1/new/pkg_bits.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/Prueba-repositorio-lab1/lab1/lab1.srcs/sources_1/new/module_alu_restador.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_restador
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/Prueba-repositorio-lab1/lab1/lab1.srcs/sources_1/new/module_alu_sumador.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_alu_sumador
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/Prueba-repositorio-lab1/lab1/lab1.srcs/sim_1/new/tb_module_alu_restador.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_module_alu_restador
