$date
	Mon Oct 15 22:28:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 4 ! op [0:3] $end
$var reg 16 " ip [0:15] $end
$scope module ec $end
$var wire 16 # ip [0:15] $end
$var wire 4 $ op [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1000000000000000 #
b1000000000000000 "
b0 !
$end
#5
b1 !
b1 $
b100000000000000 "
b100000000000000 #
#10
b10 !
b10 $
b10000000000000 "
b10000000000000 #
#15
b11 !
b11 $
b1000000000000 "
b1000000000000 #
#20
b100 !
b100 $
b100000000000 "
b100000000000 #
#25
b101 !
b101 $
b10000000000 "
b10000000000 #
#30
b110 !
b110 $
b1000000000 "
b1000000000 #
#35
b111 !
b111 $
b100000000 "
b100000000 #
#40
b1000 !
b1000 $
b10000000 "
b10000000 #
#45
b1001 !
b1001 $
b1000000 "
b1000000 #
#50
b1010 !
b1010 $
b100000 "
b100000 #
#55
b1011 !
b1011 $
b10000 "
b10000 #
#60
b1100 !
b1100 $
b1000 "
b1000 #
#65
b1101 !
b1101 $
b100 "
b100 #
#70
b1110 !
b1110 $
b10 "
b10 #
#75
b1111 !
b1111 $
b1 "
b1 #
