

================================================================
== Synthesis Summary Report of 'krnl_mmult'
================================================================
+ General Information: 
    * Date:           Tue Dec  5 21:22:11 2023
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        systolic_hls
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+------------+-------------+-----+
    |                             Modules                             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |           |            |             |     |
    |                             & Loops                             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP    |     FF     |     LUT     | URAM|
    +-----------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+------------+-------------+-----+
    |+ krnl_mmult                                                     |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|  122 (28%)|  207 (57%)|  13910 (9%)|  22464 (31%)|    -|
    | + grp_krnl_mmult_Pipeline_readA_readA_i_readA_k_fu_804          |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|          -|          -|  1202 (~0%)|     953 (1%)|    -|
    |  o readA_readA_i_readA_k                                        |       -|   7.30|        -|          -|         3|        1|     -|       yes|          -|          -|           -|            -|    -|
    | + grp_krnl_mmult_Pipeline_fill_localC_fill_localC_inner_fu_829  |       -|   5.09|       18|    180.000|         -|       18|     -|        no|          -|          -|   525 (~0%)|    296 (~0%)|    -|
    |  o fill_localC_fill_localC_inner                                |       -|   7.30|       16|    160.000|         1|        1|    16|       yes|          -|          -|           -|            -|    -|
    | + grp_krnl_mmult_Pipeline_readB_readB_j_readB_k_fu_865          |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|          -|          -|  1202 (~0%)|     953 (1%)|    -|
    |  o readB_readB_j_readB_k                                        |       -|   7.30|        -|          -|         3|        1|     -|       yes|          -|          -|           -|            -|    -|
    | + grp_krnl_mmult_Pipeline_systolick_fu_890                      |       -|   1.20|     1034|  1.034e+04|         -|     1034|     -|        no|          -|  192 (53%)|   6044 (4%)|  10598 (15%)|    -|
    |  o systolick                                                    |       -|   7.30|     1032|  1.032e+04|         3|        1|  1031|       yes|          -|          -|           -|            -|    -|
    | + grp_krnl_mmult_Pipeline_Accum_C_fu_990                        |       -|   5.00|        6|     60.000|         -|        6|     -|        no|          -|          -|   518 (~0%)|    1136 (1%)|    -|
    |  o Accum_C                                                      |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|          -|          -|           -|            -|    -|
    | + grp_krnl_mmult_Pipeline_writeC_writeC_inner_fu_1090           |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|          -|          -|  1218 (~0%)|    3487 (4%)|    -|
    |  o writeC_writeC_inner                                          |       -|   7.30|        -|          -|        71|        1|     -|       yes|          -|          -|           -|            -|    -|
    | o outer_i                                                       |       -|   7.30|        -|          -|         -|        -|     -|        no|          -|          -|           -|            -|    -|
    |  o outer_j                                                      |       -|   7.30|        -|          -|         -|        -|     -|        no|          -|          -|           -|            -|    -|
    +-----------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| a        | inout     | int const * |
| b        | inout     | int const * |
| c        | inout     | int*        |
| a_row    | in        | int         |
| a_col    | in        | int         |
| b_col    | in        | int         |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+---------------------+-----------+----------+-----------------------+
| Argument | HW Name             | HW Type   | HW Usage | HW Info               |
+----------+---------------------+-----------+----------+-----------------------+
| a        | m_axi_gmem          | interface |          |                       |
| a        | s_axi_control a_1   | register  | offset   | offset=0x10, range=32 |
| a        | s_axi_control a_2   | register  | offset   | offset=0x14, range=32 |
| b        | m_axi_gmem          | interface |          |                       |
| b        | s_axi_control b_1   | register  | offset   | offset=0x1c, range=32 |
| b        | s_axi_control b_2   | register  | offset   | offset=0x20, range=32 |
| c        | m_axi_gmem          | interface |          |                       |
| c        | s_axi_control c_1   | register  | offset   | offset=0x28, range=32 |
| c        | s_axi_control c_2   | register  | offset   | offset=0x2c, range=32 |
| a_row    | s_axi_control a_row | register  |          | offset=0x34, range=32 |
| a_col    | s_axi_control a_col | register  |          | offset=0x3c, range=32 |
| b_col    | s_axi_control b_col | register  |          | offset=0x44, range=32 |
+----------+---------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| HW Interface | Message                                                                                                                                                                                                                    | Location              |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| m_axi_gmem   | Multiple burst reads of length 1024 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | krnl_mmult.cpp:214:9  |
| m_axi_gmem   | Multiple burst reads of length 1024 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | krnl_mmult.cpp:265:13 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+

* Bursts and Widening Missed
+--------------+----------+--------------+------------------------------------------------+------------+-----------------------+
| HW Interface | Variable | Loop         | Problem                                        | Resolution | Location              |
+--------------+----------+--------------+------------------------------------------------+------------+-----------------------+
| m_axi_gmem   | c        | writeC       | Stride is incompatible                         | 214-230    | krnl_mmult.cpp:328:13 |
| m_axi_gmem   | c        | writeC_inner | Sequential access length is not divisible by 2 | 214-234    | krnl_mmult.cpp:330:17 |
| m_axi_gmem   | c        | writeC_inner | Sequential access length is not divisible by 2 | 214-234    | krnl_mmult.cpp:330:17 |
+--------------+----------+--------------+------------------------------------------------+------------+-----------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

