<stg><name>mm2_stage_0.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v18"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %v17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v17"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %v17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %v18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2 %icmp_ln53 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln53_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln53 = br i1 %icmp_ln53, void %.split14, void %.preheader2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split14:0 %v18_load = load i7 %v18

]]></Node>
<StgValue><ssdm name="v18_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split14:1 %v17_load = load i7 %v17

]]></Node>
<StgValue><ssdm name="v17_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split14:2 %add_ln53 = add i7 %v17_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_1_VITIS_LOOP_54_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split14:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split14:5 %icmp_ln54 = icmp_eq  i7 %v18_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split14:6 %select_ln53 = select i1 %icmp_ln54, i7 0, i7 %v18_load

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split14:7 %select_ln53_1 = select i1 %icmp_ln54, i7 %add_ln53, i7 %v17_load

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="7">
<![CDATA[
.split14:8 %trunc_ln55 = trunc i7 %select_ln53_1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split14:9 %tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln55, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split14:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="7">
<![CDATA[
.split14:11 %zext_ln55 = zext i7 %select_ln53

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14:12 %add_ln55 = add i12 %tmp_3_cast, i12 %zext_ln55

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="12">
<![CDATA[
.split14:13 %zext_ln55_1 = zext i12 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:14 %out_buffer_addr = getelementptr i32 %out_buffer, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="out_buffer_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:15 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14:16 %store_ln55 = store i32 0, i12 %out_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split14:17 %add_ln54 = add i7 %select_ln53, i7 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:18 %store_ln53 = store i13 %add_ln53_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:19 %store_ln53 = store i7 %select_ln53_1, i7 %v17

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14:20 %store_ln54 = store i7 %add_ln54, i7 %v18

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.split14:21 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
.preheader2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="out_buffer" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="v18" fromId="46" toId="4">
</dataflow>
<dataflow id="48" from="StgValue_46" to="v17" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_46" to="indvar_flatten" fromId="46" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="store_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="indvar_flatten" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="store_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="55" from="v17" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_53" to="store_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="57" from="v18" to="store_ln0" fromId="4" toId="9">
</dataflow>
<dataflow id="58" from="indvar_flatten" to="indvar_flatten_load" fromId="6" toId="11">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="68" from="p_str" to="specpipeline_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="indvar_flatten_load" to="icmp_ln53" fromId="11" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln53" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="indvar_flatten_load" to="add_ln53_1" fromId="11" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="add_ln53_1" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="icmp_ln53" to="br_ln53" fromId="13" toId="15">
</dataflow>
<dataflow id="76" from="v18" to="v18_load" fromId="4" toId="16">
</dataflow>
<dataflow id="77" from="v17" to="v17_load" fromId="5" toId="17">
</dataflow>
<dataflow id="78" from="v17_load" to="add_ln53" fromId="17" toId="18">
</dataflow>
<dataflow id="80" from="StgValue_79" to="add_ln53" fromId="79" toId="18">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="84" from="VITIS_LOOP_53_1_VITIS_LOOP_54_2_str" to="specloopname_ln0" fromId="83" toId="19">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="85" toId="20">
</dataflow>
<dataflow id="88" from="StgValue_87" to="empty" fromId="87" toId="20">
</dataflow>
<dataflow id="89" from="StgValue_87" to="empty" fromId="87" toId="20">
</dataflow>
<dataflow id="90" from="StgValue_87" to="empty" fromId="87" toId="20">
</dataflow>
<dataflow id="91" from="v18_load" to="icmp_ln54" fromId="16" toId="21">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln54" fromId="92" toId="21">
</dataflow>
<dataflow id="94" from="icmp_ln54" to="select_ln53" fromId="21" toId="22">
</dataflow>
<dataflow id="95" from="StgValue_53" to="select_ln53" fromId="53" toId="22">
</dataflow>
<dataflow id="96" from="v18_load" to="select_ln53" fromId="16" toId="22">
</dataflow>
<dataflow id="97" from="icmp_ln54" to="select_ln53_1" fromId="21" toId="23">
</dataflow>
<dataflow id="98" from="add_ln53" to="select_ln53_1" fromId="18" toId="23">
</dataflow>
<dataflow id="99" from="v17_load" to="select_ln53_1" fromId="17" toId="23">
</dataflow>
<dataflow id="100" from="select_ln53_1" to="trunc_ln55" fromId="23" toId="24">
</dataflow>
<dataflow id="102" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_3_cast" fromId="101" toId="25">
</dataflow>
<dataflow id="103" from="trunc_ln55" to="tmp_3_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="105" from="StgValue_104" to="tmp_3_cast" fromId="104" toId="25">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="59" toId="26">
</dataflow>
<dataflow id="107" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="26">
</dataflow>
<dataflow id="108" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="26">
</dataflow>
<dataflow id="109" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="26">
</dataflow>
<dataflow id="110" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="26">
</dataflow>
<dataflow id="111" from="p_str" to="specpipeline_ln0" fromId="67" toId="26">
</dataflow>
<dataflow id="112" from="select_ln53" to="zext_ln55" fromId="22" toId="27">
</dataflow>
<dataflow id="113" from="tmp_3_cast" to="add_ln55" fromId="25" toId="28">
</dataflow>
<dataflow id="114" from="zext_ln55" to="add_ln55" fromId="27" toId="28">
</dataflow>
<dataflow id="115" from="add_ln55" to="zext_ln55_1" fromId="28" toId="29">
</dataflow>
<dataflow id="116" from="out_buffer" to="out_buffer_addr" fromId="45" toId="30">
</dataflow>
<dataflow id="118" from="StgValue_117" to="out_buffer_addr" fromId="117" toId="30">
</dataflow>
<dataflow id="119" from="zext_ln55_1" to="out_buffer_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopName" to="specloopname_ln54" fromId="81" toId="31">
</dataflow>
<dataflow id="122" from="empty_13" to="specloopname_ln54" fromId="121" toId="31">
</dataflow>
<dataflow id="124" from="StgValue_123" to="store_ln55" fromId="123" toId="32">
</dataflow>
<dataflow id="125" from="out_buffer_addr" to="store_ln55" fromId="30" toId="32">
</dataflow>
<dataflow id="126" from="select_ln53" to="add_ln54" fromId="22" toId="33">
</dataflow>
<dataflow id="127" from="StgValue_79" to="add_ln54" fromId="79" toId="33">
</dataflow>
<dataflow id="128" from="add_ln53_1" to="store_ln53" fromId="14" toId="34">
</dataflow>
<dataflow id="129" from="indvar_flatten" to="store_ln53" fromId="6" toId="34">
</dataflow>
<dataflow id="130" from="select_ln53_1" to="store_ln53" fromId="23" toId="35">
</dataflow>
<dataflow id="131" from="v17" to="store_ln53" fromId="5" toId="35">
</dataflow>
<dataflow id="132" from="add_ln54" to="store_ln54" fromId="33" toId="36">
</dataflow>
<dataflow id="133" from="v18" to="store_ln54" fromId="4" toId="36">
</dataflow>
<dataflow id="134" from="icmp_ln53" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
