
---------- Begin Simulation Statistics ----------
final_tick                                  671146000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91022                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865212                       # Number of bytes of host memory used
host_op_rate                                   101183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.99                       # Real time elapsed on the host
host_tick_rate                               61087967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1111649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000671                       # Number of seconds simulated
sim_ticks                                   671146000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.479959                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  110463                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               112168                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            184029                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              401                       # Number of indirect misses.
system.cpu.branchPred.lookups                  236433                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11982                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    404112                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   397051                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4065                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     216048                       # Number of branches committed
system.cpu.commit.bw_lim_events                 42684                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           63334                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001856                       # Number of instructions committed
system.cpu.commit.committedOps                1113505                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1163421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.957095                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.920348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       761905     65.49%     65.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       183451     15.77%     81.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        75866      6.52%     87.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40087      3.45%     91.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22834      1.96%     93.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         9979      0.86%     94.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        10947      0.94%     94.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15668      1.35%     96.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        42684      3.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1163421                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11108                       # Number of function calls committed.
system.cpu.commit.int_insts                    980744                       # Number of committed integer instructions.
system.cpu.commit.loads                        176934                       # Number of loads committed
system.cpu.commit.membars                         475                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           796966     71.57%     71.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3693      0.33%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              912      0.08%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            438      0.04%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1629      0.15%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.04%     72.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.06%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.05%     72.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.05%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          176934     15.89%     88.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         130493     11.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1113505                       # Class of committed instruction
system.cpu.commit.refs                         307427                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     10353                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1111649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.342293                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.342293                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 81030                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   459                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               110232                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1199065                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   842340                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    241313                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4173                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1650                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  4470                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      236433                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    183916                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        293775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2996                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1091593                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    9256                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.176141                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             874873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             125326                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.813230                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1173326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.033284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.323690                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   921656     78.55%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    35313      3.01%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    33031      2.82%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    27934      2.38%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24976      2.13%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    20818      1.77%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19301      1.64%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14974      1.28%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    75323      6.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1173326                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        95391                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         1032                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        97300                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         91182                       # number of prefetches that crossed the page
system.cpu.idleCycles                          168967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4340                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   223675                       # Number of branches executed
system.cpu.iew.exec_nop                          2008                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.864916                       # Inst execution rate
system.cpu.iew.exec_refs                       326482                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     133714                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9351                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                187281                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                505                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4057                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               136123                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1176977                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                192768                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5704                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1160971                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     60                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   473                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4173                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   575                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            11408                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         8566                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10342                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5628                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             48                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2848                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1492                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    988589                       # num instructions consuming a value
system.cpu.iew.wb_count                       1148830                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572725                       # average fanout of values written-back
system.cpu.iew.wb_producers                    566190                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.855871                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1150168                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1312454                       # number of integer regfile reads
system.cpu.int_regfile_writes                  825827                       # number of integer regfile writes
system.cpu.ipc                               0.744994                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.744994                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               216      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                828673     71.03%     71.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3856      0.33%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   912      0.08%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 438      0.04%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1770      0.15%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     71.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  521      0.04%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  766      0.07%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  690      0.06%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 570      0.05%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               194053     16.63%     88.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              134155     11.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1166675                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       15271                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013089                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4184     27.40%     27.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     27.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     27.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     27.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     27.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     27.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.10%     27.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.01%     27.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.24%     27.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.01%     27.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     27.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     27.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     27.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     27.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     28      0.18%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     27.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2941     19.26%     47.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8061     52.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1169526                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3498271                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1137552                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1225291                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1174464                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1166675                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 505                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           63306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               187                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1173326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.994331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.684799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              737971     62.90%     62.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              150058     12.79%     75.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               93128      7.94%     83.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               70342      6.00%     89.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               53274      4.54%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               32093      2.74%     96.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17696      1.51%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10514      0.90%     99.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8250      0.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1173326                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.869166                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  12204                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              23863                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        11278                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             13027                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              8213                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7379                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               187281                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              136123                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  791167                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2390                       # number of misc regfile writes
system.cpu.numCycles                          1342293                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   10290                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1188200                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    581                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   844548                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1318                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1809654                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1192030                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1277170                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    243551                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  34378                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4173                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 38815                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    88949                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1344829                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          31949                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2362                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12534                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            504                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            11469                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2296653                       # The number of ROB reads
system.cpu.rob.rob_writes                     2363614                       # The number of ROB writes
system.cpu.timesIdled                           22513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    10967                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6065                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105887                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1020                       # Transaction distribution
system.membus.trans_dist::ReadExReq               383                       # Transaction distribution
system.membus.trans_dist::ReadExResp              383                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1020                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        89792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1418                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1418    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1418                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1746000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7474250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             52899                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        52526                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         52654                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          245                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       157834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                159188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6731520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6774720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            53301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53300    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53301                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          114408582                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            959492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          78981000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            11.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                28475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        23404                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51883                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               28475                       # number of overall hits
system.l2.overall_hits::.cpu.data                   4                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        23404                       # number of overall hits
system.l2.overall_hits::total                   51883                       # number of overall hits
system.l2.demand_misses::.cpu.inst                775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                628                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1403                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               775                       # number of overall misses
system.l2.overall_misses::.cpu.data               628                       # number of overall misses
system.l2.overall_misses::total                  1403                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     53609500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        113579500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59970000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     53609500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       113579500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            29250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        23404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53286                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           29250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        23404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53286                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.026496                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993671                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026330                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.026496                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993671                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026330                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77380.645161                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85365.445860                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80954.739843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77380.645161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85365.445860                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80954.739843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1403                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1403                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     47329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     99549500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     47329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     99549500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.026496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026330                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.026496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026330                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67380.645161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75365.445860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70954.739843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67380.645161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75365.445860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70954.739843                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           43                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               43                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        52525                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            52525                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        52525                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        52525                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 383                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     32598000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32598000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.989664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85112.271540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85112.271540                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     28768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.989664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75112.271540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75112.271540                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          28475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        23404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              51879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59970000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59970000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        29250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        23404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          52654                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.026496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77380.645161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77380.645161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          775                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          775                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.026496                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67380.645161                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67380.645161                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21011500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21011500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85761.224490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85761.224490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18561500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18561500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75761.224490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75761.224490                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       286500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       286500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19100                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1188.412756                       # Cycle average of tags in use
system.l2.tags.total_refs                      105871                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     75.406695                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.286156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       743.752488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       444.374113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.013561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.036267                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1354                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.042847                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    848492                       # Number of tag accesses
system.l2.tags.data_accesses                   848492                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49600                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1403                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          73903443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          59885628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             133789071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     73903443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         73903443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         73903443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         59885628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            133789071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000555500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2940                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1403                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1403                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15470500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                41776750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11026.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29776.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1403                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.181237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.638248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.179882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          243     51.81%     51.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          126     26.87%     78.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      6.61%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      4.48%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      2.99%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.71%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.64%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.85%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      4.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          469                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  89792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       133.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    133.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     670226500                       # Total gap between requests
system.mem_ctrls.avgGap                     477709.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 73903442.768041536212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 59885628.462361395359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20328750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21448000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26230.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34152.87                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1984920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1051215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4205460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        238072470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         57238080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          355411185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.558673                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    146583500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     22360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    502202500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1378020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               728640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5811960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        151083060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        130492320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          342353040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.102183                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    337810750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     22360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    310975250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       150740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           150740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       150740                       # number of overall hits
system.cpu.icache.overall_hits::total          150740                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        33175                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33175                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        33175                       # number of overall misses
system.cpu.icache.overall_misses::total         33175                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    515191000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    515191000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    515191000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    515191000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       183915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       183915                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       183915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       183915                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.180382                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.180382                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.180382                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.180382                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15529.495102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15529.495102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15529.495102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15529.495102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          990                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.521739                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              8954                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        52526                       # number of writebacks
system.cpu.icache.writebacks::total             52526                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3925                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3925                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3925                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3925                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        29250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        29250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        29250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        23404                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        52654                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    438559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    438559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    438559500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    288255237                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    726814737                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.159041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.159041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.159041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.286295                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14993.487179                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14993.487179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14993.487179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12316.494488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13803.599670                       # average overall mshr miss latency
system.cpu.icache.replacements                  52526                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       150740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          150740                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        33175                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33175                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    515191000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    515191000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       183915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       183915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.180382                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.180382                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15529.495102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15529.495102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3925                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3925                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        29250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        29250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    438559500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    438559500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.159041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.159041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14993.487179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14993.487179                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        23404                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        23404                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    288255237                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    288255237                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12316.494488                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12316.494488                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.007286                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              203394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             52654                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.862840                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    68.297023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    58.710263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.533570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.458674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.460938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            420484                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           420484                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       299453                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           299453                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       300701                       # number of overall hits
system.cpu.dcache.overall_hits::total          300701                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2413                       # number of overall misses
system.cpu.dcache.overall_misses::total          2413                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    192525957                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    192525957                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    192525957                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    192525957                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       301863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       301863                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       303114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       303114                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007984                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007984                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007961                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007961                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79886.289212                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79886.289212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79786.969333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79786.969333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3804                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                72                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.dcache.writebacks::total                43                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1766                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1766                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          647                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     54862993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54862993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55093993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55093993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002135                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002135                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85190.982919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85190.982919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85153.003091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85153.003091                       # average overall mshr miss latency
system.cpu.dcache.replacements                     60                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       171119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          171119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57778500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57778500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       171846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       171846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79475.240715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79475.240715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21163500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21163500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001408                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87452.479339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87452.479339                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       128327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         128327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    134492959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    134492959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       130002                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130002                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80294.303881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80294.303881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33452995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33452995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84906.078680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84906.078680                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1248                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1248                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1251                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1251                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002398                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002398                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002398                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002398                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       254498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       254498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31812.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31812.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       246498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       246498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30812.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30812.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          483                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          483                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           434.611214                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              302306                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               647                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            467.242658                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   434.611214                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.424425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.424425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          537                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.573242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            608791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           608791                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    671146000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    671146000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
