{
    "Citedpaper": [], 
    "Bibilometrics": {
        "Downloads_12Months": 35, 
        "Downloads_6Weeks": 4, 
        "Downloads_cumulative": 35, 
        "CitationCount": 0
    }, 
    "Title": "Evaluating programmable architectures for imaging and vision applications", 
    "Abstract": "Algorithms for computational imaging and computer vision are rapidly evolving, and hardware must follow suit: the next generation of image signal processors (ISPs) must be \"programmable\" to support new algorithms created with high-level frameworks. In this work, we compare flexible ISP architectures, using applications written in the Darkroom image processing language. We target two fundamental architecture classes: programmable in time, as represented by SIMD, and programmable in space, as typified by coarse grain reconfigurable array architectures (CGRA). We consider several optimizations on these two base architectures, such as register file partitioning for SIMD, bus based routing and pipelined wires for CGRA, and line buffer variations. After these optimizations on average, CGRA provides 1.6x better energy efficiency and 1.4x better compute density versus a SIMD solution, and 1.4x the energy efficiency and 3.1x the compute density of an FPGA. However the cost of providing general programmability is still high: compared to an ASIC, CGRA has 6x worse energy and area efficiency, and this ratio would be roughly 10x if memory dominated applications were excluded.", 
    "Published": 2016, 
    "References": [
        {
            "ArticleName": "T. Georgiev, Z. Yu, A. Lumsdaine, and S. Goma, \"Lytro camera technology: theory, algorithms, performance analysis,\" in Proc. SPIE, vol. 8667, 2013, p. 86671J."
        }, 
        {
            "ArticleName": "S. A. Shroff and K. Berkner, \"Image formation analysis and high resolution image reconstruction for plenoptic imaging systems,\" Applied optics, vol. 52, no. 10, pp. D22--D31, 2013."
        }, 
        {
            "ArticleName": "Zheng Lu , Yu-Wing Tai , Fanbo Deng , Moshe Ben-Ezra , Michael S. Brown, A 3D Imaging Framework Based on High-Resolution Photometric-Stereo and Low-Resolution Depth, International Journal of Computer Vision, v.102 n.1-3, p.18-32, March 2013", 
            "DOIhref": "https://dx.doi.org/10.1007/s11263-012-0589-5", 
            "DOIname": "10.1007/s11263-012-0589-5", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2445030"
        }, 
        {
            "ArticleName": "P. Desai, \"Choosing the right DSP for high-resolution imaging in mobile and wearable applications,\" http://ip.cadence.com/uploads/899/Tensilica_Vision_P5_WP_Final_100515-pdf."
        }, 
        {
            "ArticleName": "M. H. Ionica and D. Gregg, \"The Movidius Myriad architecture's potential for scientific computing,\" IEEE Micro, vol. 35, no. 1, pp. 6--14, 2015."
        }, 
        {
            "ArticleName": "T. R. Halfhill, \"Silicon Hive breaks out,\" Microprocessor Report, Dec, vol. 1, 2003."
        }, 
        {
            "ArticleName": "Jonathan Ragan-Kelley , Connelly Barnes , Andrew Adams , Sylvain Paris , Fr\u00e9do Durand , Saman Amarasinghe, Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines, ACM SIGPLAN Notices, v.48 n.6, June 2013", 
            "DOIhref": "http://doi.acm.org/10.1145/2499370.2462176", 
            "DOIname": "10.1145/2499370.2462176", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2462176"
        }, 
        {
            "ArticleName": "James Hegarty , John Brunhaver , Zachary DeVito , Jonathan Ragan-Kelley , Noy Cohen , Steven Bell , Artem Vasilyev , Mark Horowitz , Pat Hanrahan, Darkroom: compiling high-level image processing code into hardware pipelines, ACM Transactions on Graphics (TOG), v.33 n.4, July 2014", 
            "DOIhref": "http://doi.acm.org/10.1145/2601097.2601174", 
            "DOIname": "10.1145/2601097.2601174", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2601174"
        }, 
        {
            "ArticleName": "E. Angel, \"DIGIC processors explained,\" Canon, Inc., http://www.learn.usa.canon.com/resources/articles/2012/digic_processors.shtml, January 2012."
        }, 
        {
            "ArticleName": "S. Komatsu, M. Kimura, A. Okawa, and H. Miyashita, \"Milbeaut image signal processing LSI chip for mobile phones,\" Fujitsu Sci. Tech. J, vol. 49, no. 1, pp. 17--22, 2013."
        }, 
        {
            "ArticleName": "G. Martin and H. Chang, Eds., The TI OMAP platform approach to SoC. Springer, 2003, ch. 5."
        }, 
        {
            "ArticleName": "D. Witt, \"OMAP4430 architecture and development,\" in Technical Record of the 21st Hot Chips Conference, 2009."
        }, 
        {
            "ArticleName": "M. Ditty, J. Montrym, and C. Wittenbrink, \"NVIDIA's Tegra K1 system-on-chip,\" in Technical Record of the 26th Hot Chips Conference, 2014."
        }, 
        {
            "ArticleName": "D. Boggs, G. Brown, N. Tuck, and K. Venkatraman, \"Denver: NVIDIA's first 64-bit ARM processor,\" Micro, IEEE, vol. 35, no. 2, pp. 46--55, Mar 2015."
        }, 
        {
            "ArticleName": "Gideon P. Stein , Elchanan Rushinek , Gaby Hayun , Amnon Shashua, A Computer Vision System on a Chip: a case study from the automotive domain, Proceedings of the 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR'05) - Workshops, p.130, June 20-26, 2005", 
            "DOIhref": "https://dx.doi.org/10.1109/CVPR.2005.387", 
            "DOIname": "10.1109/CVPR.2005.387", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1100039"
        }, 
        {
            "ArticleName": "R. Bushey, H. Tabkhi, and G. Schirner, \"Flexible function-level acceleration of embedded vision applications using the pipelined vision processor,\" in Signals, Systems and Computers, 2013 Asilomar Conference on, Nov 2013, pp. 1447--1452."
        }, 
        {
            "ArticleName": "R. Rithe, P. Raina, N. Ickes, S. V. Tenneti, and A. P. Chandrakasan, \"Reconfigurable processor for energy- efficient computational photography,\" Solid-State Circuits, IEEE Journal of, vol. 48, no. 11, pp. 2908--2919, 2013."
        }, 
        {
            "ArticleName": "L. Codrescu, W. Anderson, S. Venkumanhanti, M. Zeng, E. Plondke, C. Koob, A. Ingle, C. Tabony, and R. Maule, \"Hexagon DSP: An architecture optimized for mobile multimedia and communications,\" Micro, IEEE, vol. 34, no. 2, pp. 34--43, 2014."
        }, 
        {
            "ArticleName": "R. Merritt, \"CES: Ceva recognizes gestures with new core,\" EE Times, January 2012, http://www.eetimes.com/document.asp?doc_id=1260890."
        }, 
        {
            "ArticleName": "B. Hariri, S. Abtahi, S. Shirmohammadi, and L. Martel, \"Demo: Vision based smart in-car camera system for driver yawning detection,\" in Distributed Smart Cameras (ICDSC), 2011 Fifth ACM/IEEE International Conference on. IEEE, 2011, pp. 1--2."
        }, 
        {
            "ArticleName": "Carl Ebeling , Darren C. Cronquist , Paul Franklin, RaPiD - Reconfigurable Pipelined Datapath, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.126-135, September 23-25, 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=741212"
        }, 
        {
            "ArticleName": "A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R. Guerrieri, \"A VLIW processor with reconfigurable instruction set for embedded applications,\" Solid-State Circuits, IEEE Journal of, vol. 38, no. 11, pp. 1876--1886, 2003."
        }, 
        {
            "ArticleName": "Sami Khawam , Ioannis Nousias , Mark Milward , Ying Yi , Mark Muir , Tughrul Arslan, The reconfigurable instruction cell array, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.1, p.75-85, January 2008", 
            "DOIhref": "https://dx.doi.org/10.1109/TVLSI.2007.912133", 
            "DOIname": "10.1109/TVLSI.2007.912133", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1375954"
        }, 
        {
            "ArticleName": "Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000", 
            "DOIhref": "https://dx.doi.org/10.1109/12.859540", 
            "DOIname": "10.1109/12.859540", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=342131"
        }, 
        {
            "ArticleName": "F.-J. Veredas, M. Scheppler, W. Moffat, and B. Mei, \"Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes,\" in Field Programmable Logic and Applications, 2005. International Conference on. IEEE, 2005, pp. 106--111."
        }, 
        {
            "ArticleName": "Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000", 
            "DOIhref": "https://dx.doi.org/10.1109/2.839324", 
            "DOIname": "10.1109/2.839324", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=621456"
        }, 
        {
            "ArticleName": "Venkatraman Govindaraju , Chen-Han Ho , Tony Nowatzki , Jatin Chhugani , Nadathur Satish , Karthikeyan Sankaralingam , Changkyu Kim, DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing, IEEE Micro, v.32 n.5, p.38-51, September 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/MM.2012.51", 
            "DOIname": "10.1109/MM.2012.51", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2412723"
        }, 
        {
            "ArticleName": "Angshuman Parashar , Michael Pellauer , Michael Adler , Bushra Ahsan , Neal Crago , Daniel Lustig , Vladimir Pavlov , Antonia Zhai , Mohit Gambhir , Aamer Jaleel , Randy Allmon , Rachid Rayess , Stephen Maresh , Joel Emer, Triggered instructions: a control paradigm for spatially-programmed architectures, ACM SIGARCH Computer Architecture News, v.41 n.3, June 2013", 
            "DOIhref": "http://doi.acm.org/10.1145/2508148.2485935", 
            "DOIname": "10.1145/2508148.2485935", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485935"
        }, 
        {
            "ArticleName": "C. Farabet, B. Martini, B. Corda, P. Akselrod, E. Culurciello, and Y. LeCun, \"Neuflow: A runtime reconfigurable dataflow processor for vision,\" in Computer Vision and Pattern Recognition Workshops (CVPRW), 2011 IEEE Computer Society Conference on. IEEE, 2011, pp. 109--116."
        }, 
        {
            "ArticleName": "S. M. A. H. Jafri, T. N. Gia, S. Dytckov, M. Daneshtalab, A. Hemani, J. Plosila, and H. Tenhunen, \"NeuroCGRA: A CGRA with support for neural networks,\" in High Performance Computing & Simulation (HPCS), 2014 International Conference on. IEEE, 2014, pp. 506--511."
        }, 
        {
            "ArticleName": "Lukas Cavigelli , David Gschwend , Christoph Mayer , Samuel Willi , Beat Muheim , Luca Benini, Origami: A Convolutional Network Accelerator, Proceedings of the 25th edition on Great Lakes Symposium on VLSI, May 20-22, 2015, Pittsburgh, Pennsylvania, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2742060.2743766", 
            "DOIname": "10.1145/2742060.2743766", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2743766"
        }, 
        {
            "ArticleName": "Tianshi Chen , Zidong Du , Ninghui Sun , Jia Wang , Chengyong Wu , Yunji Chen , Olivier Temam, DianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning, ACM SIGPLAN Notices, v.49 n.4, April 2014", 
            "DOIhref": "http://doi.acm.org/10.1145/2644865.2541967", 
            "DOIname": "10.1145/2644865.2541967", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2541967"
        }, 
        {
            "ArticleName": "R. Tessier, K. Pocek, and A. DeHon, \"Reconfigurable computing architectures,\" Proc. of the IEEE, vol. 103, no. 3, pp. 332--354, 2015."
        }, 
        {
            "ArticleName": "J. S. Brunhaver, \"Design and optimization of a stencil engine,\" Ph.D. dissertation, Stanford University, 2015."
        }, 
        {
            "ArticleName": "Dick Grune , Kees van Reeuwijk , Henri E. Bal , Ceriel J.H. Jacobs , Koen Langendoen, Modern Compiler Design, Springer Publishing Company, Incorporated, 2012", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2349036"
        }, 
        {
            "ArticleName": "Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=738755"
        }, 
        {
            "ArticleName": "Kara K. W. Poon , Steven J. E. Wilton , Andy Yan, A detailed power model for field-programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.279-302, April 2005", 
            "DOIhref": "http://doi.acm.org/10.1145/1059876.1059881", 
            "DOIname": "10.1145/1059876.1059881", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1059881"
        }, 
        {
            "ArticleName": "S. D. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic, Field-programmable gate arrays. Springer Science & Business Media, 2012, vol. 180."
        }, 
        {
            "ArticleName": "V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for deep-submicron FPGAs. Springer Science & Business Media, 2012, vol. 497."
        }, 
        {
            "ArticleName": "Vaughn Betz , Jonathan Rose, FPGA routing architecture: segmentation and buffering to optimize speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.59-68, February 21-23, 1999, Monterey, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/296399.296428", 
            "DOIname": "10.1145/296399.296428", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=296428"
        }, 
        {
            "ArticleName": "Steven Joseph Edward Wilton , Jonathan Rose , Zvenko Vranesic, Architectures and algorithms for field-programmable gate arrays with embedded memory, University of Toronto, Toronto, Ont., Canada, 1997", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=927664"
        }, 
        {
            "ArticleName": "C. Harris and M. Stephens, \"A combined corner and edge detector,\" in Alvey vision conference, vol. 15. Manchester, UK, 1988, p. 50."
        }, 
        {
            "ArticleName": "Edward Rosten , Reid Porter , Tom Drummond, Faster and Better: A Machine Learning Approach to Corner Detection, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.32 n.1, p.105-119, January 2010", 
            "DOIhref": "https://dx.doi.org/10.1109/TPAMI.2008.275", 
            "DOIname": "10.1109/TPAMI.2008.275", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1687114"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Stanford University", 
            "Name": "Artem Vasilyev"
        }, 
        {
            "Affiliation": "Stanford University", 
            "Name": "Nikhil Bhagdikar"
        }, 
        {
            "Affiliation": "Stanford University and Movidius", 
            "Name": "Ardavan Pedram"
        }, 
        {
            "Affiliation": "Stanford University", 
            "Name": "Stephen Richardson"
        }, 
        {
            "Affiliation": "Technion", 
            "Name": "Shahar Kvatinsky"
        }, 
        {
            "Affiliation": "Stanford University", 
            "Name": "Mark Horowitz"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3195702&preflayout=flat"
}