<!doctype html>
<html>
<head>
<title>ZDMA_CH_STATUS (ZDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___zdma.html")>ZDMA Module</a> &gt; ZDMA_CH_STATUS (ZDMA) Register</p><h1>ZDMA_CH_STATUS (ZDMA) Register</h1>
<h2>ZDMA_CH_STATUS (ZDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ZDMA_CH_STATUS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000011C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFA8011C (ADMA_CH0)<br/>0x00FFA9011C (ADMA_CH1)<br/>0x00FFAA011C (ADMA_CH2)<br/>0x00FFAB011C (ADMA_CH3)<br/>0x00FFAC011C (ADMA_CH4)<br/>0x00FFAD011C (ADMA_CH5)<br/>0x00FFAE011C (ADMA_CH6)<br/>0x00FFAF011C (ADMA_CH7)<br/>0x00FD50011C (GDMA_CH0)<br/>0x00FD51011C (GDMA_CH1)<br/>0x00FD52011C (GDMA_CH2)<br/>0x00FD53011C (GDMA_CH3)<br/>0x00FD54011C (GDMA_CH4)<br/>0x00FD55011C (GDMA_CH5)<br/>0x00FD56011C (GDMA_CH6)<br/>0x00FD57011C (GDMA_CH7)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Channel Status Register</td></tr>
</table>
<p></p>
<h2>ZDMA_CH_STATUS (ZDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:2</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved for future use</td></tr>
<tr valign=top><td>STATE</td><td class="center"> 1:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>00: Done with no error (as a result Enable bit is cleared by HW)<br/>01: paused with no error (as a result Enable bit remains set).<br/>10: DMA is busy transferring<br/>11: DMA done with error (error condition captured in other registers)<br/>This bit is cleared by HW when Enable or Unpause is set to 1.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>