<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf41.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:44:30 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"細明體"; font-size:9pt;}

A:link {font-family:"細明體"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"細明體"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"細明體"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf40.html" target="_self" title="前一個搜索組"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<a name="bms_M_K"></a><a name="subkey_M_K"></a><a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.html"><b>mkl</b></a> <br><nobr><a name="bms_M_L"></a><a name="subkey_M_L"></a>ml <a href="../Pentium4_HH/Advice4_HH/found_x87_denormal_numbers_.html"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/eliminating_branches.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MLA</b></a> <br><nobr><a name="bm_M"></a>mla <a href="../xscinstruct_hh/INST_MLA.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>3</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mlas <a href="../xscinstruct_hh/INST_MLA.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mli <a href="../Itanium2_HH/Events642/syll_not_dispersed.html"><b>1</b></a> <a href="../instruct64_hh/6400310.html"><b>2</b></a> <a href="../instruct64_hh/6400306.html"><b>3</b></a> <a href="../instruct64_hh/6400155.html"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mlx <a href="../Itanium2_HH/Events642/IA64_TAGGED_INST_RETIRED.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/IA64_INST_RETIRED.html"><b>2</b></a> </nobr><br><nobr><a name="bms_M_M"></a><a name="subkey_M_M"></a>mm <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc56.html"><b>2</b></a> <a href="../instruct32_hh/vc53.html"><b>3</b></a> <a href="../instruct32_hh/vc52.html"><b>4</b></a> <a href="../instruct32_hh/vc50.html"><b>5</b></a> <a href="../instruct32_hh/vc66.html"><b>6</b></a> <a href="../instruct32_hh/vc63.html"><b>7</b></a> <a href="../instruct32_hh/vc185.html"><b>8</b></a> <a href="../instruct32_hh/vc182.html"><b>9</b></a> <a href="../instruct32_hh/vc200.html"><b>10</b></a> <a href="../instruct32_hh/vc199.html"><b>11</b></a> <a href="../instruct32_hh/vc198.html"><b>12</b></a> <a href="../instruct32_hh/vc228.html"><b>13</b></a> <a href="../instruct32_hh/vc227.html"><b>14</b></a> <a href="../instruct32_hh/vc226.html"><b>15</b></a> <a href="../instruct32_hh/vc225.html"><b>16</b></a> <a href="../instruct32_hh/vc223.html"><b>17</b></a> <a href="../instruct32_hh/vc222.html"><b>18</b></a> <a href="../instruct32_hh/vc243.html"><b>19</b></a> <a href="../instruct32_hh/vc242.html"><b>20</b></a> <a href="../instruct32_hh/vc240.html"><b>21</b></a> <a href="../instruct32_hh/vc235.html"><b>22</b></a> <a href="../instruct32_hh/vc234.html"><b>23</b></a> <a href="../instruct32_hh/vc233.html"><b>24</b></a> <a href="../instruct32_hh/vc232.html"><b>25</b></a> <a href="../instruct32_hh/vc231.html"><b>26</b></a> <a href="../instruct32_hh/vc259.html"><b>27</b></a> <a href="../instruct32_hh/vc257.html"><b>28</b></a> <a href="../instruct32_hh/vc256.html"><b>29</b></a> <a href="../instruct32_hh/vc248.html"><b>30</b></a> <a href="../instruct32_hh/vc269.html"><b>31</b></a> <a href="../instruct32_hh/vc265.html"><b>32</b></a> <a href="../instruct32_hh/vc264.html"><b>33</b></a> <a href="../instruct32_hh/vc263.html"><b>34</b></a> <a href="../instruct32_hh/vc262.html"><b>35</b></a> <a href="../instruct32_hh/vc260.html"><b>36</b></a> </nobr><br><nobr><a name="bm_M"></a>mm0 <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc129.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipspmul_stall.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>4</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>5</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.html"><b>6</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>mm02</b></a> <br><nobr><a name="bm_M"></a>mm03 <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>mm06</b></a> <br><nobr><a name="bm_M"></a>mm1 <a href="../instruct32_hh/vc129.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>4</b></a> <a href="../instruct32_hh/vc167.html"><b>5</b></a> <a href="../instruct32_hh/vc230.html"><b>6</b></a> <a href="../instruct32_hh/vc224.html"><b>7</b></a> <a href="../instruct32_hh/vc221.html"><b>8</b></a> <a href="../instruct32_hh/vc244.html"><b>9</b></a> <a href="../instruct32_hh/vc243.html"><b>10</b></a> <a href="../instruct32_hh/vc242.html"><b>11</b></a> <a href="../instruct32_hh/vc241.html"><b>12</b></a> <a href="../instruct32_hh/vc239.html"><b>13</b></a> <a href="../instruct32_hh/vc238.html"><b>14</b></a> <a href="../instruct32_hh/vc237.html"><b>15</b></a> <a href="../instruct32_hh/vc236.html"><b>16</b></a> <a href="../instruct32_hh/vc254.html"><b>17</b></a> <a href="../instruct32_hh/vc250.html"><b>18</b></a> <a href="../instruct32_hh/vc261.html"><b>19</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspmul_stall.html"><b>mm12</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspmul_stall.html"><b>mm13</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>mm14</b></a> <br><nobr><a name="bm_M"></a>mm2 <a href="../instruct32_hh/vc129.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>4</b></a> <a href="../instruct32_hh/vc167.html"><b>5</b></a> <a href="../instruct32_hh/vc230.html"><b>6</b></a> <a href="../instruct32_hh/vc224.html"><b>7</b></a> <a href="../instruct32_hh/vc221.html"><b>8</b></a> <a href="../instruct32_hh/vc244.html"><b>9</b></a> <a href="../instruct32_hh/vc243.html"><b>10</b></a> <a href="../instruct32_hh/vc242.html"><b>11</b></a> <a href="../instruct32_hh/vc241.html"><b>12</b></a> <a href="../instruct32_hh/vc239.html"><b>13</b></a> <a href="../instruct32_hh/vc238.html"><b>14</b></a> <a href="../instruct32_hh/vc237.html"><b>15</b></a> <a href="../instruct32_hh/vc236.html"><b>16</b></a> <a href="../instruct32_hh/vc254.html"><b>17</b></a> <a href="../instruct32_hh/vc250.html"><b>18</b></a> <a href="../instruct32_hh/vc261.html"><b>19</b></a> </nobr><br><nobr><a name="bm_M"></a>mm3 <a href="../instruct32_hh/vc129.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipspmul_stall.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>4</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspmul_stall.html"><b>mm34</b></a> <br><nobr><a name="bm_M"></a>mm4 <a href="../instruct32_hh/vc129.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipspmul_stall.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mm43 <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mm44 <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mm5 <a href="../instruct32_hh/vc129.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mm6 <a href="../instruct32_hh/vc129.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mm7 <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc129.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>4</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc291.html"><b>mm8</b></a> <br><a name="bm_M"></a><a href="../Itanium2_HH/Lips642/it_mm_flush.html"><b>mm_flush</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_int_mem.html"><b>mm_int_mem</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>mm_mov_dep</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>mm_mul</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>mm_shift</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/branches_retired.html"><b>mmnm</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/branches_retired.html"><b>mmnp</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/branches_retired.html"><b>mmtm</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/branches_retired.html"><b>mmtp</b></a> <br><nobr><a name="bm_M"></a>MMX <a href="../ht_index.html"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>2</b></a> <a href="../instruct32_hh/vc46.html"><b>3</b></a> <a href="../instruct32_hh/vc56.html"><b>4</b></a> <a href="../instruct32_hh/vc50.html"><b>5</b></a> <a href="../instruct32_hh/vc66.html"><b>6</b></a> <a href="../instruct32_hh/vc63.html"><b>7</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_ii_processor.html"><b>8</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>9</b></a> <a href="../xscinstruct_hh/Conditional_Execution.html"><b>10</b></a> </nobr><br><nobr><a name="bm_M"></a>mmx <a href="../PentiumM_HH/EventsB/ev3_074.html"><b>1</b></a> <a href="../PentiumM_HH/EventsB/ev3_073.html"><b>2</b></a> <a href="../PentiumM_HH/EventsB/ev3_072.html"><b>3</b></a> <a href="../PentiumM_HH/EventsB/ev3_071.html"><b>4</b></a> <a href="../PentiumM_HH/EventsB/ev3_070.html"><b>5</b></a> <a href="../PentiumM_HH/EventsB/ev3_069.html"><b>6</b></a> <a href="../disclaimer.html"><b>7</b></a> <a href="../PentiumM_HH/EventsB/ev3_078.html"><b>8</b></a> <a href="../instruct32_hh/simd_fp_except.html"><b>9</b></a> <a href="../instruct32_hh/operations.html"><b>10</b></a> <a href="../instruct32_hh/intrins_api.html"><b>11</b></a> <a href="../instruct32_hh/instruction.html"><b>12</b></a> <a href="../Pentium4_HH/Lips/FIFO_Buffer.html"><b>13</b></a> <a href="../Pentium4_HH/Lips/about_penalties_for_pentium_4_processor.html"><b>14</b></a> <a href="../instruct32_hh/vc56.html"><b>15</b></a> <a href="../instruct32_hh/vc53.html"><b>16</b></a> <a href="../instruct32_hh/vc52.html"><b>17</b></a> <a href="../instruct32_hh/vc50.html"><b>18</b></a> <a href="../Pentium4_HH/Lips/lipsimm_disp.html"><b>19</b></a> <a href="../instruct32_hh/vc66.html"><b>20</b></a> <a href="../instruct32_hh/vc63.html"><b>21</b></a> <a href="../instruct32_hh/vc129.html"><b>22</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.html"><b>23</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.html"><b>24</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>25</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_int_mem.html"><b>26</b></a> <a href="../Pentium4_HH/Lips/LipsLongInst.html"><b>27</b></a> <a href="../instruct32_hh/vc79.html"><b>28</b></a> <a href="../instruct32_hh/vc130.html"><b>29</b></a> <a href="../Pentium4_HH/Lips/lipspro_mmx_trans.html"><b>30</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.html"><b>31</b></a> <a href="../Pentium4_HH/Lips/lipsprev_np_fp.html"><b>32</b></a> <a href="../Pentium4_HH/Lips/lipsprev_mm_int_mem.html"><b>33</b></a> <a href="../Pentium4_HH/Lips/lipsprev_imm_disp.html"><b>34</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.html"><b>35</b></a> <a href="../Pentium4_HH/Lips/LipsPrefix.html"><b>36</b></a> <a href="../xscinstruct_hh/TMRRC.html"><b>37</b></a> <a href="../xscinstruct_hh/TMRC.html"><b>38</b></a> <a href="../xscinstruct_hh/TMOVMSK.html"><b>39</b></a> <a href="../xscinstruct_hh/TMIAPH.html"><b>40</b></a> <a href="../xscinstruct_hh/TMIA.html"><b>41</b></a> <a href="../xscinstruct_hh/TMCRR.html"><b>42</b></a> <a href="../xscinstruct_hh/TMCR.html"><b>43</b></a> <a href="../xscinstruct_hh/TINSR.html"><b>44</b></a> <a href="../xscinstruct_hh/TEXTRM.html"><b>45</b></a> <a href="../xscinstruct_hh/TEXTRC.html"><b>46</b></a> <a href="../xscinstruct_hh/TBCST.html"><b>47</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_with_mmx(tm_technology_processor.html"><b>48</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_iii_processor.html"><b>49</b></a> <a href="../Pentium4_HH/Lips/lipsuncond_jmp_to_next.html"><b>50</b></a> <a href="../instruct32_hh/vc167.html"><b>51</b></a> <a href="../xscinstruct_hh/WMIN.html"><b>52</b></a> <a href="../xscinstruct_hh/WMAX.html"><b>53</b></a> <a href="../xscinstruct_hh/WMADD.html"><b>54</b></a> <a href="../xscinstruct_hh/WMAC.html"><b>55</b></a> <a href="../xscinstruct_hh/WLDR.html"><b>56</b></a> <a href="../xscinstruct_hh/WCMPGT.html"><b>57</b></a> <a href="../xscinstruct_hh/WCMPEQ.html"><b>58</b></a> <a href="../xscinstruct_hh/WAVG2.html"><b>59</b></a> <a href="../xscinstruct_hh/WANDN.html"><b>60</b></a> <a href="../xscinstruct_hh/WAND.html"><b>61</b></a> <a href="../xscinstruct_hh/WALIGNR.html"><b>62</b></a> <a href="../xscinstruct_hh/WALIGNI.html"><b>63</b></a> <a href="../xscinstruct_hh/WADD.html"><b>64</b></a> <a href="../xscinstruct_hh/WACC.html"><b>65</b></a> <a href="../instruct32_hh/vc185.html"><b>66</b></a> <a href="../instruct32_hh/vc182.html"><b>67</b></a> <a href="../xscinstruct_hh/WUNPCKIL.html"><b>68</b></a> <a href="../xscinstruct_hh/WUNPCKIH.html"><b>69</b></a> <a href="../xscinstruct_hh/WUNPCKEL.html"><b>70</b></a> <a href="../xscinstruct_hh/WUNPCKEH.html"><b>71</b></a> <a href="../xscinstruct_hh/WSUB.html"><b>72</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>73</b></a> <a href="../xscinstruct_hh/WSRL.html"><b>74</b></a> <a href="../xscinstruct_hh/WSRA.html"><b>75</b></a> <a href="../xscinstruct_hh/WSLL.html"><b>76</b></a> <a href="../xscinstruct_hh/WSHUFH.html"><b>77</b></a> <a href="../xscinstruct_hh/WSAD.html"><b>78</b></a> <a href="../xscinstruct_hh/WROR.html"><b>79</b></a> <a href="../xscinstruct_hh/WPACK.html"><b>80</b></a> <a href="../xscinstruct_hh/WOR.html"><b>81</b></a> <a href="../xscinstruct_hh/WMUL.html"><b>82</b></a> <a href="../xscinstruct_hh/WMOV.html"><b>83</b></a> <a href="../Reference_HH/streaming_simd_extensions_2_(sse2)_technology.html"><b>84</b></a> <a href="../Reference_HH/About_Instruction_Sets.html"><b>85</b></a> <a href="../PentiumM_HH/LipsB/about_pentium(r)_m_penalties.html"><b>86</b></a> <a href="../PentiumM_HH/EventsB/transitions_from_floating-point_to_mmxtm_instructions.html"><b>87</b></a> <a href="../PentiumM_HH/EventsB/transition_from_mmxtm_instructions_to_fp_instructions.html"><b>88</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.html"><b>89</b></a> <a href="../Pentium4_HH/Advice4_HH/mmx(tm)_instructions.html"><b>90</b></a> <a href="../instruct32_hh/vc200.html"><b>91</b></a> <a href="../instruct32_hh/vc199.html"><b>92</b></a> <a href="../instruct32_hh/vc198.html"><b>93</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>94</b></a> <a href="../xscinstruct_hh/WXOR.html"><b>95</b></a> <a href="../XScale_HH/LipsXSc/MAC.html"><b>96</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>97</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>98</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>99</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>100</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/mmx_trade_instructions.html"><b>101</b></a> <a href="../Pentium4_HH/Advice4_HH/mmx_trade__instructions.html"><b>102</b></a> <a href="../XScale_HH/XscEvents/about_events.html"><b>103</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>104</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>105</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.html"><b>106</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/64-bit_mmxtm_instructions.html"><b>107</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/128_bit_mmx_tm_instructions.html"><b>108</b></a> <a href="../Pentium4_HH/ER4/64-bit_mmxtm_instructions.html"><b>109</b></a> <a href="../Pentium4_HH/ER4/128_bit_mmx_tm_instructions.html"><b>110</b></a> <a href="../instruct32_hh/vc230.html"><b>111</b></a> <a href="../instruct32_hh/vc228.html"><b>112</b></a> <a href="../instruct32_hh/vc227.html"><b>113</b></a> <a href="../instruct32_hh/vc226.html"><b>114</b></a> <a href="../instruct32_hh/vc225.html"><b>115</b></a> <a href="../instruct32_hh/vc224.html"><b>116</b></a> <a href="../instruct32_hh/vc223.html"><b>117</b></a> <a href="../instruct32_hh/vc222.html"><b>118</b></a> <a href="../instruct32_hh/vc221.html"><b>119</b></a> <a href="../XScale_HH/XscEvents/wmmx_data_dependency_stall_(0x17).html"><b>120</b></a> <a href="../instruct32_hh/vc244.html"><b>121</b></a> <a href="../instruct32_hh/vc243.html"><b>122</b></a> <a href="../instruct32_hh/vc242.html"><b>123</b></a> <a href="../instruct32_hh/vc241.html"><b>124</b></a> <a href="../instruct32_hh/vc240.html"><b>125</b></a> <a href="../instruct32_hh/vc239.html"><b>126</b></a> <a href="../instruct32_hh/vc238.html"><b>127</b></a> <a href="../instruct32_hh/vc237.html"><b>128</b></a> <a href="../instruct32_hh/vc236.html"><b>129</b></a> <a href="../instruct32_hh/vc235.html"><b>130</b></a> <a href="../instruct32_hh/vc234.html"><b>131</b></a> <a href="../instruct32_hh/vc233.html"><b>132</b></a> <a href="../instruct32_hh/vc232.html"><b>133</b></a> <a href="../instruct32_hh/vc231.html"><b>134</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.html"><b>135</b></a> <a href="../Pentium4_HH/Events4/128-bit_mmx(tm)_instructions_retired.html"><b>136</b></a> <a href="../instruct32_hh/vc259.html"><b>137</b></a> <a href="../instruct32_hh/vc257.html"><b>138</b></a> <a href="../instruct32_hh/vc256.html"><b>139</b></a> <a href="../instruct32_hh/vc254.html"><b>140</b></a> <a href="../instruct32_hh/vc250.html"><b>141</b></a> <a href="../instruct32_hh/vc248.html"><b>142</b></a> <a href="../PentiumM_HH/ERB/abouteventratios_for_intel(r)_b_processors.html"><b>143</b></a> <a href="../Pentium4_HH/Events4/64-bit_mmx(tm)_instructions_retired.html"><b>144</b></a> <a href="../instruct32_hh/vc269.html"><b>145</b></a> <a href="../instruct32_hh/vc265.html"><b>146</b></a> <a href="../instruct32_hh/vc264.html"><b>147</b></a> <a href="../instruct32_hh/vc263.html"><b>148</b></a> <a href="../instruct32_hh/vc262.html"><b>149</b></a> <a href="../instruct32_hh/vc261.html"><b>150</b></a> <a href="../instruct32_hh/vc260.html"><b>151</b></a> <a href="../instruct32_hh/vc274.html"><b>152</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspro_mmx_trans.html"><b>mmx_transition</b></a> <br><nobr><a name="bms_M_N"></a><a name="subkey_M_N"></a>mnemonic <a href="../instruct32_hh/vc3a.html"><b>1</b></a> <a href="../instruct32_hh/vc4a.html"><b>2</b></a> </nobr><br><nobr><a name="bms_M_O"></a><a name="subkey_M_O"></a>mob <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/blocked_store_forwards.html"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/blocked_store_forwards.html"><b>2</b></a> <a href="../Pentium4_HH/Advice4_HH/memory_operands.html"><b>3</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/store_forward_performance_impact.html"><b>4</b></a> <a href="../Pentium4_HH/ER4/store_forward_performance_impact.html"><b>5</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_resource_stalls.html"><b>6</b></a> <a href="../Pentium4_HH/Events4/mob_load_replays_retired.html"><b>7</b></a> <a href="../Pentium4_HH/Events4/mob_load_replays.html"><b>8</b></a> </nobr><br><a name="bm_M"></a><a href="../ht_index.html"><b>MOB</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/machine_clear_count.html"><b>moclear</b></a> <br><nobr><a name="bm_M"></a>mod <a href="../instruct32_hh/operations.html"><b>1</b></a> <a href="../instruct32_hh/vc4a.html"><b>2</b></a> <a href="../instruct32_hh/vc74.html"><b>3</b></a> <a href="../instruct32_hh/vc80.html"><b>4</b></a> <a href="../instruct32_hh/vc167.html"><b>5</b></a> <a href="../xscinstruct_hh/WLDR.html"><b>6</b></a> <a href="../instruct32_hh/vc179.html"><b>7</b></a> <a href="../instruct32_hh/vc178.html"><b>8</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>9</b></a> <a href="../Pentium4_HH/Advice4_HH/Loop_Unrolling.html"><b>10</b></a> <a href="../instruct32_hh/vc270.html"><b>11</b></a> <a href="../instruct32_hh/vc291.html"><b>12</b></a> <a href="../instruct32_hh/vc290.html"><b>13</b></a> </nobr><br><nobr><a name="bm_M"></a>mode <a href="../xscinstruct_hh/INST_LDRT.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRSH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>7</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDM(3).html"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>10</b></a> <a href="../instruct32_hh/vc32.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>12</b></a> <a href="../xscinstruct_hh/INST_ORR.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_MOV.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_STRBT.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>20</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>21</b></a> <a href="../xscinstruct_hh/INST_STC.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_RSB.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>26</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_SUB.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>29</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>30</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>31</b></a> <a href="../instruct64_hh/loadrs_-_Load_Register_Stack_Instruction.html"><b>32</b></a> <a href="../instruct64_hh/loadrs-operation.html"><b>33</b></a> <a href="../instruct32_hh/vc143.html"><b>34</b></a> <a href="../instruct32_hh/vc140.html"><b>35</b></a> <a href="../instruct32_hh/vc139.html"><b>36</b></a> <a href="../instruct32_hh/vc137.html"><b>37</b></a> <a href="../instruct32_hh/vc149.html"><b>38</b></a> <a href="../instruct32_hh/vc145.html"><b>39</b></a> <a href="../instruct64_hh/6400292.html"><b>40</b></a> <a href="../instruct32_hh/vc220.html"><b>41</b></a> <a href="../instruct32_hh/vc219.html"><b>42</b></a> <a href="../instruct32_hh/vc247.html"><b>43</b></a> <a href="../instruct32_hh/vc268.html"><b>44</b></a> <a href="../instruct32_hh/vc26.html"><b>45</b></a> <a href="../instruct64_hh/6400154.html"><b>46</b></a> <a href="../instruct32_hh/vc277.html"><b>47</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).html"><b>48</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>49</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>50</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>51</b></a> <a href="../xscinstruct_hh/INST_CMP.html"><b>52</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>53</b></a> <a href="../xscinstruct_hh/INST_BIC.html"><b>54</b></a> <a href="../xscinstruct_hh/INST_AND.html"><b>55</b></a> <a href="../xscinstruct_hh/INST_ADD.html"><b>56</b></a> <a href="../xscinstruct_hh/inst_adc.html"><b>57</b></a> <a href="../instruct32_hh/vc311.html"><b>58</b></a> <a href="../instruct32_hh/vc303.html"><b>59</b></a> </nobr><br><nobr><a name="bm_M"></a>Mode <a href="../instruct32_hh/vc220.html"><b>1</b></a> <a href="../instruct32_hh/vc219.html"><b>2</b></a> <a href="../instruct64_hh/6400154.html"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc311.html"><b>model</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc46.html"><b>Model</b></a> <br><nobr><a name="bm_M"></a>modified <a href="../instruct32_hh/vc143.html"><b>1</b></a> <a href="../instruct64_hh/6400372.html"><b>2</b></a> <a href="../instruct32_hh/vc247.html"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>modify <a href="../instruct32_hh/vc36.html"><b>1</b></a> <a href="../instruct32_hh/vc165.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc36.html"><b>modifystatusflags</b></a> <br><nobr><a name="bm_M"></a>modr <a href="../instruct32_hh/opcode_column.html"><b>1</b></a> <a href="../instruct32_hh/instruction.html"><b>2</b></a> <a href="../instruct32_hh/vc167.html"><b>3</b></a> <a href="../instruct32_hh/vc179.html"><b>4</b></a> <a href="../instruct32_hh/vc178.html"><b>5</b></a> <a href="../instruct32_hh/vc249.html"><b>6</b></a> </nobr><br><nobr><a name="bm_M"></a>modulo_form <a href="../instruct64_hh/6400317.html"><b>1</b></a> <a href="../instruct64_hh/6400316.html"><b>2</b></a> <a href="../instruct64_hh/6400345.html"><b>3</b></a> <a href="../instruct64_hh/6400344.html"><b>4</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/instruction.html"><b>moffs</b></a> <br><nobr><a name="bm_M"></a>moffs16 <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc177.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>moffs32 <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc177.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>moffs8 <a href="../instruct32_hh/instruction.html"><b>1</b></a> <a href="../instruct32_hh/vc177.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>monitor <a href="../instruct32_hh/guideline_for_monitor_mwait.html"><b>1</b></a> <a href="../instruct32_hh/MWAIT--Monitor_Wait.html"><b>2</b></a> <a href="../instruct32_hh/MONITOR--Setup_Monitor_Address.html"><b>3</b></a> <a href="../instruct32_hh/vc143.html"><b>4</b></a> <a href="../Pentium4_HH/Lips/possible_spin_loop.html"><b>5</b></a> <a href="../instruct64_hh/6400305.html"><b>6</b></a> <a href="../instruct64_hh/6400347.html"><b>7</b></a> <a href="../instruct64_hh/6400369.html"><b>8</b></a> <a href="../instruct32_hh/vc247.html"><b>9</b></a> <a href="../instruct32_hh/vc268.html"><b>10</b></a> <a href="../instruct32_hh/vc303.html"><b>11</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.html"><b>MONITOR</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/MWAIT--Monitor_Wait.html"><b>monitor_event_pending_flag</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/MWAIT--Monitor_Wait.html"><b>monitor_not_active</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.html"><b>MONITORDATARANGE</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.html"><b>MONTIOR</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc26.html"><b>MORE</b></a> <br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MOV</b></a> <br><nobr><a name="bm_M"></a>mov <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_MAR.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSH.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>12</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>13</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>14</b></a> <a href="../PentiumM_HH/EventsB/decoder_added_sync_micro-ops.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_MUL.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRS.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_MRA.html"><b>26</b></a> <a href="../xscinstruct_hh/INST_MOV.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>28</b></a> <a href="../instruct32_hh/instruction.html"><b>29</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>30</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>31</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>32</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>33</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>34</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>35</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>36</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>37</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>38</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>39</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>40</b></a> <a href="../xscinstruct_hh/INST_RSB.html"><b>41</b></a> <a href="../xscinstruct_hh/INST_UMULL.html"><b>42</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>43</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>44</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>45</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>46</b></a> <a href="../xscinstruct_hh/INST_SWP.html"><b>47</b></a> <a href="../xscinstruct_hh/INST_SUB.html"><b>48</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.html"><b>49</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.html"><b>50</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi.html"><b>51</b></a> <a href="../Pentium4_HH/Lips/lipsimm_disp.html"><b>52</b></a> <a href="../Pentium4_HH/Lips/lipsfdiv_stall.html"><b>53</b></a> <a href="../Pentium4_HH/Lips/lipsexp_output_dep.html"><b>54</b></a> <a href="../Pentium4_HH/Lips/lipsexp_flow_dep.html"><b>55</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_v_pen.html"><b>56</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_u_pen.html"><b>57</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi.html"><b>58</b></a> <a href="../Pentium4_HH/Lips/lipsbank_conflict.html"><b>59</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).html"><b>60</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).html"><b>61</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>62</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).html"><b>63</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).html"><b>64</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>65</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>66</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).html"><b>67</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).html"><b>68</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>69</b></a> <a href="../instruct32_hh/vc142.html"><b>70</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).html"><b>71</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>72</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>73</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).html"><b>74</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).html"><b>75</b></a> <a href="../Pentium4_HH/Lips/lipspro_serialized.html"><b>76</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.html"><b>77</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_at_target.html"><b>78</b></a> <a href="../Pentium4_HH/Lips/lipsprev_imm_disp.html"><b>79</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.html"><b>80</b></a> <a href="../Pentium4_HH/Lips/LipsPrefix.html"><b>81</b></a> <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.html"><b>82</b></a> <a href="../instruct64_hh/mov_psr-operation.html"><b>83</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.html"><b>84</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).html"><b>85</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).html"><b>86</b></a> <a href="../Pentium4_HH/Lips/V_pipe.html"><b>87</b></a> <a href="../Pentium4_HH/Lips/LipsUnreachable_Code.html"><b>88</b></a> <a href="../instruct64_hh/6400301.html"><b>89</b></a> <a href="../instruct64_hh/6400300.html"><b>90</b></a> <a href="../instruct64_hh/6400299.html"><b>91</b></a> <a href="../instruct64_hh/6400298.html"><b>92</b></a> <a href="../instruct64_hh/6400297.html"><b>93</b></a> <a href="../instruct64_hh/6400296.html"><b>94</b></a> <a href="../instruct64_hh/6400295.html"><b>95</b></a> <a href="../instruct64_hh/6400294.html"><b>96</b></a> <a href="../instruct64_hh/6400293.html"><b>97</b></a> <a href="../instruct64_hh/6400292.html"><b>98</b></a> <a href="../instruct64_hh/6400291.html"><b>99</b></a> <a href="../instruct64_hh/6400290.html"><b>100</b></a> <a href="../instruct32_hh/vc159.html"><b>101</b></a> <a href="../xscinstruct_hh/TST_(Thumb).html"><b>102</b></a> <a href="../instruct64_hh/6400305.html"><b>103</b></a> <a href="../instruct64_hh/6400304.html"><b>104</b></a> <a href="../instruct64_hh/6400303.html"><b>105</b></a> <a href="../instruct64_hh/6400302.html"><b>106</b></a> <a href="../instruct32_hh/vc179.html"><b>107</b></a> <a href="../instruct32_hh/vc178.html"><b>108</b></a> <a href="../instruct32_hh/vc177.html"><b>109</b></a> <a href="../PentiumM_HH/LipsB/long_latency.html"><b>110</b></a> <a href="../PentiumM_HH/LipsB/leave_instruction.html"><b>111</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>112</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>113</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>114</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>115</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>116</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>117</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>118</b></a> <a href="../XScale_HH/XscEvents/Branch_Misprediction_(0x6).html"><b>119</b></a> <a href="../XScale_HH/XscEvents/Branch_Instruction_Executed_(0x5).html"><b>120</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>121</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>122</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.html"><b>123</b></a> <a href="../instruct32_hh/vc22a.html"><b>124</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>125</b></a> <a href="../xscinstruct_hh/16-bit_instructions.html"><b>126</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).html"><b>127</b></a> <a href="../instruct32_hh/vc245.html"><b>128</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>129</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).html"><b>130</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).html"><b>131</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).html"><b>132</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).html"><b>133</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>134</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.html"><b>135</b></a> <a href="../instruct64_hh/6400396.html"><b>136</b></a> <a href="../instruct32_hh/vc249.html"><b>137</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>138</b></a> <a href="../instruct64_hh/6400411.html"><b>139</b></a> <a href="../instruct64_hh/6400405.html"><b>140</b></a> <a href="../instruct64_hh/6400431.html"><b>141</b></a> <a href="../instruct64_hh/6400430.html"><b>142</b></a> <a href="../instruct64_hh/6400426.html"><b>143</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).html"><b>144</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).html"><b>145</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>146</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).html"><b>147</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).html"><b>148</b></a> <a href="../xscinstruct_hh/BX_(Thumb).html"><b>149</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).html"><b>150</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).html"><b>151</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>152</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>153</b></a> <a href="../xscinstruct_hh/AND_(Thumb).html"><b>154</b></a> <a href="../instruct32_hh/vc296.html"><b>155</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>156</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>157</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>158</b></a> <a href="../xscinstruct_hh/INST_CMP.html"><b>159</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>160</b></a> <a href="../xscinstruct_hh/INST_CLZ.html"><b>161</b></a> <a href="../xscinstruct_hh/INST_BX.html"><b>162</b></a> <a href="../xscinstruct_hh/INST_BLX(2).html"><b>163</b></a> <a href="../xscinstruct_hh/INST_BLX(1).html"><b>164</b></a> <a href="../xscinstruct_hh/INST_BKPT.html"><b>165</b></a> <a href="../xscinstruct_hh/INST_BIC.html"><b>166</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>167</b></a> <a href="../xscinstruct_hh/INST_AND.html"><b>168</b></a> <a href="../xscinstruct_hh/INST_ADD.html"><b>169</b></a> <a href="../xscinstruct_hh/inst_adc.html"><b>170</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmov_from_eax.html"><b>mov_from_eax</b></a> <br><nobr><a name="bm_M"></a>movapd <a href="../instruct32_hh/vc180.html"><b>1</b></a> <a href="../instruct32_hh/vc205.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movaps <a href="../instruct32_hh/vc181.html"><b>1</b></a> <a href="../instruct32_hh/vc206.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.html"><b>movcr</b></a> <br><nobr><a name="bm_M"></a>movd <a href="../Pentium4_HH/Lips/lipspmul_stall.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>2</b></a> <a href="../instruct32_hh/vc182.html"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/movddup--move_one_double-fp_and_duplicate.html"><b>movddup</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc185.html"><b>movdq2q</b></a> <br><nobr><a name="bm_M"></a>movdqa <a href="../instruct32_hh/lddqu--load_unaligned_integer_128_bits.html"><b>1</b></a> <a href="../instruct32_hh/vc184.html"><b>2</b></a> <a href="../instruct32_hh/vc183.html"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>movdqu <a href="../instruct32_hh/lddqu--load_unaligned_integer_128_bits.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/inefficient_unaligned_load.html"><b>2</b></a> <a href="../instruct32_hh/vc184.html"><b>3</b></a> <a href="../instruct32_hh/vc183.html"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>move <a href="../instruct32_hh/movsldup--move_packed_single-fp_low_and_duplicate.html"><b>1</b></a> <a href="../instruct32_hh/movshdup--move_packed_single-fp_high_and_duplicate.html"><b>2</b></a> <a href="../instruct32_hh/movddup--move_one_double-fp_and_duplicate.html"><b>3</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>4</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).html"><b>5</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).html"><b>6</b></a> <a href="../instruct32_hh/vc187.html"><b>7</b></a> <a href="../instruct32_hh/vc201.html"><b>8</b></a> <a href="../instruct32_hh/vc191.html"><b>9</b></a> <a href="../instruct32_hh/vc190.html"><b>10</b></a> <a href="../instruct32_hh/vc188.html"><b>11</b></a> <a href="../instruct64_hh/6400154.html"><b>12</b></a> </nobr><br><nobr><a name="bm_M"></a>movhlps <a href="../instruct32_hh/vc186.html"><b>1</b></a> <a href="../instruct32_hh/vc189.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc186.html"><b>movhlpsxmm1</b></a> <br><nobr><a name="bm_M"></a>movhpd <a href="../instruct32_hh/vc187.html"><b>1</b></a> <a href="../instruct32_hh/vc188.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc188.html"><b>movhps</b></a> <br><nobr><a name="bm_M"></a>movl <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>1</b></a> <a href="../instruct64_hh/6400307.html"><b>2</b></a> <a href="../instruct64_hh/6400306.html"><b>3</b></a> <a href="../instruct64_hh/6400396.html"><b>4</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc189.html"><b>movlhps</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc189.html"><b>movlhpsxmm1</b></a> <br><nobr><a name="bm_M"></a>movlpd <a href="../instruct32_hh/vc191.html"><b>1</b></a> <a href="../instruct32_hh/vc190.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc191.html"><b>movlps</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc192.html"><b>movmskpd</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc193.html"><b>movmskps</b></a> <br><a name="bm_M"></a><a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.html"><b>movntd</b></a> <br><nobr><a name="bm_M"></a>movntdq <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.html"><b>1</b></a> <a href="../instruct32_hh/vc197.html"><b>2</b></a> <a href="../instruct32_hh/vc196.html"><b>3</b></a> <a href="../instruct32_hh/vc195.html"><b>4</b></a> <a href="../instruct32_hh/vc194.html"><b>5</b></a> </nobr><br><nobr><a name="bm_M"></a>movnti <a href="../instruct32_hh/vc198.html"><b>1</b></a> <a href="../instruct32_hh/vc195.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movntpd <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.html"><b>1</b></a> <a href="../instruct32_hh/vc196.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movntps <a href="../PentiumM_HH/EventsB/external_bus_partial_write_transactions.html"><b>1</b></a> <a href="../PentiumM_HH/EventsB/external_bus_partial_memory_transactions.html"><b>2</b></a> <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.html"><b>3</b></a> <a href="../instruct32_hh/vc197.html"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>movntq <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.html"><b>1</b></a> <a href="../instruct32_hh/vc198.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.html"><b>movpsr</b></a> <br><nobr><a name="bm_M"></a>movq <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.html"><b>2</b></a> <a href="../instruct32_hh/vc199.html"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc200.html"><b>movq2dq</b></a> <br><nobr><a name="bm_M"></a>movr <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.html"><b>1</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/INST_QDADD.html"><b>movr1</b></a> <br><nobr><a name="bm_M"></a>movs <a href="../xscinstruct_hh/INST_MVN.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MOV.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsrep_prefix.html"><b>3</b></a> <a href="../instruct32_hh/vc201.html"><b>4</b></a> <a href="../instruct32_hh/vc276.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc201.html"><b>movsb</b></a> <br><nobr><a name="bm_M"></a>movsd <a href="../instruct32_hh/vc201.html"><b>1</b></a> <a href="../instruct32_hh/vc202.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/movshdup--move_packed_single-fp_high_and_duplicate.html"><b>movshdup</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/movsldup--move_packed_single-fp_low_and_duplicate.html"><b>movsldup</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc203.html"><b>movss</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc201.html"><b>movsw</b></a> <br><nobr><a name="bm_M"></a>movsx <a href="../Pentium4_HH/Lips/lipspro_partial_stall.html"><b>1</b></a> <a href="../instruct32_hh/vc204.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movupd <a href="../instruct32_hh/vc180.html"><b>1</b></a> <a href="../instruct32_hh/vc205.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movups <a href="../instruct32_hh/simd_fp_except.html"><b>1</b></a> <a href="../instruct32_hh/vc181.html"><b>2</b></a> <a href="../instruct32_hh/vc206.html"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>movzx <a href="../Pentium4_HH/Lips/lipspro_partial_stall.html"><b>1</b></a> <a href="../instruct32_hh/vc207.html"><b>2</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf42.html" target="_self" title="下一個搜索組"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf41.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:44:44 GMT -->
</html>

