Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Dec  2 19:02:32 2019
| Host             : DESKTOP-5DFT9M2 running 64-bit major release  (build 9200)
| Command          : report_power -file track_init_power_routed.rpt -pb track_init_power_summary_routed.pb -rpx track_init_power_routed.rpx
| Design           : track_init
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.266        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.168        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 98.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.012 |        5 |       --- |             --- |
| Slice Logic    |     0.002 |     8489 |       --- |             --- |
|   LUT as Logic |     0.002 |     3246 |     63400 |            5.12 |
|   CARRY4       |    <0.001 |      771 |     15850 |            4.86 |
|   Register     |    <0.001 |     3015 |    126800 |            2.38 |
|   F7/F8 Muxes  |    <0.001 |       10 |     63400 |            0.02 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   Others       |     0.000 |     1251 |       --- |             --- |
| Signals        |     0.005 |     4795 |       --- |             --- |
| Block RAM      |     0.008 |       36 |       135 |           26.67 |
| MMCM           |     0.122 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        1 |       240 |            0.42 |
| I/O            |     0.019 |       87 |       210 |           41.43 |
| Static Power   |     0.099 |          |           |                 |
| Total          |     0.266 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.043 |       0.027 |      0.016 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clkdivider/clk_out1_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0 | clkdivider/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin        | clk_100mhz                    |            10.0 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| track_init             |     0.168 |
|   center_xx            |     0.004 |
|     U0                 |     0.004 |
|       i_synth          |     0.004 |
|   center_yy            |     0.005 |
|     U0                 |     0.005 |
|       i_synth          |     0.005 |
|   clkdivider           |     0.122 |
|   initializer          |     0.002 |
|   jojos_bram           |     0.010 |
|     U0                 |     0.010 |
|       inst_blk_mem_gen |     0.010 |
|   my_control           |     0.001 |
|   uut                  |     0.001 |
|     U0                 |     0.001 |
|       i_synth          |     0.001 |
+------------------------+-----------+


