#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 26 16:36:18 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 28)] Syntax error near £
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v". 


Process "Compile" started.
Current time: Tue Nov 26 17:13:25 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 3.188s wall, 0.016s user + 0.125s system = 0.141s CPU (4.4%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 146)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 22)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 40)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 26)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 43)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 41)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 43)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 45)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 47)] Case condition never applies
W: Verilog-2038: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 49)] Case condition never applies
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 64)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 85)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 97)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 108)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Elaborating instance MCycle1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {TOP.wrapper1.ARM1.MCycle1} parameter value:
    width = 32'b00000000000000000000000000100000
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Net M_Start connected to input port of module instance TOP.wrapper1.ARM1.MCycle1 has no driver, tie it to 0
W: Verilog-2036: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 117)] Net MCycleOp connected to input port of module instance TOP.wrapper1.ARM1.MCycle1 has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.043s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 15)] Latch is generated for signal MCOp, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 183)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.166s wall, 0.031s user + 0.000s system = 0.031s CPU (18.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (97.5%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on ALUOp_1 (bmsWIDEMUX).
I: Constant propagation done on MemW_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on N179 (bmsREDOR).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
I: Constant propagation done on N203 (bmsREDAND).
I: Constant propagation done on N168 (bmsREDOR).
I: Constant propagation done on N894 (bmsREDOR).
I: Constant propagation done on N897 (bmsREDOR).
I: Constant propagation done on N900 (bmsREDOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.112s wall, 0.078s user + 0.000s system = 0.078s CPU (70.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 26 17:13:32 2024
Action compile: Peak memory pool usage is 136 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 26 17:13:32 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:wrapper1/ARM1/u_Control/Decoder1/ALUOp[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:CLK_undiv' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK_undiv
Executing : get_ports CLK_undiv successfully.
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name TOP|CLK_undiv [get_ports CLK_undiv] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group TOP|CLK_undiv successfully.
C: SDC-2025: Clock source 'n:genblk1.clk_counter [24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Removed bmsADD inst N79 that is redundant to N47
Executing : pre-mapping successfully. Time elapsed: 0.119s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on wrapper1/ARM1/N1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N13 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/N15 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/Extend1/N19 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/Extend1/N20 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N21 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/Extend1/N22 (bmsREDAND).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N8_1 (bmsWIDEMUX).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N15 (bmsWIDEINV).
I: Constant propagation done on wrapper1/ARM1/MCycle1/N169 (bmsREDAND).
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 31 that is stuck at constant 0.
W: Public-4008: Instance 'wrapper1/ARM1/MCycle1/sign' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 5 that is stuck at constant 0.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/V' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/C' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/ARM1/u_Control/CondLogic1/N' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.287s wall, 0.062s user + 0.000s system = 0.062s CPU (21.8%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/state that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[63:32] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/count[5:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrapper1/ARM1/MCycle1/temp_sum[31:1] at 30 that is stuck at constant 0.
W: pmux inst 'wrapper1/ARM1/MCycle1/N191' has no active select, tie output to 0
W: pmux inst 'wrapper1/ARM1/MCycle1/N142' has no active select, tie output to 0
W: pmux inst 'wrapper1/ARM1/MCycle1/N213' has no active select, tie output to 0
W: Removed GTP_DLATCH inst wrapper1/ARM1/u_Control/Decoder1/MCOp[1] that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 1.428s wall, 0.438s user + 0.094s system = 0.531s CPU (37.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'wrapper1/LED[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'wrapper1/LED[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.041s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.826s wall, 0.172s user + 0.016s system = 0.188s CPU (22.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.243s wall, 0.016s user + 0.000s system = 0.016s CPU (6.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.100s wall, 0.016s user + 0.000s system = 0.016s CPU (15.7%)

W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: Unable to honor max fanout constraint for gtp_inv driven net RESET
W: syn_maxfan of lutcarry N17_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_1 is more than 10000 on net R15[3], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_29 is more than 10000 on net R15[31], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_28 is more than 10000 on net R15[30], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_27 is more than 10000 on net R15[29], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_26 is more than 10000 on net R15[28], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_25 is more than 10000 on net R15[27], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_24 is more than 10000 on net R15[26], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_23 is more than 10000 on net R15[25], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_22 is more than 10000 on net R15[24], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_21 is more than 10000 on net R15[23], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_20 is more than 10000 on net R15[22], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_19 is more than 10000 on net R15[21], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_18 is more than 10000 on net R15[20], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_17 is more than 10000 on net R15[19], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_16 is more than 10000 on net R15[18], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_15 is more than 10000 on net R15[17], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_14 is more than 10000 on net R15[16], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_13 is more than 10000 on net R15[15], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_12 is more than 10000 on net R15[14], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_11 is more than 10000 on net R15[13], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_10 is more than 10000 on net R15[12], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_9 is more than 10000 on net R15[11], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_8 is more than 10000 on net R15[10], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_7 is more than 10000 on net R15[9], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_6 is more than 10000 on net R15[8], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_5 is more than 10000 on net R15[7], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_4 is more than 10000 on net R15[6], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_3 is more than 10000 on net R15[5], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_2 is more than 10000 on net R15[4], but wasn't replicated.
W: syn_maxfan of lutcarry N17_0_1 is more than 10000 on net R15[3], but wasn't replicated.

Cell Usage:
GTP_DFF_C                    56 uses
GTP_DFF_CE                   34 uses
GTP_DFF_E                     1 use
GTP_DFF_PE                    1 use
GTP_DLATCH                    1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      7 uses
GTP_LUT2                      3 uses
GTP_LUT3                      3 uses
GTP_LUT4                     35 uses
GTP_LUT5                    132 uses
GTP_LUT6                    252 uses
GTP_LUT6CARRY               131 uses
GTP_LUT6D                    99 uses
GTP_RAM32X2X4                11 uses
GTP_ROM64X1                  29 uses

I/O ports: 35
GTP_INBUF                   3 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 735 of 35800 (2.05%)
	LUTs as dram: 44 of 9500 (0.46%)
	LUTs as logic: 691
Total Registers: 92 of 71600 (0.13%)
Total Latches: 1

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 35 of 209 (16.75%)


Overview of Control Sets:

Number of unique control sets : 7

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 1                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 38
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                56
  NO              YES               NO                 0
  YES             NO                NO                 1
  YES             NO                YES                35
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              1
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'TOP' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to TOP_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/CondLogic1/Z/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_Control/Decoder1/MCOp[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_PC/current_PC[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_0_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_2_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_5_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_8_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_11_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_1_14_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_4_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_7_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_10_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_13_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/ARM1/u_RegisterFile/RegBank_16_x2x4/WCLK' (GTP_RAM32X2X4.WCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'wrapper1/LED[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegAn[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'DIP[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'DIP[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'PAUSE_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 26 17:13:39 2024
Action synthesize: Peak memory pool usage is 173 MB
Process "Synthesize" done.
