# ULA

```verilog
parameter Num_bits_Entrada=8;
parameter Num_bits_Vetor=2;
module ULA(
  input signed[Num_bits_Entrada-1:0] A, B,
  input logic [Num_bits_Vetor-1:0]F,
  output signed [Num_bits_Entrada-1:0]Saida,
  output logic FLAG_O
);
  
  always_comb 
    begin
      FLAG_O <= 0;
      case(F)
          'b00:Saida<=A & B;
          'b01:Saida<=A | B;

          'b10:
            begin
              Saida <= A + B;
              if(A + B > 127 || A + B < -128)
                FLAG_O <= 1;
              else
                FLAG_O <= 0;
            end

          'b11:
            begin
              Saida <= A - B;
              if(Saida > 127 || Saida < -128)
              FLAG_O <= 1;
            else
              FLAG_O <= 0;
            end

      endcase
	end
endmodule
```