--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_M3.twx CNC2_FC_M3.ncd -o CNC2_FC_M3.twr CNC2_FC_M3.pcf -ucf
CNC2_FC_M3.ucf

Design file:              CNC2_FC_M3.ncd
Physical constraint file: CNC2_FC_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152669028 paths analyzed, 14740 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.970ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (SLICE_X50Y70.CX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.871ns (Levels of Logic = 3)
  Clock Path Skew:      1.796ns (1.323 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA24    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y21.B5      net (fanout=1)        2.383   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<24>
    SLICE_X16Y21.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X20Y30.B5      net (fanout=1)        1.364   ML3MST_inst/common_mem_douta<24>
    SLICE_X20Y30.B       Tilo                  0.205   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X17Y43.A6      net (fanout=2)        1.801   LB_MIII_DataOut<24>
    SLICE_X17Y43.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<9>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X50Y70.CX      net (fanout=69)       5.441   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X50Y70.CLK     Tds                   0.204   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.871ns (2.882ns logic, 10.989ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.736ns (Levels of Logic = 3)
  Clock Path Skew:      1.687ns (1.323 - -0.364)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y21.A2      net (fanout=1)        2.236   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<24>
    SLICE_X16Y21.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_416
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X20Y30.B5      net (fanout=1)        1.364   ML3MST_inst/common_mem_douta<24>
    SLICE_X20Y30.B       Tilo                  0.205   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X17Y43.A6      net (fanout=2)        1.801   LB_MIII_DataOut<24>
    SLICE_X17Y43.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<9>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X50Y70.CX      net (fanout=69)       5.441   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X50Y70.CLK     Tds                   0.204   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.736ns (2.894ns logic, 10.842ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.713ns (Levels of Logic = 3)
  Clock Path Skew:      1.694ns (1.323 - -0.371)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA8     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y21.D1      net (fanout=1)        2.655   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<8>
    SLICE_X12Y21.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_630
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_29
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_29
    SLICE_X17Y23.D6      net (fanout=1)        0.566   ML3MST_inst/common_mem_douta<8>
    SLICE_X17Y23.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<11>
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X17Y43.A4      net (fanout=2)        2.113   LB_MIII_DataOut<8>
    SLICE_X17Y43.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<9>
                                                       CNC2_FC_M3/ibus_DataIn<8>LogicTrst
    SLICE_X50Y70.CX      net (fanout=69)       5.441   CNC2_FC_M3/ibus_DataIn<8>
    SLICE_X50Y70.CLK     Tds                   0.204   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.713ns (2.938ns logic, 10.775ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB (SLICE_X38Y61.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.674ns (Levels of Logic = 3)
  Clock Path Skew:      1.618ns (1.255 - -0.363)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA29    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y21.B2      net (fanout=1)        2.543   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<29>
    SLICE_X14Y21.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<29>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_542
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_20
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_20
    SLICE_X19Y32.A3      net (fanout=1)        1.345   ML3MST_inst/common_mem_douta<29>
    SLICE_X19Y32.A       Tilo                  0.259   LB_MIII_DataOut<29>
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X21Y40.C6      net (fanout=2)        2.044   LB_MIII_DataOut<29>
    SLICE_X21Y40.C       Tilo                  0.259   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X38Y61.BX      net (fanout=70)       4.805   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X38Y61.CLK     Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.674ns (2.937ns logic, 10.737ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.721ns (Levels of Logic = 3)
  Clock Path Skew:      1.725ns (1.255 - -0.470)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA29    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y21.D2      net (fanout=1)        2.558   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<29>
    SLICE_X14Y21.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<29>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_621
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_20
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_20
    SLICE_X19Y32.A3      net (fanout=1)        1.345   ML3MST_inst/common_mem_douta<29>
    SLICE_X19Y32.A       Tilo                  0.259   LB_MIII_DataOut<29>
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X21Y40.C6      net (fanout=2)        2.044   LB_MIII_DataOut<29>
    SLICE_X21Y40.C       Tilo                  0.259   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X38Y61.BX      net (fanout=70)       4.805   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X38Y61.CLK     Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.721ns (2.969ns logic, 10.752ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.574ns (Levels of Logic = 3)
  Clock Path Skew:      1.615ns (1.255 - -0.360)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA29   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y21.C1      net (fanout=1)        2.418   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<29>
    SLICE_X14Y21.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<29>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_543
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_20
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_20
    SLICE_X19Y32.A3      net (fanout=1)        1.345   ML3MST_inst/common_mem_douta<29>
    SLICE_X19Y32.A       Tilo                  0.259   LB_MIII_DataOut<29>
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X21Y40.C6      net (fanout=2)        2.044   LB_MIII_DataOut<29>
    SLICE_X21Y40.C       Tilo                  0.259   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X38Y61.BX      net (fanout=70)       4.805   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X38Y61.CLK     Tds                   0.208   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.574ns (2.962ns logic, 10.612ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (SLICE_X30Y75.CX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.623ns (Levels of Logic = 3)
  Clock Path Skew:      1.590ns (1.221 - -0.369)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA18    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y30.A1      net (fanout=1)        4.202   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<18>
    SLICE_X16Y30.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<18>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_49
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_8
    SLICE_X23Y36.B4      net (fanout=1)        1.093   ML3MST_inst/common_mem_douta<18>
    SLICE_X23Y36.B       Tilo                  0.259   N94
                                                       ML3MST_inst/Mmux_host_data_r101
    SLICE_X23Y36.C4      net (fanout=2)        0.303   LB_MIII_DataOut<18>
    SLICE_X23Y36.C       Tilo                  0.259   N94
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X30Y75.CX      net (fanout=80)       5.077   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X30Y75.CLK     Tds                   0.204   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.623ns (2.948ns logic, 10.675ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.637ns (Levels of Logic = 3)
  Clock Path Skew:      1.691ns (1.221 - -0.470)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA2     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y27.D3       net (fanout=1)        3.700   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<2>
    SLICE_X8Y27.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_622
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_21
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X23Y36.A4      net (fanout=1)        1.487   ML3MST_inst/common_mem_douta<2>
    SLICE_X23Y36.A       Tilo                  0.259   N94
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X23Y36.C2      net (fanout=2)        0.435   LB_MIII_DataOut<2>
    SLICE_X23Y36.C       Tilo                  0.259   N94
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X30Y75.CX      net (fanout=80)       5.077   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X30Y75.CLK     Tds                   0.204   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.637ns (2.938ns logic, 10.699ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.450ns (Levels of Logic = 3)
  Clock Path Skew:      1.590ns (1.221 - -0.369)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA2     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y27.A5       net (fanout=1)        2.503   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<2>
    SLICE_X8Y27.BMUX     Topab                 0.376   ML3MST_inst/common_mem_douta<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_422
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_21
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X23Y36.A4      net (fanout=1)        1.487   ML3MST_inst/common_mem_douta<2>
    SLICE_X23Y36.A       Tilo                  0.259   N94
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X23Y36.C2      net (fanout=2)        0.435   LB_MIII_DataOut<2>
    SLICE_X23Y36.C       Tilo                  0.259   N94
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X30Y75.CX      net (fanout=80)       5.077   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X30Y75.CLK     Tds                   0.204   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.450ns (2.948ns logic, 9.502ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh (SLICE_X40Y44.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 2)
  Clock Path Skew:      1.437ns (1.119 - -0.318)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y56.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y45.B5      net (fanout=21)       0.552   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y45.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X45Y47.B1      net (fanout=17)       0.521   AddressDecoderCS0n
    SLICE_X45Y47.B       Tilo                  0.156   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/ISTOP_Select_ISTOP_Write_AND_372_o_inv1
    SLICE_X40Y44.SR      net (fanout=1)        0.254   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/ISTOP_Select_ISTOP_Write_AND_372_o_inv
    SLICE_X40Y44.CLK     Tcksr       (-Th)    -0.014   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.524ns logic, 1.327ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_M3/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.852ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.195 - 0.191)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y54.AQ      Tcko                  0.198   CNC2_FC_M3/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_M3/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X35Y62.C4      net (fanout=26)       1.004   CNC2_FC_M3/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X35Y62.C       Tilo                  0.156   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_M3/LocalBusBridge_1/IBUS_Write1
    SLICE_X45Y47.B6      net (fanout=14)       1.070   CNC2_FC_M3/ibus_Write
    SLICE_X45Y47.B       Tilo                  0.156   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/ISTOP_Select_ISTOP_Write_AND_372_o_inv1
    SLICE_X40Y44.SR      net (fanout=1)        0.254   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/ISTOP_Select_ISTOP_Write_AND_372_o_inv
    SLICE_X40Y44.CLK     Tcksr       (-Th)    -0.014   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.524ns logic, 2.328ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      3.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_M3/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.126 - 0.111)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/LocalBusBridge_1/m_ibus_WE to CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.BMUX    Tshcko                0.244   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT91
                                                       CNC2_FC_M3/LocalBusBridge_1/m_ibus_WE
    SLICE_X35Y62.C3      net (fanout=27)       1.480   CNC2_FC_M3/LocalBusBridge_1/m_ibus_WE
    SLICE_X35Y62.C       Tilo                  0.156   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_M3/LocalBusBridge_1/IBUS_Write1
    SLICE_X45Y47.B6      net (fanout=14)       1.070   CNC2_FC_M3/ibus_Write
    SLICE_X45Y47.B       Tilo                  0.156   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/ISTOP_Select_ISTOP_Write_AND_372_o_inv1
    SLICE_X40Y44.SR      net (fanout=1)        0.254   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/ISTOP_Select_ISTOP_Write_AND_372_o_inv
    SLICE_X40Y44.CLK     Tcksr       (-Th)    -0.014   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (0.570ns logic, 2.804ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9 (SLICE_X16Y43.B5), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_9 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 2)
  Clock Path Skew:      1.397ns (1.191 - -0.206)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_9 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.CQ       Tcko                  0.198   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/reg_dout_9
    SLICE_X17Y22.C5      net (fanout=1)        0.417   ML3MST_inst/reg_dout<9>
    SLICE_X17Y22.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_1
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X16Y43.B5      net (fanout=2)        0.854   LB_MIII_DataOut<9>
    SLICE_X16Y43.CLK     Tah         (-Th)    -0.190   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<10>
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.544ns logic, 1.271ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 3)
  Clock Path Skew:      1.406ns (1.191 - -0.215)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.CQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X8Y19.AX       net (fanout=64)       0.358   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X8Y19.BMUX     Taxb                  0.107   ML3MST_inst/common_mem_douta<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_30
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_30
    SLICE_X17Y22.C6      net (fanout=1)        0.524   ML3MST_inst/common_mem_douta<9>
    SLICE_X17Y22.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_1
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X16Y43.B5      net (fanout=2)        0.854   LB_MIII_DataOut<9>
    SLICE_X16Y43.CLK     Tah         (-Th)    -0.190   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<10>
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.651ns logic, 1.736ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 3)
  Clock Path Skew:      1.406ns (1.191 - -0.215)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.DQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3
    SLICE_X8Y19.BX       net (fanout=32)       0.479   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
    SLICE_X8Y19.BMUX     Tbxb                  0.073   ML3MST_inst/common_mem_douta<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_30
    SLICE_X17Y22.C6      net (fanout=1)        0.524   ML3MST_inst/common_mem_douta<9>
    SLICE_X17Y22.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_1
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X16Y43.B5      net (fanout=2)        0.854   LB_MIII_DataOut<9>
    SLICE_X16Y43.CLK     Tah         (-Th)    -0.190   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<10>
                                                       CNC2_FC_M3/ibus_DataIn<9>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_9
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.617ns logic, 1.857ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10 (SLICE_X31Y38.A4), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_10 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.804ns (Levels of Logic = 2)
  Clock Path Skew:      1.380ns (1.059 - -0.321)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_10 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/reg_dout_10
    SLICE_X21Y29.C6      net (fanout=1)        0.343   ML3MST_inst/reg_dout<10>
    SLICE_X21Y29.C       Tilo                  0.156   LB_MIII_DataOut<19>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X31Y38.A4      net (fanout=2)        0.892   LB_MIII_DataOut<10>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.215   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.569ns logic, 1.235ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.029ns (Levels of Logic = 3)
  Clock Path Skew:      1.274ns (1.059 - -0.215)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X8Y23.A5       net (fanout=128)      0.650   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X8Y23.BMUX     Topab                 0.246   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y29.C5      net (fanout=1)        0.672   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y29.C       Tilo                  0.156   LB_MIII_DataOut<19>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X31Y38.A4      net (fanout=2)        0.892   LB_MIII_DataOut<10>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.215   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.815ns logic, 2.214ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.102ns (Levels of Logic = 3)
  Clock Path Skew:      1.274ns (1.059 - -0.215)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.BQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X8Y23.B4       net (fanout=128)      0.723   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X8Y23.BMUX     Topbb                 0.246   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y29.C5      net (fanout=1)        0.672   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y29.C       Tilo                  0.156   LB_MIII_DataOut<19>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X31Y38.A4      net (fanout=2)        0.892   LB_MIII_DataOut<10>
    SLICE_X31Y38.CLK     Tah         (-Th)    -0.215   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay_10
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.815ns logic, 2.287ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.695ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X52Y27.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.031ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.437 - 0.445)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X52Y27.C2      net (fanout=11)       1.453   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X52Y27.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X52Y27.A2      net (fanout=1)        0.595   ML3MST_inst/N382
    SLICE_X52Y27.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.983ns logic, 2.048ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.348 - 0.359)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y27.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X52Y27.C5      net (fanout=2)        0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X52Y27.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X52Y27.A2      net (fanout=1)        0.595   ML3MST_inst/N382
    SLICE_X52Y27.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (0.983ns logic, 0.974ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20 (SLICE_X52Y27.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.437 - 0.445)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    SLICE_X52Y27.C3      net (fanout=13)       1.775   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
    SLICE_X52Y27.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<20>_SW0
    SLICE_X52Y27.B4      net (fanout=1)        0.278   ML3MST_inst/N380
    SLICE_X52Y27.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.937ns logic, 2.053ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.668ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.437 - 0.445)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X52Y27.C2      net (fanout=11)       1.453   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X52Y27.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<20>_SW0
    SLICE_X52Y27.B4      net (fanout=1)        0.278   ML3MST_inst/N380
    SLICE_X52Y27.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.937ns logic, 1.731ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (SLICE_X50Y33.A2), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.440 - 0.461)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y30.CMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_4
    SLICE_X49Y33.B6      net (fanout=2)        1.061   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<4>
    SLICE_X49Y33.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X50Y33.A2      net (fanout=1)        0.796   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X50Y33.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (1.009ns logic, 1.857ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.880ns (Levels of Logic = 9)
  Clock Path Skew:      0.079ns (0.440 - 0.361)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y21.B1      net (fanout=12)       1.661   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y21.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X39Y25.B4      net (fanout=16)       1.235   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X39Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X39Y25.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X39Y25.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X45Y27.A3      net (fanout=1)        0.714   ML3MST_inst/N1291
    SLICE_X45Y27.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X45Y27.B6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X45Y27.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y28.A5      net (fanout=1)        0.397   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y33.A1      net (fanout=28)       2.269   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y33.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27_SW0
    SLICE_X49Y33.B2      net (fanout=1)        0.749   ML3MST_inst/N312
    SLICE_X49Y33.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X50Y33.A2      net (fanout=1)        0.796   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X50Y33.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                     10.880ns (2.754ns logic, 8.126ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.845ns (Levels of Logic = 7)
  Clock Path Skew:      0.079ns (0.440 - 0.361)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X42Y21.B1      net (fanout=12)       1.661   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X42Y21.BMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X44Y27.A4      net (fanout=16)       1.679   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X44Y27.AMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_ddd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X45Y27.B2      net (fanout=1)        1.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X45Y27.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y28.A5      net (fanout=1)        0.397   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y28.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y33.A1      net (fanout=28)       2.269   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y33.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27_SW0
    SLICE_X49Y33.B2      net (fanout=1)        0.749   ML3MST_inst/N312
    SLICE_X49Y33.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT27
    SLICE_X50Y33.A2      net (fanout=1)        0.796   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<4>
    SLICE_X50Y33.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_4
    -------------------------------------------------  ---------------------------
    Total                                     10.845ns (2.228ns logic, 8.617ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (SLICE_X52Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    SLICE_X52Y28.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
    SLICE_X52Y28.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (SLICE_X52Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y29.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    SLICE_X52Y29.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
    SLICE_X52Y29.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_23
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (SLICE_X52Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y30.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    SLICE_X52Y30.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
    SLICE_X52Y30.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y14.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.087ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X50Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.439 - 0.368)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y9.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X38Y16.C3      net (fanout=2)        1.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X38Y16.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y12.CE      net (fanout=4)        1.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y12.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.955ns logic, 3.168ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.346 - 0.299)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y15.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y16.C1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y16.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y12.CE      net (fanout=4)        1.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y12.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.899ns logic, 2.299ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X50Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.439 - 0.368)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y9.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X38Y16.C3      net (fanout=2)        1.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X38Y16.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y12.CE      net (fanout=4)        1.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y12.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.955ns logic, 3.168ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.346 - 0.299)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y15.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y16.C1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y16.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y12.CE      net (fanout=4)        1.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y12.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.899ns logic, 2.299ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X50Y12.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.439 - 0.368)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y9.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X38Y16.C3      net (fanout=2)        1.542   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X38Y16.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y12.CE      net (fanout=4)        1.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y12.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.955ns logic, 3.168ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.346 - 0.299)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y15.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y16.C1      net (fanout=2)        0.673   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X38Y16.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X50Y12.CE      net (fanout=4)        1.626   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X50Y12.CLK     Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.899ns logic, 2.299ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X44Y13.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y13.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X44Y13.C5      net (fanout=3)        0.073   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X44Y13.CLK     Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.321ns logic, 0.073ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X45Y16.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y16.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X45Y16.CX      net (fanout=1)        0.138   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X45Y16.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X44Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y23.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X44Y23.A6      net (fanout=3)        0.029   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X44Y23.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X50Y12.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X50Y12.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X9Y24.A3), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.174ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.449ns (Levels of Logic = 7)
  Clock Path Skew:      -0.230ns (1.664 - 1.894)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y4.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X41Y9.B6       net (fanout=16)       1.969   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/N1215
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X37Y13.A6      net (fanout=1)        0.712   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X37Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X37Y18.B6      net (fanout=2)        1.226   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X37Y18.B       Tilo                  0.259   m_MPG_B
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X32Y19.B1      net (fanout=1)        0.967   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X32Y19.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X32Y19.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X32Y19.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X20Y18.C1      net (fanout=1)        1.248   ML3MST_inst/mux30_122
    SLICE_X20Y18.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_a_top<13>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X9Y24.A3       net (fanout=1)        1.508   ML3MST_inst/mux30_7
    SLICE_X9Y24.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.449ns (2.376ns logic, 8.073ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.887ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.169ns (Levels of Logic = 7)
  Clock Path Skew:      -0.223ns (1.664 - 1.887)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y15.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd61
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58
    SLICE_X41Y9.B4       net (fanout=29)       1.689   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/N1215
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X37Y13.A6      net (fanout=1)        0.712   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X37Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X37Y18.B6      net (fanout=2)        1.226   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X37Y18.B       Tilo                  0.259   m_MPG_B
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X32Y19.B1      net (fanout=1)        0.967   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X32Y19.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X32Y19.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X32Y19.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X20Y18.C1      net (fanout=1)        1.248   ML3MST_inst/mux30_122
    SLICE_X20Y18.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_a_top<13>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X9Y24.A3       net (fanout=1)        1.508   ML3MST_inst/mux30_7
    SLICE_X9Y24.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.169ns (2.376ns logic, 7.793ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.870ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.230ns (1.664 - 1.894)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y4.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X41Y9.B3       net (fanout=15)       1.665   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X41Y9.B        Tilo                  0.259   ML3MST_inst/N1215
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X37Y13.A6      net (fanout=1)        0.712   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X37Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36763<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X37Y18.B6      net (fanout=2)        1.226   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X37Y18.B       Tilo                  0.259   m_MPG_B
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X32Y19.B1      net (fanout=1)        0.967   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X32Y19.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X32Y19.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X32Y19.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X20Y18.C1      net (fanout=1)        1.248   ML3MST_inst/mux30_122
    SLICE_X20Y18.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_a_top<13>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X9Y24.A3       net (fanout=1)        1.508   ML3MST_inst/mux30_7
    SLICE_X9Y24.CLK      Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.145ns (2.376ns logic, 7.769ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_10 (SLICE_X23Y26.A6), 28 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.917ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      10.089ns (Levels of Logic = 6)
  Clock Path Skew:      -0.333ns (1.549 - 1.882)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X53Y20.B1      net (fanout=43)       3.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X53Y20.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X38Y17.B4      net (fanout=11)       1.738   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X38Y17.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X38Y17.A4      net (fanout=2)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X38Y17.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X33Y25.A5      net (fanout=1)        1.274   ML3MST_inst/debug_info_10<10>
    SLICE_X33Y25.A       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X33Y25.B4      net (fanout=1)        0.494   ML3MST_inst/mux1_122
    SLICE_X33Y25.B       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X23Y26.A6      net (fanout=1)        0.892   ML3MST_inst/mux1_7
    SLICE_X23Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                     10.089ns (1.950ns logic, 8.139ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.296ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      9.480ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (1.549 - 1.870)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X53Y20.B2      net (fanout=15)       2.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X53Y20.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X38Y17.B4      net (fanout=11)       1.738   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X38Y17.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X38Y17.A4      net (fanout=2)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X38Y17.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X33Y25.A5      net (fanout=1)        1.274   ML3MST_inst/debug_info_10<10>
    SLICE_X33Y25.A       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X33Y25.B4      net (fanout=1)        0.494   ML3MST_inst/mux1_122
    SLICE_X33Y25.B       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X23Y26.A6      net (fanout=1)        0.892   ML3MST_inst/mux1_7
    SLICE_X23Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                      9.480ns (1.950ns logic, 7.530ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.221ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_10 (FF)
  Data Path Delay:      9.400ns (Levels of Logic = 6)
  Clock Path Skew:      -0.326ns (1.549 - 1.875)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X53Y20.B4      net (fanout=19)       2.600   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X53Y20.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X38Y17.B4      net (fanout=11)       1.738   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X38Y17.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv221
    SLICE_X38Y17.A4      net (fanout=2)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv22
    SLICE_X38Y17.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[10]1
    SLICE_X33Y25.A5      net (fanout=1)        1.274   ML3MST_inst/debug_info_10<10>
    SLICE_X33Y25.A       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_122
    SLICE_X33Y25.B4      net (fanout=1)        0.494   ML3MST_inst/mux1_122
    SLICE_X33Y25.B       Tilo                  0.259   ML3MST_inst/mux1_7
                                                       ML3MST_inst/mux1_7
    SLICE_X23Y26.A6      net (fanout=1)        0.892   ML3MST_inst/mux1_7
    SLICE_X23Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>21
                                                       ML3MST_inst/reg_dout_10
    -------------------------------------------------  ---------------------------
    Total                                      9.400ns (1.950ns logic, 7.450ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_2 (SLICE_X25Y26.A5), 38 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.745ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      9.905ns (Levels of Logic = 5)
  Clock Path Skew:      -0.345ns (1.537 - 1.882)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X53Y20.B1      net (fanout=43)       3.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X53Y20.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X31Y16.A5      net (fanout=11)       2.106   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X31Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n27785_inv2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X29Y26.B2      net (fanout=1)        1.706   ML3MST_inst/debug_info_10<2>
    SLICE_X29Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/_n14312_inv141
                                                       ML3MST_inst/mux22_122
    SLICE_X25Y26.B1      net (fanout=1)        0.814   ML3MST_inst/mux22_122
    SLICE_X25Y26.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X25Y26.A5      net (fanout=1)        0.187   ML3MST_inst/mux22_7
    SLICE_X25Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.905ns (1.803ns logic, 8.102ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.124ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      9.296ns (Levels of Logic = 5)
  Clock Path Skew:      -0.333ns (1.537 - 1.870)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X53Y20.B2      net (fanout=15)       2.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X53Y20.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X31Y16.A5      net (fanout=11)       2.106   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X31Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n27785_inv2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X29Y26.B2      net (fanout=1)        1.706   ML3MST_inst/debug_info_10<2>
    SLICE_X29Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/_n14312_inv141
                                                       ML3MST_inst/mux22_122
    SLICE_X25Y26.B1      net (fanout=1)        0.814   ML3MST_inst/mux22_122
    SLICE_X25Y26.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X25Y26.A5      net (fanout=1)        0.187   ML3MST_inst/mux22_7
    SLICE_X25Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.296ns (1.803ns logic, 7.493ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.049ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      9.216ns (Levels of Logic = 5)
  Clock Path Skew:      -0.338ns (1.537 - 1.875)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X53Y20.B4      net (fanout=19)       2.600   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X53Y20.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT17211
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X31Y16.A5      net (fanout=11)       2.106   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X31Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n27785_inv2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X29Y26.B2      net (fanout=1)        1.706   ML3MST_inst/debug_info_10<2>
    SLICE_X29Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/_n14312_inv141
                                                       ML3MST_inst/mux22_122
    SLICE_X25Y26.B1      net (fanout=1)        0.814   ML3MST_inst/mux22_122
    SLICE_X25Y26.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X25Y26.A5      net (fanout=1)        0.187   ML3MST_inst/mux22_7
    SLICE_X25Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.216ns (1.803ns logic, 7.413ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_22 (SLICE_X14Y31.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.056ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_22 (FF)
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (1.032 - 0.955)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22 to ML3MST_inst/reg_rc_INTS_set_d_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
    SLICE_X14Y31.D5      net (fanout=2)        0.185   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.131   ML3MST_inst/reg_rc_INTS<20>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_22_rt
                                                       ML3MST_inst/reg_rc_INTS_set_d_22
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.331ns logic, 0.185ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_19 (SLICE_X7Y32.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.101ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_19 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_19 (FF)
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.091 - 0.996)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_19 to ML3MST_inst/reg_rs_CMD_clr_d_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.AQ       Tcko                  0.234   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_19
    SLICE_X7Y32.BX       net (fanout=2)        0.196   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_19
    SLICE_X7Y32.CLK      Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<21>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_19
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.293ns logic, 0.196ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_20 (SLICE_X7Y32.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.099ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_20 (FF)
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.091 - 0.996)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 to ML3MST_inst/reg_rs_CMD_clr_d_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y33.CQ       Tcko                  0.234   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X7Y32.CX       net (fanout=2)        0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X7Y32.CLK      Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<21>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_20
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.293ns logic, 0.198ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X9Y20.A6), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.445ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      15.717ns (Levels of Logic = 12)
  Clock Path Skew:      -0.233ns (1.672 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X17Y20.D3      net (fanout=16)       1.925   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y15.C1      net (fanout=8)        1.780   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y15.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<5>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X9Y20.A6       net (fanout=1)        1.017   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X9Y20.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     15.717ns (3.664ns logic, 12.053ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.292ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      15.564ns (Levels of Logic = 12)
  Clock Path Skew:      -0.233ns (1.672 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X17Y20.D3      net (fanout=16)       1.925   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y15.D3      net (fanout=8)        1.620   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y15.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<5>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X9Y20.A6       net (fanout=1)        1.017   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X9Y20.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     15.564ns (3.671ns logic, 11.893ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.939ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      15.131ns (Levels of Logic = 12)
  Clock Path Skew:      -0.313ns (1.672 - 1.985)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X17Y20.D5      net (fanout=9)        1.339   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X14Y15.C1      net (fanout=8)        1.780   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X14Y15.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<5>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X9Y20.A6       net (fanout=1)        1.017   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X9Y20.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     15.131ns (3.664ns logic, 11.467ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X7Y19.A1), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.687ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      14.984ns (Levels of Logic = 12)
  Clock Path Skew:      -0.208ns (1.697 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X17Y20.D3      net (fanout=16)       1.925   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X9Y21.A1       net (fanout=8)        1.105   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X9Y21.AMUX     Tilo                  0.313   ML3MST_inst/reg_rw_MOD<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y19.A1       net (fanout=1)        1.007   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y19.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     14.984ns (3.616ns logic, 11.368ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.181ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      14.398ns (Levels of Logic = 12)
  Clock Path Skew:      -0.288ns (1.697 - 1.985)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X17Y20.D5      net (fanout=9)        1.339   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X9Y21.A1       net (fanout=8)        1.105   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X9Y21.AMUX     Tilo                  0.313   ML3MST_inst/reg_rw_MOD<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y19.A1       net (fanout=1)        1.007   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y19.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     14.398ns (3.616ns logic, 10.782ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.999ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      14.296ns (Levels of Logic = 12)
  Clock Path Skew:      -0.208ns (1.697 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X17Y20.D2      net (fanout=16)       1.237   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X9Y21.A1       net (fanout=8)        1.105   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X9Y21.AMUX     Tilo                  0.313   ML3MST_inst/reg_rw_MOD<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y19.A1       net (fanout=1)        1.007   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y19.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     14.296ns (3.616ns logic, 10.680ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X8Y29.B6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.132ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      14.407ns (Levels of Logic = 12)
  Clock Path Skew:      -0.230ns (1.675 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X17Y20.D3      net (fanout=16)       1.925   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X8Y29.A1       net (fanout=8)        1.506   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X8Y29.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X8Y29.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X8Y29.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     14.407ns (3.527ns logic, 10.880ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.626ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      13.821ns (Levels of Logic = 12)
  Clock Path Skew:      -0.310ns (1.675 - 1.985)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X17Y20.D5      net (fanout=9)        1.339   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X8Y29.A1       net (fanout=8)        1.506   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X8Y29.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X8Y29.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X8Y29.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     13.821ns (3.527ns logic, 10.294ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.444ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      13.719ns (Levels of Logic = 12)
  Clock Path Skew:      -0.230ns (1.675 - 1.905)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X17Y20.D2      net (fanout=16)       1.237   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X17Y20.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X5Y20.D2       net (fanout=2)        1.354   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X5Y20.D        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X5Y20.C5       net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X5Y20.C        Tilo                  0.259   ML3MST_inst/reg_rw_IMK<7>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X17Y19.B6      net (fanout=2)        1.807   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X17Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X17Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X17Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X11Y19.B3      net (fanout=2)        0.749   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X11Y19.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X11Y19.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X11Y19.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_16
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X3Y19.C1       net (fanout=2)        1.714   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X3Y19.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X3Y19.D5       net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X3Y19.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_srch_time<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X5Y22.A4       net (fanout=3)        0.767   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X5Y22.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_cset_15
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X8Y29.A1       net (fanout=8)        1.506   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X8Y29.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X8Y29.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X8Y29.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     13.719ns (3.527ns logic, 10.192ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14 (SLICE_X8Y32.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.137ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14 (FF)
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.065 - 0.977)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_14 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.198   ML3MST_inst/reg_rs_CMD<16>
                                                       ML3MST_inst/reg_rs_CMD_14
    SLICE_X8Y32.CX       net (fanout=3)        0.200   ML3MST_inst/reg_rs_CMD<14>
    SLICE_X8Y32.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_14
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.246ns logic, 0.200ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30 (SLICE_X15Y33.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.124ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_30 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30 (FF)
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (1.031 - 0.930)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_30 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.BQ      Tcko                  0.200   ML3MST_inst/reg_rs_CMD<31>
                                                       ML3MST_inst/reg_rs_CMD_30
    SLICE_X15Y33.CX      net (fanout=3)        0.213   ML3MST_inst/reg_rs_CMD<30>
    SLICE_X15Y33.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<31>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.259ns logic, 0.213ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_3 (SLICE_X19Y23.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.123ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_3 (FF)
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.954 - 0.866)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_3 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<6>
                                                       ML3MST_inst/reg_rc_INTS_3
    SLICE_X19Y23.AX      net (fanout=3)        0.203   ML3MST_inst/reg_rc_INTS<3>
    SLICE_X19Y23.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<6>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_3
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.257ns logic, 0.203ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 483695 paths analyzed, 15046 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.237ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4 (SLICE_X27Y54.AX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.759ns (Levels of Logic = 4)
  Clock Path Skew:      -0.218ns (0.435 - 0.653)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA20   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y20.C6      net (fanout=1)        2.651   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<20>
    SLICE_X10Y20.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_525
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X14Y26.C6      net (fanout=1)        0.780   ML3MST_inst/common_mem_douta<20>
    SLICE_X14Y26.C       Tilo                  0.204   ML3MST_inst/reg_rc_INTS_set_dd<20>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X25Y40.A6      net (fanout=2)        1.712   LB_MIII_DataOut<20>
    SLICE_X25Y40.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X27Y55.C1      net (fanout=75)       3.061   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X27Y55.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>1
    SLICE_X27Y54.AX      net (fanout=1)        0.534   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>
    SLICE_X27Y54.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4
    -------------------------------------------------  ---------------------------
    Total                                     11.759ns (3.021ns logic, 8.738ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.623ns (Levels of Logic = 4)
  Clock Path Skew:      -0.215ns (0.435 - 0.650)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOA4     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y22.B6      net (fanout=1)        2.581   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<4>
    SLICE_X16Y22.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_552
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X23Y27.D6      net (fanout=1)        0.863   ML3MST_inst/common_mem_douta<4>
    SLICE_X23Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<16>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X25Y40.A3      net (fanout=2)        1.530   LB_MIII_DataOut<4>
    SLICE_X25Y40.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X27Y55.C1      net (fanout=75)       3.061   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X27Y55.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>1
    SLICE_X27Y54.AX      net (fanout=1)        0.534   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>
    SLICE_X27Y54.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4
    -------------------------------------------------  ---------------------------
    Total                                     11.623ns (3.054ns logic, 8.569ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.208ns (0.435 - 0.643)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA4    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y22.B2      net (fanout=1)        2.428   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<4>
    SLICE_X16Y22.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_552
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X23Y27.D6      net (fanout=1)        0.863   ML3MST_inst/common_mem_douta<4>
    SLICE_X23Y27.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<16>
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X25Y40.A3      net (fanout=2)        1.530   LB_MIII_DataOut<4>
    SLICE_X25Y40.A       Tilo                  0.259   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<7>
                                                       CNC2_FC_M3/ibus_DataIn<4>LogicTrst
    SLICE_X27Y55.C1      net (fanout=75)       3.061   CNC2_FC_M3/ibus_DataIn<4>
    SLICE_X27Y55.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>1
    SLICE_X27Y54.AX      net (fanout=1)        0.534   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>
    SLICE_X27Y54.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_4
    -------------------------------------------------  ---------------------------
    Total                                     11.470ns (3.054ns logic, 8.416ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13 (SLICE_X11Y52.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.559 - 0.650)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA29    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y21.B2      net (fanout=1)        2.543   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<29>
    SLICE_X14Y21.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<29>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_542
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_20
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_20
    SLICE_X19Y32.A3      net (fanout=1)        1.345   ML3MST_inst/common_mem_douta<29>
    SLICE_X19Y32.A       Tilo                  0.259   LB_MIII_DataOut<29>
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X21Y40.C6      net (fanout=2)        2.044   LB_MIII_DataOut<29>
    SLICE_X21Y40.C       Tilo                  0.259   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X11Y52.BX      net (fanout=70)       3.159   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X11Y52.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13
    -------------------------------------------------  ---------------------------
    Total                                     11.883ns (2.792ns logic, 9.091ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.930ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.559 - 0.543)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOA29    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y21.D2      net (fanout=1)        2.558   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<29>
    SLICE_X14Y21.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<29>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_621
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_20
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_20
    SLICE_X19Y32.A3      net (fanout=1)        1.345   ML3MST_inst/common_mem_douta<29>
    SLICE_X19Y32.A       Tilo                  0.259   LB_MIII_DataOut<29>
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X21Y40.C6      net (fanout=2)        2.044   LB_MIII_DataOut<29>
    SLICE_X21Y40.C       Tilo                  0.259   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X11Y52.BX      net (fanout=70)       3.159   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X11Y52.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13
    -------------------------------------------------  ---------------------------
    Total                                     11.930ns (2.824ns logic, 9.106ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.559 - 0.653)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA29   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y21.C1      net (fanout=1)        2.418   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<29>
    SLICE_X14Y21.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<29>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_543
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_20
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_20
    SLICE_X19Y32.A3      net (fanout=1)        1.345   ML3MST_inst/common_mem_douta<29>
    SLICE_X19Y32.A       Tilo                  0.259   LB_MIII_DataOut<29>
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X21Y40.C6      net (fanout=2)        2.044   LB_MIII_DataOut<29>
    SLICE_X21Y40.C       Tilo                  0.259   N116
                                                       CNC2_FC_M3/ibus_DataIn<13>LogicTrst
    SLICE_X11Y52.BX      net (fanout=70)       3.159   CNC2_FC_M3/ibus_DataIn<13>
    SLICE_X11Y52.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay_13
    -------------------------------------------------  ---------------------------
    Total                                     11.783ns (2.817ns logic, 8.966ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27 (SLICE_X27Y58.DX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.757ns (Levels of Logic = 4)
  Clock Path Skew:      -0.204ns (0.438 - 0.642)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA27    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y24.D1      net (fanout=1)        2.488   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<27>
    SLICE_X12Y24.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<27>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_619
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_18
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_18
    SLICE_X19Y30.B4      net (fanout=1)        1.090   ML3MST_inst/common_mem_douta<27>
    SLICE_X19Y30.B       Tilo                  0.259   LB_MIII_DataOut<27>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X27Y35.A6      net (fanout=2)        0.999   LB_MIII_DataOut<27>
    SLICE_X27Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X32Y55.B4      net (fanout=70)       3.217   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X32Y55.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>1
    SLICE_X27Y58.DX      net (fanout=1)        0.961   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
    SLICE_X27Y58.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    -------------------------------------------------  ---------------------------
    Total                                     11.757ns (3.002ns logic, 8.755ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.752ns (Levels of Logic = 4)
  Clock Path Skew:      -0.203ns (0.438 - 0.641)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA11   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y23.D2      net (fanout=1)        2.225   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<11>
    SLICE_X10Y23.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_62
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_1
    SLICE_X27Y27.C5      net (fanout=1)        1.172   ML3MST_inst/common_mem_douta<11>
    SLICE_X27Y27.C       Tilo                  0.259   ML3MST_inst/mux_8
                                                       ML3MST_inst/Mmux_host_data_r31
    SLICE_X27Y35.A4      net (fanout=2)        1.148   LB_MIII_DataOut<11>
    SLICE_X27Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X32Y55.B4      net (fanout=70)       3.217   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X32Y55.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>1
    SLICE_X27Y58.DX      net (fanout=1)        0.961   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
    SLICE_X27Y58.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    -------------------------------------------------  ---------------------------
    Total                                     11.752ns (3.029ns logic, 8.723ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.678ns (Levels of Logic = 4)
  Clock Path Skew:      -0.215ns (0.438 - 0.653)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA11   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y23.C2      net (fanout=1)        2.158   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<11>
    SLICE_X10Y23.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_55
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_1
    SLICE_X27Y27.C5      net (fanout=1)        1.172   ML3MST_inst/common_mem_douta<11>
    SLICE_X27Y27.C       Tilo                  0.259   ML3MST_inst/mux_8
                                                       ML3MST_inst/Mmux_host_data_r31
    SLICE_X27Y35.A4      net (fanout=2)        1.148   LB_MIII_DataOut<11>
    SLICE_X27Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_M3/ibus_DataIn<11>LogicTrst
    SLICE_X32Y55.B4      net (fanout=70)       3.217   CNC2_FC_M3/ibus_DataIn<11>
    SLICE_X32Y55.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<26>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<4>1
    SLICE_X27Y58.DX      net (fanout=1)        0.961   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<27>
    SLICE_X27Y58.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_27
    -------------------------------------------------  ---------------------------
    Total                                     11.678ns (3.022ns logic, 8.656ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X7Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X7Y46.DX       net (fanout=3)        0.141   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X7Y46.CLK      Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.257ns logic, 0.141ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_22 (SLICE_X32Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_54 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_54 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y62.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<55>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_54
    SLICE_X32Y62.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<54>
    SLICE_X32Y62.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<55>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1250152
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_22
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_26 (SLICE_X44Y66.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_58 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_58 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y66.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<59>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_58
    SLICE_X44Y66.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<58>
    SLICE_X44Y66.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<59>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1250192
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_26
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.588ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (SLICE_X48Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.158ns (Levels of Logic = 2)
  Clock Path Skew:      -2.254ns (-0.269 - 1.985)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y24.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X47Y24.C6      net (fanout=810)      0.138   startup_reset
    SLICE_X47Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwen
                                                       g_reset_i1_INV_0
    SLICE_X47Y25.B6      net (fanout=7)        0.295   g_reset_i
    SLICE_X47Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X48Y24.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X48Y24.CLK     Trck                  0.243   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (1.208ns logic, 0.950ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (SLICE_X48Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 2)
  Clock Path Skew:      -2.254ns (-0.269 - 1.985)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y24.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X47Y24.C6      net (fanout=810)      0.138   startup_reset
    SLICE_X47Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwen
                                                       g_reset_i1_INV_0
    SLICE_X47Y25.B6      net (fanout=7)        0.295   g_reset_i
    SLICE_X47Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X48Y24.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X48Y24.CLK     Trck                  0.232   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (1.197ns logic, 0.950ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X48Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.124ns (Levels of Logic = 2)
  Clock Path Skew:      -2.254ns (-0.269 - 1.985)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y24.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X47Y24.C6      net (fanout=810)      0.138   startup_reset
    SLICE_X47Y24.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwen
                                                       g_reset_i1_INV_0
    SLICE_X47Y25.B6      net (fanout=7)        0.295   g_reset_i
    SLICE_X47Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X48Y24.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X48Y24.CLK     Trck                  0.209   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.124ns (1.174ns logic, 0.950ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y12.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.165 - 0.154)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_6 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y24.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_6
    RAMB16_X2Y12.ADDRA9  net (fanout=3)        0.165   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
    RAMB16_X2Y12.CLKA    Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.132ns logic, 0.165ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address4/DP (SLICE_X38Y12.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address4/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.108 - 0.112)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address4/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y11.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_3
    SLICE_X38Y12.D1      net (fanout=15)       0.439   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_3
    SLICE_X38Y12.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2117_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address4/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (-0.093ns logic, 0.439ns route)
                                                       (-26.9% logic, 126.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address5/DP (SLICE_X38Y12.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address5/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.108 - 0.112)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address5/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y11.CQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_3
    SLICE_X38Y12.D1      net (fanout=15)       0.439   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_3
    SLICE_X38Y12.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr[5]_read_port_2117_OUT<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_address5/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (-0.093ns logic, 0.439ns route)
                                                       (-26.9% logic, 126.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y2.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.019ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X32Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.981ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iE_stop (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.354ns (Levels of Logic = 4)
  Clock Path Delay:     2.360ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iE_stop to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iE_stop
                                                       iE_stop
                                                       iE_stop_IBUF
                                                       ProtoComp1796.IMUX.7
    SLICE_X35Y46.C6      net (fanout=1)        6.194   iE_stop_IBUF
    SLICE_X35Y46.C       Tilo                  0.259   CNC2_FC_M3/Encoder_Partition_1/m_AbsoluteCounterClear<1>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT73
    SLICE_X39Y42.C3      net (fanout=1)        1.188   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT72
    SLICE_X39Y42.C       Tilo                  0.259   N1089
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT79
    SLICE_X32Y42.B5      net (fanout=1)        0.803   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT78
    SLICE_X32Y42.CLK     Tas                   0.341   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     10.354ns (2.169ns logic, 8.185ns route)
                                                       (20.9% logic, 79.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y42.CLK     net (fanout=627)      0.781   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.323ns logic, 1.037ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X41Y43.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.573ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.801ns (Levels of Logic = 6)
  Clock Path Delay:     2.399ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P11.I                Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp1796.IMUX.16
    SLICE_X45Y24.B3      net (fanout=1)        3.313   iMPG_DI_1_IBUF
    SLICE_X45Y24.BMUX    Tilo                  0.313   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X42Y41.B1      net (fanout=1)        1.983   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT162
    SLICE_X42Y41.B       Tilo                  0.203   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X42Y41.A5      net (fanout=1)        0.222   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X42Y41.A       Tilo                  0.203   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT168
    SLICE_X41Y43.D5      net (fanout=1)        0.555   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT167
    SLICE_X41Y43.D       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1612
    SLICE_X41Y43.C6      net (fanout=1)        0.118   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1611
    SLICE_X41Y43.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1613
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      8.801ns (2.610ns logic, 6.191ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y43.CLK     net (fanout=627)      0.820   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.323ns logic, 1.076ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14 (SLICE_X37Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.642ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<6> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.712ns (Levels of Logic = 5)
  Clock Path Delay:     2.379ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<6> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 1.310   iMPG_DI<6>
                                                       iMPG_DI<6>
                                                       iMPG_DI_6_IBUF
                                                       ProtoComp1796.IMUX.21
    SLICE_X44Y24.C4      net (fanout=1)        3.443   iMPG_DI_6_IBUF
    SLICE_X44Y24.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_d<1>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
    SLICE_X45Y38.B6      net (fanout=1)        1.140   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT64
    SLICE_X45Y38.B       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT66
    SLICE_X45Y38.A5      net (fanout=1)        0.187   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
    SLICE_X45Y38.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT610
    SLICE_X37Y42.D1      net (fanout=1)        1.541   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT69
    SLICE_X37Y42.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT613
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    -------------------------------------------------  ---------------------------
    Total                                      8.712ns (2.401ns logic, 6.311ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y42.CLK     net (fanout=627)      0.800   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (1.323ns logic, 1.056ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point m_MPG_A (SLICE_X3Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          m_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 1)
  Clock Path Delay:     3.430ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_A to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp1796.IMUX.44
    SLICE_X3Y17.AX       net (fanout=1)        2.508   iMPG_A_IBUF
    SLICE_X3Y17.CLK      Tckdi       (-Th)    -0.048   m_MPG_A
                                                       m_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (1.174ns logic, 2.508ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to m_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X3Y17.CLK      net (fanout=627)      1.262   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.519ns logic, 1.911ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (SLICE_X39Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iXY2_STS (PAD)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 1)
  Clock Path Delay:     3.268ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iXY2_STS to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 1.126   iXY2_STS
                                                       iXY2_STS
                                                       iXY2_STS_IBUF
                                                       ProtoComp1796.IMUX.22
    SLICE_X39Y47.AX      net (fanout=1)        2.628   iXY2_STS_IBUF
    SLICE_X39Y47.CLK     Tckdi       (-Th)    -0.048   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.174ns logic, 2.628ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y47.CLK     net (fanout=627)      1.100   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.519ns logic, 1.749ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_A (SLICE_X6Y57.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.646ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_A (PAD)
  Destination:          m_HHB_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Clock Path Delay:     2.119ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iHHB_MPG_A to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 0.763   iHHB_MPG_A
                                                       iHHB_MPG_A
                                                       iHHB_MPG_A_IBUF
                                                       ProtoComp1799.IMUX
    SLICE_X6Y57.DX       net (fanout=1)        1.986   iHHB_MPG_A_IBUF
    SLICE_X6Y57.CLK      Tckdi       (-Th)    -0.041   m_HHB_MPG_A
                                                       m_HHB_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.804ns logic, 1.986ns route)
                                                       (28.8% logic, 71.2% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y57.CLK      net (fanout=627)      0.708   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.950ns logic, 1.169ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  15.328ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.672ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.062ns (Levels of Logic = 5)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y40.CLK     net (fanout=627)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.AMUX    Tshcko                0.461   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    SLICE_X26Y46.B2      net (fanout=2)        1.613   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<10>
    SLICE_X26Y46.CMUX    Topbc                 0.522   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_27
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lut<5>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X34Y41.A3      net (fanout=1)        1.325   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X34Y41.A       Tilo                  0.203   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT140
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X37Y38.D2      net (fanout=1)        1.032   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X37Y38.D       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X37Y38.C6      net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X37Y38.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.889   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.062ns (4.085ns logic, 7.977ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.690ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.044ns (Levels of Logic = 5)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y40.CLK     net (fanout=627)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.AMUX    Tshcko                0.461   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<6>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90_10
    SLICE_X26Y46.B2      net (fanout=2)        1.613   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_ActiveCycleCount_90<10>
    SLICE_X26Y46.CMUX    Topbc                 0.504   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2_27
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_lutdi5
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X34Y41.A3      net (fanout=1)        1.325   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<6>
    SLICE_X34Y41.A       Tilo                  0.203   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT140
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X37Y38.D2      net (fanout=1)        1.032   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_ActiveCycleCount_90[15]_m_latchPulseWidth[15]_LessThan_44_o_cy<7>
    SLICE_X37Y38.D       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X37Y38.C6      net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X37Y38.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.889   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.044ns (4.067ns logic, 7.977ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.806ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.904ns (Levels of Logic = 7)
  Clock Path Delay:     3.265ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y35.CLK     net (fanout=627)      1.097   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.519ns logic, 1.746ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y35.CQ      Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X41Y35.B1      net (fanout=2)        0.822   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X41Y35.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y35.A1      net (fanout=1)        0.931   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X33Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y35.C2      net (fanout=45)       0.466   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y35.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X36Y35.A1      net (fanout=29)       0.694   CNC2_FC_M3/WD_TimeOut
    SLICE_X36Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X37Y38.D3      net (fanout=39)       0.695   oLaserOn_OBUF
    SLICE_X37Y38.D       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X37Y38.C6      net (fanout=1)        0.118   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X37Y38.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.889   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.904ns (4.289ns logic, 7.615ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.292ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.418ns (Levels of Logic = 6)
  Clock Path Delay:     3.265ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y35.CLK     net (fanout=627)      1.097   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.519ns logic, 1.746ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y35.CQ      Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X41Y35.B1      net (fanout=2)        0.822   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X41Y35.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y35.A1      net (fanout=1)        0.931   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X33Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y35.C2      net (fanout=45)       0.466   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y35.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X36Y35.A1      net (fanout=29)       0.694   CNC2_FC_M3/WD_TimeOut
    SLICE_X36Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y41.CX      net (fanout=39)       1.842   oLaserOn_OBUF
    SLICE_X32Y41.CMUX    Tcxc                  0.163   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT88
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.729   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.418ns (3.934ns logic, 7.484ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.352ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.363ns (Levels of Logic = 6)
  Clock Path Delay:     3.260ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y37.CLK     net (fanout=627)      1.092   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.519ns logic, 1.741ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.DQ      Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X39Y35.B1      net (fanout=2)        0.962   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X39Y35.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y35.A3      net (fanout=1)        0.736   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y35.C2      net (fanout=45)       0.466   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y35.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X36Y35.A1      net (fanout=29)       0.694   CNC2_FC_M3/WD_TimeOut
    SLICE_X36Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y41.CX      net (fanout=39)       1.842   oLaserOn_OBUF
    SLICE_X32Y41.CMUX    Tcxc                  0.163   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT88
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.729   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.363ns (3.934ns logic, 7.429ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.360ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.355ns (Levels of Logic = 6)
  Clock Path Delay:     3.260ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y37.CLK     net (fanout=627)      1.092   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.519ns logic, 1.741ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.AQ      Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X39Y35.B3      net (fanout=2)        0.954   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X39Y35.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y35.A3      net (fanout=1)        0.736   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y35.C2      net (fanout=45)       0.466   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y35.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X36Y35.A1      net (fanout=29)       0.694   CNC2_FC_M3/WD_TimeOut
    SLICE_X36Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y41.CX      net (fanout=39)       1.842   oLaserOn_OBUF
    SLICE_X32Y41.CMUX    Tcxc                  0.163   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT88
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.729   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.355ns (3.934ns logic, 7.421ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.916ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.794ns (Levels of Logic = 5)
  Clock Path Delay:     3.265ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y35.CLK     net (fanout=627)      1.097   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (1.519ns logic, 1.746ns route)
                                                       (46.5% logic, 53.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y35.CQ      Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X41Y35.B1      net (fanout=2)        0.822   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X41Y35.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y35.A1      net (fanout=1)        0.931   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X33Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y35.C2      net (fanout=45)       0.466   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y35.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X36Y35.A1      net (fanout=29)       0.694   CNC2_FC_M3/WD_TimeOut
    SLICE_X36Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.110   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.794ns (3.771ns logic, 6.023ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.976ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 5)
  Clock Path Delay:     3.260ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y37.CLK     net (fanout=627)      1.092   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.519ns logic, 1.741ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.DQ      Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X39Y35.B1      net (fanout=2)        0.962   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X39Y35.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y35.A3      net (fanout=1)        0.736   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y35.C2      net (fanout=45)       0.466   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y35.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X36Y35.A1      net (fanout=29)       0.694   CNC2_FC_M3/WD_TimeOut
    SLICE_X36Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.110   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (3.771ns logic, 5.968ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.984ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.731ns (Levels of Logic = 5)
  Clock Path Delay:     3.260ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y37.CLK     net (fanout=627)      1.092   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.519ns logic, 1.741ns route)
                                                       (46.6% logic, 53.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.AQ      Tcko                  0.408   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X39Y35.B3      net (fanout=2)        0.954   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X39Y35.B       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X33Y35.A3      net (fanout=1)        0.736   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X33Y35.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y35.C2      net (fanout=45)       0.466   CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y35.C       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<14>
                                                       CNC2_FC_M3/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X36Y35.A1      net (fanout=29)       0.694   CNC2_FC_M3/WD_TimeOut
    SLICE_X36Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       3.110   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.731ns (3.771ns logic, 5.960ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.950ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 1)
  Clock Path Delay:     0.589ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X3Y55.CLK      net (fanout=884)      0.670   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (-1.839ns logic, 2.428ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (1.594ns logic, 1.167ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point oSPIDAC_CLK (J12.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.436ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK (FF)
  Destination:          oSPIDAC_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Delay:     1.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X53Y53.CLK     net (fanout=627)      0.587   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.822ns logic, 0.736ns route)
                                                       (52.8% logic, 47.2% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK to oSPIDAC_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y53.AQ      Tcko                  0.198   CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
                                                       CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    J12.O                net (fanout=9)        1.309   CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    J12.PAD              Tioop                 1.396   oSPIDAC_CLK
                                                       oSPIDAC_CLK_OBUF
                                                       oSPIDAC_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (1.594ns logic, 1.309ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point oSPIDAC_DO (J14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.589ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI (FF)
  Destination:          oSPIDAC_DO (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.563ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1796.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y49.CLK     net (fanout=627)      0.592   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.822ns logic, 0.741ns route)
                                                       (52.6% logic, 47.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI to oSPIDAC_DO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.AQ      Tcko                  0.198   CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI
                                                       CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI
    J14.O                net (fanout=1)        1.457   CNC2_FC_M3/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI
    J14.PAD              Tioop                 1.396   oSPIDAC_DO
                                                       oSPIDAC_DO_OBUF
                                                       oSPIDAC_DO
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.594ns logic, 1.457ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1796.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=45)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1796.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=45)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1796.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=45)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1796.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=45)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.786ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.760ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1796.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=45)       0.757   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.822ns logic, 0.938ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1796.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=45)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.082ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X39Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.918ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 1)
  Clock Path Delay:     2.469ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1796.IMUX.33
    SLICE_X39Y5.AX       net (fanout=1)        3.153   RXD1T0_IBUF
    SLICE_X39Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.373ns logic, 3.153ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1796.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X39Y5.CLK      net (fanout=18)       0.800   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.323ns logic, 1.146ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X39Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.035ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.409ns (Levels of Logic = 1)
  Clock Path Delay:     2.469ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1796.IMUX.36
    SLICE_X39Y5.DX       net (fanout=1)        3.036   RXD1T3_IBUF
    SLICE_X39Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (1.373ns logic, 3.036ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1796.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X39Y5.CLK      net (fanout=18)       0.800   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.323ns logic, 1.146ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X26Y9.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.265ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 1)
  Clock Path Delay:     2.456ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1796.IMUX.38
    SLICE_X26Y9.DX       net (fanout=1)        2.770   RX_DV1_IBUF
    SLICE_X26Y9.CLK      Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (1.396ns logic, 2.770ns route)
                                                       (33.5% logic, 66.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1796.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X26Y9.CLK      net (fanout=18)       0.787   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (1.323ns logic, 1.133ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X37Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.763ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 1)
  Clock Path Delay:     3.328ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1796.IMUX.37
    SLICE_X37Y7.AX       net (fanout=1)        1.942   RX_ER1_IBUF
    SLICE_X37Y7.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (1.174ns logic, 1.942ns route)
                                                       (37.7% logic, 62.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1796.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X37Y7.CLK      net (fanout=18)       1.070   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.519ns logic, 1.809ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X39Y5.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.013ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 1)
  Clock Path Delay:     3.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1796.IMUX.35
    SLICE_X39Y5.CX       net (fanout=1)        2.205   RXD1T2_IBUF
    SLICE_X39Y5.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (1.174ns logic, 2.205ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1796.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X39Y5.CLK      net (fanout=18)       1.083   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.519ns logic, 1.822ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X39Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      34.092ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 1)
  Clock Path Delay:     3.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1796.IMUX.34
    SLICE_X39Y5.BX       net (fanout=1)        2.284   RXD1T1_IBUF
    SLICE_X39Y5.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.174ns logic, 2.284ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1796.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X39Y5.CLK      net (fanout=18)       1.083   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.519ns logic, 1.822ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.970ns|     24.485ns|            0|            0|    152669028|      2022526|
| TS_CLK_80MHz                  |     12.500ns|     12.237ns|          N/A|            0|            0|       483695|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.588ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    2.082(R)|      SLOW  |   -0.770(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.335(R)|      SLOW  |   -0.092(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.253(R)|      SLOW  |   -0.013(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.965(R)|      SLOW  |   -0.658(R)|      FAST  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.735(R)|      SLOW  |   -0.448(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.998(R)|      SLOW  |    0.237(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    3.353(R)|      SLOW  |   -0.781(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    3.390(R)|      SLOW  |   -0.908(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |    8.019(R)|      SLOW  |   -4.404(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    2.102(R)|      SLOW  |   -0.646(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    2.627(R)|      SLOW  |   -0.988(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    3.950(R)|      SLOW  |   -1.843(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.492(R)|      SLOW  |   -0.227(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    2.133(R)|      SLOW  |   -0.761(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    5.958(R)|      SLOW  |   -2.944(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    6.427(R)|      SLOW  |   -3.174(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    5.959(R)|      SLOW  |   -2.945(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    5.950(R)|      SLOW  |   -3.057(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    5.887(R)|      SLOW  |   -2.914(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    6.018(R)|      SLOW  |   -3.042(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    6.358(R)|      SLOW  |   -3.149(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    1.774(R)|      SLOW  |   -0.509(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.307(R)|      SLOW  |   -0.909(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.360(R)|      SLOW  |   -1.472(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.840(R)|      SLOW  |   -1.825(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.452(R)|      SLOW  |         3.786(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         8.618(R)|      SLOW  |         4.626(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        10.932(R)|      SLOW  |         6.013(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         5.939(R)|      SLOW  |         2.950(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.782(R)|      SLOW  |         4.726(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.188(R)|      SLOW  |         5.692(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.936(R)|      SLOW  |         5.135(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.090(R)|      SLOW  |         4.698(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.708(R)|      SLOW  |         5.356(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        15.328(R)|      SLOW  |         5.968(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        13.084(R)|      SLOW  |         5.637(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         8.206(R)|      SLOW  |         4.436(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         8.489(R)|      SLOW  |         4.638(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         8.384(R)|      SLOW  |         4.589(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.498(R)|      SLOW  |         4.655(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.891(R)|      SLOW  |         5.491(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.993(R)|      SLOW  |         4.946(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.728(R)|      SLOW  |         4.785(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        11.133(R)|      SLOW  |         6.296(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    4.087|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   11.695|    2.922|    3.074|    2.555|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   17.389|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.792; Ideal Clock Offset To Actual Clock -8.377; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.353(R)|      SLOW  |   -0.781(R)|      FAST  |   21.647|    0.781|       10.433|
SRI_RX<1>         |    3.390(R)|      SLOW  |   -0.908(R)|      FAST  |   21.610|    0.908|       10.351|
iE_stop           |    8.019(R)|      SLOW  |   -4.404(R)|      FAST  |   16.981|    4.404|        6.289|
iHHB_MPG_A        |    2.102(R)|      SLOW  |   -0.646(R)|      FAST  |   22.898|    0.646|       11.126|
iHHB_MPG_B        |    2.627(R)|      SLOW  |   -0.988(R)|      FAST  |   22.373|    0.988|       10.693|
iLIO_DI           |    3.950(R)|      SLOW  |   -1.843(R)|      FAST  |   21.050|    1.843|        9.604|
iMPG_A            |    1.492(R)|      SLOW  |   -0.227(R)|      SLOW  |   23.508|    0.227|       11.641|
iMPG_B            |    2.133(R)|      SLOW  |   -0.761(R)|      FAST  |   22.867|    0.761|       11.053|
iMPG_DI<0>        |    5.958(R)|      SLOW  |   -2.944(R)|      FAST  |   19.042|    2.944|        8.049|
iMPG_DI<1>        |    6.427(R)|      SLOW  |   -3.174(R)|      FAST  |   18.573|    3.174|        7.700|
iMPG_DI<2>        |    5.959(R)|      SLOW  |   -2.945(R)|      FAST  |   19.041|    2.945|        8.048|
iMPG_DI<3>        |    5.950(R)|      SLOW  |   -3.057(R)|      FAST  |   19.050|    3.057|        7.997|
iMPG_DI<4>        |    5.887(R)|      SLOW  |   -2.914(R)|      FAST  |   19.113|    2.914|        8.099|
iMPG_DI<5>        |    6.018(R)|      SLOW  |   -3.042(R)|      FAST  |   18.982|    3.042|        7.970|
iMPG_DI<6>        |    6.358(R)|      SLOW  |   -3.149(R)|      FAST  |   18.642|    3.149|        7.747|
iXY2_STS          |    1.774(R)|      SLOW  |   -0.509(R)|      SLOW  |   23.226|    0.509|       11.359|
lb_cs_n           |    3.307(R)|      SLOW  |   -0.909(R)|      FAST  |   21.693|    0.909|       10.392|
lb_rd_n           |    4.360(R)|      SLOW  |   -1.472(R)|      FAST  |   20.640|    1.472|        9.584|
lb_wr_n           |    4.840(R)|      SLOW  |   -1.825(R)|      FAST  |   20.160|    1.825|        9.168|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.019|         -  |      -0.227|         -  |   16.981|    0.227|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.319; Ideal Clock Offset To Actual Clock 14.923; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    2.082(R)|      SLOW  |   -0.770(R)|      FAST  |    3.918|   34.770|      -15.426|
RXD1T1            |    1.335(R)|      SLOW  |   -0.092(R)|      SLOW  |    4.665|   34.092|      -14.714|
RXD1T2            |    1.253(R)|      SLOW  |   -0.013(R)|      SLOW  |    4.747|   34.013|      -14.633|
RXD1T3            |    1.965(R)|      SLOW  |   -0.658(R)|      FAST  |    4.035|   34.658|      -15.312|
RX_DV1            |    1.735(R)|      SLOW  |   -0.448(R)|      SLOW  |    4.265|   34.448|      -15.092|
RX_ER1            |    0.998(R)|      SLOW  |    0.237(R)|      SLOW  |    5.002|   33.763|      -14.381|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       2.082|         -  |       0.237|         -  |    3.918|   33.763|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 9.389 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.618|      SLOW  |        4.626|      FAST  |         2.679|
SRI_RTS<1>                                     |       10.932|      SLOW  |        6.013|      FAST  |         4.993|
SRI_TX<0>                                      |        5.939|      SLOW  |        2.950|      FAST  |         0.000|
SRI_TX<1>                                      |        8.782|      SLOW  |        4.726|      FAST  |         2.843|
lb_int                                         |       10.188|      SLOW  |        5.692|      FAST  |         4.249|
led_1                                          |       10.936|      SLOW  |        5.135|      FAST  |         4.997|
oLIO_DO                                        |        9.090|      SLOW  |        4.698|      FAST  |         3.151|
oLaser1                                        |       14.708|      SLOW  |        5.356|      FAST  |         8.769|
oLaser2                                        |       15.328|      SLOW  |        5.968|      FAST  |         9.389|
oLaserOn                                       |       13.084|      SLOW  |        5.637|      FAST  |         7.145|
oSPIDAC_CLK                                    |        8.206|      SLOW  |        4.436|      FAST  |         2.267|
oSPIDAC_CSn                                    |        8.489|      SLOW  |        4.638|      FAST  |         2.550|
oSPIDAC_DO                                     |        8.384|      SLOW  |        4.589|      FAST  |         2.445|
oXY2_CLK                                       |        8.498|      SLOW  |        4.655|      FAST  |         2.559|
oXY2_DAT<0>                                    |        9.891|      SLOW  |        5.491|      FAST  |         3.952|
oXY2_DAT<1>                                    |        8.993|      SLOW  |        4.946|      FAST  |         3.054|
oXY2_DAT<2>                                    |        8.728|      SLOW  |        4.785|      FAST  |         2.789|
oXY2_FS                                        |       11.133|      SLOW  |        6.296|      FAST  |         5.194|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.452|      SLOW  |        3.786|      FAST  |         0.036|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 154840731 paths, 2 nets, and 65756 connections

Design statistics:
   Minimum period:  24.970ns{1}   (Maximum frequency:  40.048MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:   8.019ns
   Minimum output required time after clock:  15.328ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 13:24:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



