Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Oct  8 11:59:37 2015
| Host         : cadence11 running 64-bit Scientific Linux CERN SLC release 6.7 (Carbon)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
-----------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_real_time_clock_v1_0_S00_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_real_time_clock_v1_0_S00_AXI_0_0 (user.org:user:real_time_clock_v1_0_S00_AXI:1.0) from (Rev. 4) to (Rev. 6)






Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct  7 23:07:24 2015
| Host         : cadence11 running 64-bit Scientific Linux CERN SLC release 6.7 (Carbon)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
-----------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_real_time_clock_v1_0_S00_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_real_time_clock_v1_0_S00_AXI_0_0 (user.org:user:real_time_clock_v1_0_S00_AXI:1.0) from (Rev. 2) to (Rev. 4)

