Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 25 01:56:25 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu_page/selection_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu_page/selection_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.678        0.000                      0                  162        0.103        0.000                      0                  162        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.678        0.000                      0                  162        0.103        0.000                      0                  162        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 2.945ns (38.648%)  route 4.675ns (61.352%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.562    12.776    game_page/pos_y[11]_i_1_n_0
    SLICE_X14Y14         FDSE                                         r  game_page/pos_y_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.609    13.943    game_page/CLK
    SLICE_X14Y14         FDSE                                         r  game_page/pos_y_reg[2]/C
                         clock pessimism              0.070    14.013    
                         clock uncertainty           -0.035    13.978    
    SLICE_X14Y14         FDSE (Setup_fdse_C_S)       -0.524    13.454    game_page/pos_y_reg[2]
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 2.945ns (38.648%)  route 4.675ns (61.352%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.562    12.776    game_page/pos_y[11]_i_1_n_0
    SLICE_X14Y14         FDSE                                         r  game_page/pos_y_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.609    13.943    game_page/CLK
    SLICE_X14Y14         FDSE                                         r  game_page/pos_y_reg[3]/C
                         clock pessimism              0.070    14.013    
                         clock uncertainty           -0.035    13.978    
    SLICE_X14Y14         FDSE (Setup_fdse_C_S)       -0.524    13.454    game_page/pos_y_reg[3]
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.945ns (38.852%)  route 4.635ns (61.148%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 13.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.522    12.736    game_page/pos_y[11]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  game_page/pos_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.492    13.826    game_page/CLK
    SLICE_X13Y16         FDRE                                         r  game_page/pos_y_reg[10]/C
                         clock pessimism              0.070    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X13Y16         FDRE (Setup_fdre_C_R)       -0.429    13.432    game_page/pos_y_reg[10]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.945ns (38.852%)  route 4.635ns (61.148%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 13.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.522    12.736    game_page/pos_y[11]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  game_page/pos_y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.492    13.826    game_page/CLK
    SLICE_X13Y16         FDRE                                         r  game_page/pos_y_reg[11]/C
                         clock pessimism              0.070    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X13Y16         FDRE (Setup_fdre_C_R)       -0.429    13.432    game_page/pos_y_reg[11]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.945ns (38.852%)  route 4.635ns (61.148%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 13.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.522    12.736    game_page/pos_y[11]_i_1_n_0
    SLICE_X13Y16         FDSE                                         r  game_page/pos_y_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.492    13.826    game_page/CLK
    SLICE_X13Y16         FDSE                                         r  game_page/pos_y_reg[8]/C
                         clock pessimism              0.070    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X13Y16         FDSE (Setup_fdse_C_S)       -0.429    13.432    game_page/pos_y_reg[8]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 2.945ns (38.852%)  route 4.635ns (61.148%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 13.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.522    12.736    game_page/pos_y[11]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  game_page/pos_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.492    13.826    game_page/CLK
    SLICE_X13Y16         FDRE                                         r  game_page/pos_y_reg[9]/C
                         clock pessimism              0.070    13.897    
                         clock uncertainty           -0.035    13.861    
    SLICE_X13Y16         FDRE (Setup_fdre_C_R)       -0.429    13.432    game_page/pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                         13.432    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 2.945ns (38.898%)  route 4.626ns (61.102%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.513    12.727    game_page/pos_y[11]_i_1_n_0
    SLICE_X14Y15         FDSE                                         r  game_page/pos_y_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.614    13.948    game_page/CLK
    SLICE_X14Y15         FDSE                                         r  game_page/pos_y_reg[0]/C
                         clock pessimism              0.070    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X14Y15         FDSE (Setup_fdse_C_S)       -0.524    13.459    game_page/pos_y_reg[0]
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 2.945ns (38.898%)  route 4.626ns (61.102%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.513    12.727    game_page/pos_y[11]_i_1_n_0
    SLICE_X14Y15         FDSE                                         r  game_page/pos_y_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.614    13.948    game_page/CLK
    SLICE_X14Y15         FDSE                                         r  game_page/pos_y_reg[4]/C
                         clock pessimism              0.070    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X14Y15         FDSE (Setup_fdse_C_S)       -0.524    13.459    game_page/pos_y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.459    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 2.945ns (38.941%)  route 4.618ns (61.059%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 13.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.505    12.719    game_page/pos_y[11]_i_1_n_0
    SLICE_X13Y15         FDRE                                         r  game_page/pos_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.610    13.944    game_page/CLK
    SLICE_X13Y15         FDRE                                         r  game_page/pos_y_reg[1]/C
                         clock pessimism              0.070    14.014    
                         clock uncertainty           -0.035    13.979    
    SLICE_X13Y15         FDRE (Setup_fdre_C_R)       -0.429    13.550    game_page/pos_y_reg[1]
  -------------------------------------------------------------------
                         required time                         13.550    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 controller/up_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 2.945ns (38.941%)  route 4.618ns (61.059%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 13.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.635     5.156    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  controller/up_reg/Q
                         net (fo=4, routed)           1.302     6.915    controller/up
    SLICE_X13Y14         LUT3 (Prop_lut3_I0_O)        0.124     7.039 r  controller/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.039    game_page/pos_y_reg[3]_0[0]
    SLICE_X13Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.589 r  game_page/pos_y0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.589    game_page/pos_y0_inferred__0/i___0_carry_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  game_page/pos_y0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.703    game_page/pos_y0_inferred__0/i___0_carry__0_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.051 f  game_page/pos_y0_inferred__0/i___0_carry__1/O[1]
                         net (fo=4, routed)           0.980     9.031    game_page/pos_y[9]
    SLICE_X14Y16         LUT4 (Prop_lut4_I3_O)        0.331     9.362 r  game_page/pos_y[6]_i_3/O
                         net (fo=1, routed)           0.684    10.045    game_page/pos_y[6]_i_3_n_0
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.374    10.419 r  game_page/pos_y[6]_i_2/O
                         net (fo=8, routed)           0.636    11.055    game_page/pos_y[6]_i_2_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.320    11.375 r  game_page/pos_y[5]_i_1/O
                         net (fo=2, routed)           0.511    11.886    game_page/pos_y[5]_i_1_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.328    12.214 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.505    12.719    game_page/pos_y[11]_i_1_n_0
    SLICE_X13Y15         FDRE                                         r  game_page/pos_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.846    13.234    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.100    13.334 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.610    13.944    game_page/CLK
    SLICE_X13Y15         FDRE                                         r  game_page/pos_y_reg[5]/C
                         clock pessimism              0.070    14.014    
                         clock uncertainty           -0.035    13.979    
    SLICE_X13Y15         FDRE (Setup_fdre_C_R)       -0.429    13.550    game_page/pos_y_reg[5]
  -------------------------------------------------------------------
                         required time                         13.550    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  0.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X33Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    uart/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X33Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X33Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    uart/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X33Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X33Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    uart/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X33Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X33Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X33Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.363ns (80.225%)  route 0.089ns (19.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.145    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.190 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.363     1.553    game_page/CLK
    SLICE_X7Y11          FDSE                                         r  game_page/pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.141     1.694 r  game_page/pos_x_reg[5]/Q
                         net (fo=4, routed)           0.089     1.783    game_page/Q[5]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  game_page/pos_x0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.828    game_page/pos_x0_carry__0_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.939 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.939    game_page/pos_x0_carry__0_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.005 r  game_page/pos_x0_carry__1/O[2]
                         net (fo=3, routed)           0.000     2.005    game_page/pos_x[10]
    SLICE_X6Y12          FDRE                                         r  game_page/pos_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.063     1.477    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.056     1.533 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.492     2.025    game_page/CLK
    SLICE_X6Y12          FDRE                                         r  game_page/pos_x_reg[10]/C
                         clock pessimism             -0.343     1.682    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.130     1.812    game_page/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.311ns (67.080%)  route 0.153ns (32.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.145    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.190 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.363     1.553    game_page/CLK
    SLICE_X7Y11          FDRE                                         r  game_page/pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.128     1.681 r  game_page/pos_x_reg[7]/Q
                         net (fo=4, routed)           0.153     1.833    game_page/Q[7]
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.183     2.016 r  game_page/pos_x0_carry__1/O[1]
                         net (fo=3, routed)           0.000     2.016    game_page/pos_x[9]
    SLICE_X6Y12          FDRE                                         r  game_page/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.063     1.477    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.056     1.533 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.492     2.025    game_page/CLK
    SLICE_X6Y12          FDRE                                         r  game_page/pos_x_reg[9]/C
                         clock pessimism             -0.343     1.682    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.130     1.812    game_page/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_page/selection_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.254%)  route 0.429ns (69.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  controller/left_reg/Q
                         net (fo=6, routed)           0.429     2.046    controller/left
    SLICE_X7Y15          LUT3 (Prop_lut3_I1_O)        0.045     2.091 r  controller/selection[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    menu_page/selection_reg[0]_2[0]
    SLICE_X7Y15          FDRE                                         r  menu_page/selection_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.063     1.477    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.060     1.537 r  controller/selection[1]_i_2/O
                         net (fo=2, routed)           0.360     1.897    menu_page/CLK
    SLICE_X7Y15          FDRE                                         r  menu_page/selection_reg[0]/C
                         clock pessimism             -0.188     1.709    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.169     1.878    menu_page/selection_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 controller/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_page/selection_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.205%)  route 0.430ns (69.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    controller/CLK
    SLICE_X7Y4           FDRE                                         r  controller/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  controller/left_reg/Q
                         net (fo=6, routed)           0.430     2.047    menu_page/left
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.045     2.092 r  menu_page/selection[1]_i_1/O
                         net (fo=1, routed)           0.000     2.092    menu_page/selection__0[1]
    SLICE_X7Y15          FDRE                                         r  menu_page/selection_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.063     1.477    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.060     1.537 r  controller/selection[1]_i_2/O
                         net (fo=2, routed)           0.360     1.897    menu_page/CLK
    SLICE_X7Y15          FDRE                                         r  menu_page/selection_reg[1]/C
                         clock pessimism             -0.188     1.709    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.170     1.879    menu_page/selection_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/change_page_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.593     1.476    controller/CLK
    SLICE_X6Y5           FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.148     1.624 f  controller/push_reg/Q
                         net (fo=6, routed)           0.089     1.713    uart/push
    SLICE_X6Y5           LUT6 (Prop_lut6_I2_O)        0.098     1.811 r  uart/change_page_i_1/O
                         net (fo=1, routed)           0.000     1.811    controller/change_page_reg_1
    SLICE_X6Y5           FDRE                                         r  controller/change_page_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.864     1.991    controller/CLK
    SLICE_X6Y5           FDRE                                         r  controller/change_page_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.120     1.596    controller/change_page_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.388ns (81.260%)  route 0.089ns (18.740%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.919     1.145    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.190 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.363     1.553    game_page/CLK
    SLICE_X7Y11          FDSE                                         r  game_page/pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDSE (Prop_fdse_C_Q)         0.141     1.694 r  game_page/pos_x_reg[5]/Q
                         net (fo=4, routed)           0.089     1.783    game_page/Q[5]
    SLICE_X6Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  game_page/pos_x0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.828    game_page/pos_x0_carry__0_i_2_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.939 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.939    game_page/pos_x0_carry__0_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.030 r  game_page/pos_x0_carry__1/O[3]
                         net (fo=3, routed)           0.000     2.030    game_page/pos_x[11]
    SLICE_X6Y12          FDRE                                         r  game_page/pos_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.063     1.477    controller/clk_IBUF
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.056     1.533 r  controller/pos_x[11]_i_2/O
                         net (fo=24, routed)          0.492     2.025    game_page/CLK
    SLICE_X6Y12          FDRE                                         r  game_page/pos_x_reg[11]/C
                         clock pessimism             -0.343     1.682    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.130     1.812    game_page/pos_x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y15    menu_page/selection_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y15    menu_page/selection_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   uart/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y43   uart/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y5     controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   uart/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   uart/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    controller/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    controller/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   uart/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrate_gen/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrate_gen/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   uart/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   uart/baudrate_gen/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   uart/baudrate_gen/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    controller/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    controller/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   uart/baudrate_gen/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    controller/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    controller/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    controller/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   uart/baudrate_gen/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   uart/baudrate_gen/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y50   uart/baudrate_gen/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    controller/page_num_reg[0]/C



