

================================================================
== Vivado HLS Report for 'chebyshev_openmp'
================================================================
* Date:           Mon Apr 27 11:58:02 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.530|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %data_in) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %data_out) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [100 x i32]* %data_out, i64 0, i64 0" [chebyshev.cpp:41]   --->   Operation 9 'getelementptr' 'data_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @chebyshev_openmp_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "br label %.loopexit" [chebyshev.cpp:48]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln48 = icmp eq i7 %i_0, -28" [chebyshev.cpp:48]   --->   Operation 14 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [chebyshev.cpp:48]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %2, label %.preheader.preheader" [chebyshev.cpp:48]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.60ns)   --->   "br label %.preheader" [chebyshev.cpp:52]   --->   Operation 18 'br' <Predicate = (!icmp_ln48)> <Delay = 0.60>
ST_2 : Operation 19 [2/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [chebyshev.cpp:62]   --->   Operation 19 'load' 'v' <Predicate = (icmp_ln48)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 20 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln52 = icmp eq i7 %k_0, -28" [chebyshev.cpp:52]   --->   Operation 21 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 22 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [chebyshev.cpp:52]   --->   Operation 23 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.loopexit.loopexit, label %1" [chebyshev.cpp:52]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %k_0 to i64" [chebyshev.cpp:53]   --->   Operation 25 'zext' 'zext_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [100 x i16]* %data_in, i64 0, i64 %zext_ln53" [chebyshev.cpp:53]   --->   Operation 26 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [chebyshev.cpp:53]   --->   Operation 27 'load' 'data_in_load' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.53>
ST_4 : Operation 29 [1/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [chebyshev.cpp:53]   --->   Operation 29 'load' 'data_in_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%A = sext i16 %data_in_load to i32" [chebyshev.cpp:53]   --->   Operation 30 'sext' 'A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i16 %data_in_load to i28" [chebyshev.cpp:54]   --->   Operation 31 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln54 = mul i28 %sext_ln54, %sext_ln54" [chebyshev.cpp:54]   --->   Operation 32 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %mul_ln54, i4 0)" [chebyshev.cpp:54]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.66ns)   --->   "%add_ln54 = add nsw i32 %shl_ln, -20" [chebyshev.cpp:54]   --->   Operation 34 'add' 'add_ln54' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln54_1 = mul i32 %A, %A" [chebyshev.cpp:54]   --->   Operation 35 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (3.17ns)   --->   "%mul_ln54_2 = mul i32 %add_ln54, %mul_ln54_1" [chebyshev.cpp:54]   --->   Operation 36 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.99>
ST_5 : Operation 37 [1/1] (0.66ns)   --->   "%add_ln54_1 = add nsw i32 %mul_ln54_2, 5" [chebyshev.cpp:54]   --->   Operation 37 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (3.17ns)   --->   "%mul_ln54_3 = mul nsw i32 %A, %add_ln54_1" [chebyshev.cpp:54]   --->   Operation 38 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr [100 x i32]* %data_out, i64 0, i64 %zext_ln53" [chebyshev.cpp:54]   --->   Operation 39 'getelementptr' 'data_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.15ns)   --->   "store i32 %mul_ln54_3, i32* %data_out_addr_1, align 4" [chebyshev.cpp:54]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader" [chebyshev.cpp:52]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.15>
ST_6 : Operation 42 [1/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [chebyshev.cpp:62]   --->   Operation 42 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "ret i32 %v" [chebyshev.cpp:67]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
data_out_addr     (getelementptr    ) [ 0011111]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
br_ln48           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln48         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln48           (br               ) [ 0000000]
br_ln52           (br               ) [ 0011110]
k_0               (phi              ) [ 0001000]
icmp_ln52         (icmp             ) [ 0011110]
empty_2           (speclooptripcount) [ 0000000]
k                 (add              ) [ 0011110]
br_ln52           (br               ) [ 0000000]
zext_ln53         (zext             ) [ 0000110]
data_in_addr      (getelementptr    ) [ 0000100]
br_ln0            (br               ) [ 0111110]
data_in_load      (load             ) [ 0000000]
A                 (sext             ) [ 0000010]
sext_ln54         (sext             ) [ 0000000]
mul_ln54          (mul              ) [ 0000000]
shl_ln            (bitconcatenate   ) [ 0000000]
add_ln54          (add              ) [ 0000000]
mul_ln54_1        (mul              ) [ 0000000]
mul_ln54_2        (mul              ) [ 0000010]
add_ln54_1        (add              ) [ 0000000]
mul_ln54_3        (mul              ) [ 0000000]
data_out_addr_1   (getelementptr    ) [ 0000000]
store_ln54        (store            ) [ 0000000]
br_ln52           (br               ) [ 0011110]
v                 (load             ) [ 0000000]
ret_ln67          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="chebyshev_openmp_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="data_out_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="1" slack="0"/>
<pin id="36" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="7" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/2 store_ln54/5 "/>
</bind>
</comp>

<comp id="45" class="1004" name="data_in_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="7" slack="0"/>
<pin id="49" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="7" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_out_addr_1_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="2"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr_1/5 "/>
</bind>
</comp>

<comp id="66" class="1005" name="i_0_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="1"/>
<pin id="68" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_0_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="7" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="k_0_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="1"/>
<pin id="79" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="k_0_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="1" slack="1"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln48_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln52_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="k_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln53_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="A_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="A/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln54_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="28" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln54_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mul_ln54_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_2/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln54_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mul_ln54_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_3/5 "/>
</bind>
</comp>

<comp id="154" class="1007" name="mul_ln54_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54/4 "/>
</bind>
</comp>

<comp id="161" class="1007" name="mul_ln54_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_1/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="data_out_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="184" class="1005" name="k_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="189" class="1005" name="zext_ln53_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="2"/>
<pin id="191" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="194" class="1005" name="data_in_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="1"/>
<pin id="196" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="A_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="204" class="1005" name="mul_ln54_2_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="58" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="92"><net_src comp="70" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="70" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="81" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="81" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="81" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="120"><net_src comp="52" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="52" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="153"><net_src comp="148" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="158"><net_src comp="121" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="121" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="165"><net_src comp="117" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="117" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="171"><net_src comp="32" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="179"><net_src comp="94" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="187"><net_src comp="106" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="192"><net_src comp="112" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="197"><net_src comp="45" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="202"><net_src comp="117" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="207"><net_src comp="138" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {5 }
 - Input state : 
	Port: chebyshev_openmp : data_in | {3 4 }
	Port: chebyshev_openmp : data_out | {2 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln48 : 1
		i : 1
		br_ln48 : 2
	State 3
		icmp_ln52 : 1
		k : 1
		br_ln52 : 2
		zext_ln53 : 1
		data_in_addr : 2
		data_in_load : 3
	State 4
		A : 1
		sext_ln54 : 1
		mul_ln54 : 2
		shl_ln : 3
		add_ln54 : 4
		mul_ln54_1 : 2
		mul_ln54_2 : 5
	State 5
		mul_ln54_3 : 1
		store_ln54 : 2
	State 6
		ret_ln67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |      i_fu_94      |    0    |    0    |    7    |
|    add   |      k_fu_106     |    0    |    0    |    7    |
|          |  add_ln54_fu_132  |    0    |    0    |    32   |
|          | add_ln54_1_fu_143 |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|          | mul_ln54_2_fu_138 |    3    |    0    |    20   |
|    mul   | mul_ln54_3_fu_148 |    2    |    0    |    20   |
|          |  mul_ln54_fu_154  |    1    |    0    |    0    |
|          | mul_ln54_1_fu_161 |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln48_fu_88  |    0    |    0    |    11   |
|          |  icmp_ln52_fu_100 |    0    |    0    |    11   |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln53_fu_112 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   |      A_fu_117     |    0    |    0    |    0    |
|          |  sext_ln54_fu_121 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|   shl_ln_fu_125   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    7    |    0    |   140   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      A_reg_199      |   32   |
| data_in_addr_reg_194|    7   |
|data_out_addr_reg_168|    7   |
|      i_0_reg_66     |    7   |
|      i_reg_176      |    7   |
|      k_0_reg_77     |    7   |
|      k_reg_184      |    7   |
|  mul_ln54_2_reg_204 |   32   |
|  zext_ln53_reg_189  |   64   |
+---------------------+--------+
|        Total        |   170  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_40 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_52 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   170  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    1   |   170  |   158  |
+-----------+--------+--------+--------+--------+
