Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug 30 02:11:13 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab_9_timing_summary_routed.rpt -rpx lab_9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_9
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: video_input_port/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: video_input_port/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: video_input_port/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 390 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                 3276        0.072        0.000                      0                 3276        3.000        0.000                       0                   398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 6.102}      12.203          81.944          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 6.102}      12.203          81.944          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.141        0.000                      0                 1161        0.152        0.000                      0                 1161        4.500        0.000                       0                   206  
  clk_out2_clk_wiz_0          0.068        0.000                      0                 2115        0.277        0.000                      0                 2115        5.602        0.000                       0                   188  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.142        0.000                      0                 1161        0.152        0.000                      0                 1161        4.500        0.000                       0                   206  
  clk_out2_clk_wiz_0_1        0.069        0.000                      0                 2115        0.277        0.000                      0                 2115        5.602        0.000                       0                   188  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.141        0.000                      0                 1161        0.072        0.000                      0                 1161  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.068        0.000                      0                 2115        0.193        0.000                      0                 2115  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.141        0.000                      0                 1161        0.072        0.000                      0                 1161  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.068        0.000                      0                 2115        0.193        0.000                      0                 2115  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 0.456ns (4.976%)  route 8.708ns (95.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X67Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[2]/Q
                         net (fo=49, routed)          8.708     8.230    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.728     8.708    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.081     9.108    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.371    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 0.456ns (4.983%)  route 8.695ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.695     8.216    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.758     8.738    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.081     9.138    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.401    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.456ns (4.995%)  route 8.673ns (95.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.673     8.194    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.761     8.741    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.081     9.141    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.404    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 0.456ns (5.015%)  route 8.637ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[5]/Q
                         net (fo=49, routed)          8.637     8.159    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.728     8.708    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.081     9.108    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737     8.371    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 0.419ns (4.689%)  route 8.517ns (95.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.517     8.001    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.758     8.738    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.081     9.138    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.226    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.691%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[5]/Q
                         net (fo=49, routed)          8.514     7.998    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.752     8.732    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.212    
                         clock uncertainty           -0.081     9.132    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909     8.223    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 0.456ns (5.041%)  route 8.591ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X67Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[2]/Q
                         net (fo=49, routed)          8.591     8.113    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.726     8.706    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.186    
                         clock uncertainty           -0.081     9.106    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.369    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.456ns (5.050%)  route 8.574ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[0]/Q
                         net (fo=49, routed)          8.574     8.096    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.726     8.706    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.186    
                         clock uncertainty           -0.081     9.106    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.369    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 0.419ns (4.787%)  route 8.334ns (95.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.334     7.818    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y19         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.633     8.612    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.093    
                         clock uncertainty           -0.081     9.012    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.100    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 0.419ns (4.755%)  route 8.393ns (95.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.393     7.877    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.615     8.594    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560     9.154    
                         clock uncertainty           -0.081     9.074    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.162    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BB/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.988%)  route 0.349ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.555    -0.609    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y118        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  video_input_port/FDCE_BB/Q_reg[3]/Q
                         net (fo=7, routed)           0.349    -0.096    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y42         RAMB18E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.874    -0.799    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.249    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=4, routed)           0.111    -0.359    uart_/uart_rx_blk/rx_data[4]
    SLICE_X66Y119        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.849    uart_/uart_rx_blk/clk_out1
    SLICE_X66Y119        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[3]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X66Y119        FDRE (Hold_fdre_C_D)         0.052    -0.544    uart_/uart_rx_blk/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.093    -0.354    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I2_O)        0.048    -0.306 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.823    -0.850    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.107    -0.491    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 video_input_port/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.608    video_input_port/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  video_input_port/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.325    video_input_port/state[0]
    SLICE_X62Y117        LUT3 (Prop_lut3_I0_O)        0.045    -0.280 r  video_input_port/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    video_input_port/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.848    video_input_port/clk_out1
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.120    -0.475    video_input_port/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.748%)  route 0.142ns (50.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[5]/Q
                         net (fo=4, routed)           0.142    -0.328    video_input_port/FDCE_BR/rx_data[5]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.070    -0.525    video_input_port/FDCE_BR/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.094    -0.353    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I0_O)        0.045    -0.308 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.823    -0.850    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.092    -0.506    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 video_input_port/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.608    video_input_port/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  video_input_port/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.321    video_input_port/state[0]
    SLICE_X62Y117        LUT3 (Prop_lut3_I0_O)        0.045    -0.276 r  video_input_port/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    video_input_port/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.848    video_input_port/clk_out1
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.121    -0.474    video_input_port/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.055%)  route 0.146ns (50.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X65Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.146    -0.324    video_input_port/FDCE_BR/rx_data[0]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.070    -0.525    video_input_port/FDCE_BR/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_/rx_ready_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/rx_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.612    uart_/clk_out1
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  uart_/rx_ready_sync_reg/Q
                         net (fo=1, routed)           0.111    -0.360    uart_/uart_rx_blk/rx_ready_sync
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.045    -0.315 r  uart_/uart_rx_blk/rx_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.315    uart_/uart_rx_blk_n_0
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.822    -0.851    uart_/clk_out1
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_reg/C
                         clock pessimism              0.239    -0.612    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.091    -0.521    uart_/rx_ready_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.446%)  route 0.156ns (52.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.156    -0.314    video_input_port/FDCE_BR/rx_data[6]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.072    -0.523    video_input_port/FDCE_BR/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y35     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y37     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y36     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y26     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y34     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y27     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y23     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y119    uart_/baud8_tick_blk/acc_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y119    uart_/baud8_tick_blk/acc_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y105    reset_addra_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y122    uart_/uart_rx_blk/spacing_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 2.933ns (25.065%)  route 8.768ns (74.935%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.596    10.515    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.639 r  nolabel_line105/VGA_COLOR[11]_i_2/O
                         net (fo=1, routed)           0.285    10.924    nolabel_line105/VGA_COLOR[11]_i_2_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.048 r  nolabel_line105/VGA_COLOR[11]_i_1/O
                         net (fo=1, routed)           0.000    11.048    nolabel_line105_n_19
    SLICE_X59Y87         FDRE                                         r  VGA_COLOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X59Y87         FDRE                                         r  VGA_COLOR_reg[11]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.031    11.116    VGA_COLOR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.715ns  (logic 2.933ns (25.037%)  route 8.782ns (74.963%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.690 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.598    10.517    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.641 r  nolabel_line105/VGA_COLOR[3]_i_2/O
                         net (fo=1, routed)           0.296    10.937    nolabel_line105/VGA_COLOR[3]_i_2_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.061 r  nolabel_line105/VGA_COLOR[3]_i_1/O
                         net (fo=1, routed)           0.000    11.061    nolabel_line105_n_27
    SLICE_X60Y89         FDRE                                         r  VGA_COLOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507    10.690    clk_vga
    SLICE_X60Y89         FDRE                                         r  VGA_COLOR_reg[3]/C
                         clock pessimism              0.480    11.171    
                         clock uncertainty           -0.083    11.087    
    SLICE_X60Y89         FDRE (Setup_fdre_C_D)        0.081    11.168    VGA_COLOR_reg[3]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.651ns  (logic 2.933ns (25.174%)  route 8.718ns (74.826%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.591     9.878    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.002 f  nolabel_line105/VGA_COLOR[9]_i_4/O
                         net (fo=3, routed)           0.596    10.598    nolabel_line105/VGA_COLOR[9]_i_4_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.722 r  nolabel_line105/VGA_COLOR[1]_i_2/O
                         net (fo=1, routed)           0.151    10.874    nolabel_line105/VGA_COLOR[1]_i_2_n_0
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.998 r  nolabel_line105/VGA_COLOR[1]_i_1/O
                         net (fo=1, routed)           0.000    10.998    nolabel_line105_n_29
    SLICE_X57Y89         FDRE                                         r  VGA_COLOR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X57Y89         FDRE                                         r  VGA_COLOR_reg[1]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)        0.031    11.114    VGA_COLOR_reg[1]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.683ns  (logic 2.933ns (25.105%)  route 8.750ns (74.895%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.591     9.878    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.002 f  nolabel_line105/VGA_COLOR[9]_i_4/O
                         net (fo=3, routed)           0.614    10.617    nolabel_line105/VGA_COLOR[9]_i_4_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.741 r  nolabel_line105/VGA_COLOR[9]_i_2/O
                         net (fo=1, routed)           0.165    10.906    nolabel_line105/VGA_COLOR[9]_i_2_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.030 r  nolabel_line105/VGA_COLOR[9]_i_1/O
                         net (fo=1, routed)           0.000    11.030    nolabel_line105_n_21
    SLICE_X56Y89         FDRE                                         r  VGA_COLOR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X56Y89         FDRE                                         r  VGA_COLOR_reg[9]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)        0.077    11.160    VGA_COLOR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 2.933ns (25.241%)  route 8.687ns (74.759%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.359     9.646    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  nolabel_line105/VGA_COLOR[10]_i_5/O
                         net (fo=3, routed)           0.797    10.567    nolabel_line105/VGA_COLOR[10]_i_5_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.691 f  nolabel_line105/VGA_COLOR[6]_i_2/O
                         net (fo=1, routed)           0.151    10.843    nolabel_line105/VGA_COLOR[6]_i_2_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  nolabel_line105/VGA_COLOR[6]_i_1/O
                         net (fo=1, routed)           0.000    10.967    nolabel_line105_n_24
    SLICE_X57Y88         FDRE                                         r  VGA_COLOR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X57Y88         FDRE                                         r  VGA_COLOR_reg[6]/C
                         clock pessimism              0.480    11.166    
                         clock uncertainty           -0.083    11.082    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.031    11.113    VGA_COLOR_reg[6]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.597ns  (logic 2.933ns (25.290%)  route 8.664ns (74.710%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.612    10.531    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  nolabel_line105/VGA_COLOR[7]_i_2/O
                         net (fo=1, routed)           0.165    10.820    nolabel_line105/VGA_COLOR[7]_i_2_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.124    10.944 r  nolabel_line105/VGA_COLOR[7]_i_1/O
                         net (fo=1, routed)           0.000    10.944    nolabel_line105_n_23
    SLICE_X60Y87         FDRE                                         r  VGA_COLOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X60Y87         FDRE                                         r  VGA_COLOR_reg[7]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.077    11.162    VGA_COLOR_reg[7]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 2.933ns (25.304%)  route 8.658ns (74.696%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.359     9.646    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  nolabel_line105/VGA_COLOR[10]_i_5/O
                         net (fo=3, routed)           0.758    10.528    nolabel_line105/VGA_COLOR[10]_i_5_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.652 f  nolabel_line105/VGA_COLOR[10]_i_3/O
                         net (fo=1, routed)           0.162    10.814    nolabel_line105/VGA_COLOR[10]_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  nolabel_line105/VGA_COLOR[10]_i_1/O
                         net (fo=1, routed)           0.000    10.938    nolabel_line105_n_20
    SLICE_X60Y84         FDRE                                         r  VGA_COLOR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X60Y84         FDRE                                         r  VGA_COLOR_reg[10]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)        0.081    11.164    VGA_COLOR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 2.933ns (25.483%)  route 8.577ns (74.517%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.522     9.809    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.933 f  nolabel_line105/VGA_COLOR[10]_i_6/O
                         net (fo=3, routed)           0.524    10.457    nolabel_line105/VGA_COLOR[10]_i_6_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.581 f  nolabel_line105/VGA_COLOR[2]_i_2/O
                         net (fo=1, routed)           0.151    10.733    nolabel_line105/VGA_COLOR[2]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  nolabel_line105/VGA_COLOR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.857    nolabel_line105_n_28
    SLICE_X61Y87         FDRE                                         r  VGA_COLOR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X61Y87         FDRE                                         r  VGA_COLOR_reg[2]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    11.116    VGA_COLOR_reg[2]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.420ns  (logic 2.933ns (25.682%)  route 8.487ns (74.318%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.690 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.418     9.705    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.829 r  nolabel_line105/VGA_COLOR[9]_i_5/O
                         net (fo=3, routed)           0.530    10.358    nolabel_line105/VGA_COLOR[9]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.482 r  nolabel_line105/VGA_COLOR[5]_i_2/O
                         net (fo=1, routed)           0.161    10.643    nolabel_line105/VGA_COLOR[5]_i_2_n_0
    SLICE_X58Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.767 r  nolabel_line105/VGA_COLOR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.767    nolabel_line105_n_25
    SLICE_X58Y89         FDRE                                         r  VGA_COLOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507    10.690    clk_vga
    SLICE_X58Y89         FDRE                                         r  VGA_COLOR_reg[5]/C
                         clock pessimism              0.480    11.171    
                         clock uncertainty           -0.083    11.087    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.079    11.166    VGA_COLOR_reg[5]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 2.809ns (24.786%)  route 8.524ns (75.214%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.581     9.869    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  nolabel_line105/VGA_COLOR[8]_i_2/O
                         net (fo=1, routed)           0.563    10.556    nolabel_line105/VGA_COLOR[8]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.680 r  nolabel_line105/VGA_COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    10.680    nolabel_line105_n_22
    SLICE_X57Y90         FDRE                                         r  VGA_COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X57Y90         FDRE                                         r  VGA_COLOR_reg[8]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.029    11.112    VGA_COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    -0.604    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  nolabel_line105/hc_reg[4]/Q
                         net (fo=14, routed)          0.133    -0.331    nolabel_line105/hc_reg_n_0_[4]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.223 r  nolabel_line105/hc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    nolabel_line105/hc_reg[4]_i_1_n_4
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.499    nolabel_line105/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.563    -0.601    nolabel_line105/clk_out2
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  nolabel_line105/vc_reg[11]/Q
                         net (fo=5, routed)           0.139    -0.299    nolabel_line105/vc_reg_n_0_[11]
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  nolabel_line105/vc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line105/vc_reg[11]_i_3_n_5
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.833    -0.840    nolabel_line105/clk_out2
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.134    -0.467    nolabel_line105/vc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line105/hc_reg[11]/Q
                         net (fo=5, routed)           0.133    -0.328    nolabel_line105/hc_reg_n_0_[11]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  nolabel_line105/hc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.217    nolabel_line105/hc_reg[11]_i_2_n_5
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105    -0.497    nolabel_line105/hc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    -0.604    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  nolabel_line105/hc_reg[3]/Q
                         net (fo=6, routed)           0.134    -0.330    nolabel_line105/hc_reg_n_0_[3]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  nolabel_line105/hc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    nolabel_line105/hc_reg[4]_i_1_n_5
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.499    nolabel_line105/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.444%)  route 0.460ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.563    -0.601    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y90         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=65, routed)          0.460     0.000    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y83         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.845    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y83         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.059    -0.282    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.821%)  route 0.152ns (37.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line105/hc_reg[9]/Q
                         net (fo=6, routed)           0.152    -0.310    nolabel_line105/hc_reg_n_0_[9]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  nolabel_line105/hc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.195    nolabel_line105/hc_reg[11]_i_2_n_7
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105    -0.497    nolabel_line105/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.274ns (62.685%)  route 0.163ns (37.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  nolabel_line105/vc_reg[3]/Q
                         net (fo=13, routed)          0.163    -0.275    nolabel_line105/vc_reg_n_0_[3]
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  nolabel_line105/vc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.165    nolabel_line105/vc_reg[4]_i_1_n_5
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.134    -0.468    nolabel_line105/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.042%)  route 0.166ns (39.958%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.561    -0.603    nolabel_line105/clk_out2
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line105/hc_reg[8]/Q
                         net (fo=8, routed)           0.166    -0.297    nolabel_line105/hc_reg_n_0_[8]
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  nolabel_line105/hc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line105/hc_reg[8]_i_1_n_4
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.830    -0.843    nolabel_line105/clk_out2
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.105    -0.498    nolabel_line105/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.288ns (65.746%)  route 0.150ns (34.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.561    -0.603    nolabel_line105/clk_out2
    SLICE_X52Y87         FDRE                                         r  nolabel_line105/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line105/hc_reg[0]/Q
                         net (fo=11, routed)          0.150    -0.312    nolabel_line105/hc_reg_n_0_[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.165 r  nolabel_line105/hc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    nolabel_line105/hc_reg[4]_i_1_n_7
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[1]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.484    nolabel_line105/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.050%)  route 0.235ns (52.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line105/clk_out2
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  nolabel_line105/vc_reg[0]/Q
                         net (fo=20, routed)          0.235    -0.201    nolabel_line105/vc_reg_n_0_[0]
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  nolabel_line105/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    nolabel_line105/vc[0]_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line105/clk_out2
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.121    -0.479    nolabel_line105/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.102 }
Period(ns):         12.203
Sources:            { ins/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y35     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y37     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y36     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y26     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y22     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y34     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y27     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y23     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.203      201.157    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y89     VGA_COLOR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y89     VGA_COLOR_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X61Y89     VGA_COLOR_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X58Y89     VGA_COLOR_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X52Y87     nolabel_line105/hc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y87     nolabel_line105/hc_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y89     VGA_COLOR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y84     VGA_COLOR_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y84     VGA_COLOR_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y89     VGA_COLOR_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X61Y89     VGA_COLOR_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X58Y89     VGA_COLOR_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y90     VGA_COLOR_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X52Y87     nolabel_line105/hc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   ins/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 0.456ns (4.976%)  route 8.708ns (95.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X67Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[2]/Q
                         net (fo=49, routed)          8.708     8.230    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.728     8.708    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.080     9.109    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.372    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 0.456ns (4.983%)  route 8.695ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.695     8.216    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.758     8.738    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.080     9.139    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.402    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.456ns (4.995%)  route 8.673ns (95.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.673     8.194    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.761     8.741    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.080     9.142    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.405    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 0.456ns (5.015%)  route 8.637ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[5]/Q
                         net (fo=49, routed)          8.637     8.159    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.728     8.708    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.080     9.109    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737     8.372    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 0.419ns (4.689%)  route 8.517ns (95.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.517     8.001    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.758     8.738    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.080     9.139    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.227    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.227    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.691%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[5]/Q
                         net (fo=49, routed)          8.514     7.998    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.752     8.732    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.212    
                         clock uncertainty           -0.080     9.133    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909     8.224    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 0.456ns (5.041%)  route 8.591ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X67Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[2]/Q
                         net (fo=49, routed)          8.591     8.113    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.726     8.706    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.186    
                         clock uncertainty           -0.080     9.107    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.370    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.456ns (5.050%)  route 8.574ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[0]/Q
                         net (fo=49, routed)          8.574     8.096    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.726     8.706    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.186    
                         clock uncertainty           -0.080     9.107    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.370    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 0.419ns (4.787%)  route 8.334ns (95.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.334     7.818    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y19         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.633     8.612    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.093    
                         clock uncertainty           -0.080     9.013    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.101    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 0.419ns (4.755%)  route 8.393ns (95.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.393     7.877    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.615     8.594    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560     9.154    
                         clock uncertainty           -0.080     9.075    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.163    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BB/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.988%)  route 0.349ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.555    -0.609    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y118        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  video_input_port/FDCE_BB/Q_reg[3]/Q
                         net (fo=7, routed)           0.349    -0.096    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y42         RAMB18E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.874    -0.799    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.249    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=4, routed)           0.111    -0.359    uart_/uart_rx_blk/rx_data[4]
    SLICE_X66Y119        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.849    uart_/uart_rx_blk/clk_out1
    SLICE_X66Y119        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[3]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X66Y119        FDRE (Hold_fdre_C_D)         0.052    -0.544    uart_/uart_rx_blk/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.093    -0.354    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I2_O)        0.048    -0.306 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.823    -0.850    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.107    -0.491    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 video_input_port/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.608    video_input_port/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  video_input_port/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.325    video_input_port/state[0]
    SLICE_X62Y117        LUT3 (Prop_lut3_I0_O)        0.045    -0.280 r  video_input_port/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    video_input_port/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.848    video_input_port/clk_out1
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.120    -0.475    video_input_port/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.748%)  route 0.142ns (50.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[5]/Q
                         net (fo=4, routed)           0.142    -0.328    video_input_port/FDCE_BR/rx_data[5]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.070    -0.525    video_input_port/FDCE_BR/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.094    -0.353    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I0_O)        0.045    -0.308 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.823    -0.850    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.092    -0.506    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 video_input_port/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.608    video_input_port/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  video_input_port/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.321    video_input_port/state[0]
    SLICE_X62Y117        LUT3 (Prop_lut3_I0_O)        0.045    -0.276 r  video_input_port/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    video_input_port/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.848    video_input_port/clk_out1
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.121    -0.474    video_input_port/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.055%)  route 0.146ns (50.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X65Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.146    -0.324    video_input_port/FDCE_BR/rx_data[0]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.070    -0.525    video_input_port/FDCE_BR/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_/rx_ready_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/rx_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.612    uart_/clk_out1
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  uart_/rx_ready_sync_reg/Q
                         net (fo=1, routed)           0.111    -0.360    uart_/uart_rx_blk/rx_ready_sync
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.045    -0.315 r  uart_/uart_rx_blk/rx_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.315    uart_/uart_rx_blk_n_0
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.822    -0.851    uart_/clk_out1
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_reg/C
                         clock pessimism              0.239    -0.612    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.091    -0.521    uart_/rx_ready_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.446%)  route 0.156ns (52.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.156    -0.314    video_input_port/FDCE_BR/rx_data[6]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.072    -0.523    video_input_port/FDCE_BR/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y35     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y37     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y36     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y26     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y34     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y27     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y23     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y118    uart_/baud8_tick_blk/acc_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y119    uart_/baud8_tick_blk/acc_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y119    uart_/baud8_tick_blk/acc_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y105    reset_addra_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y117    uart_/baud8_tick_blk/acc_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y122    uart_/uart_rx_blk/spacing_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 2.933ns (25.065%)  route 8.768ns (74.935%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.596    10.515    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.639 r  nolabel_line105/VGA_COLOR[11]_i_2/O
                         net (fo=1, routed)           0.285    10.924    nolabel_line105/VGA_COLOR[11]_i_2_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.048 r  nolabel_line105/VGA_COLOR[11]_i_1/O
                         net (fo=1, routed)           0.000    11.048    nolabel_line105_n_19
    SLICE_X59Y87         FDRE                                         r  VGA_COLOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X59Y87         FDRE                                         r  VGA_COLOR_reg[11]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.082    11.087    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.031    11.118    VGA_COLOR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.715ns  (logic 2.933ns (25.037%)  route 8.782ns (74.963%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.690 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.598    10.517    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.641 r  nolabel_line105/VGA_COLOR[3]_i_2/O
                         net (fo=1, routed)           0.296    10.937    nolabel_line105/VGA_COLOR[3]_i_2_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.061 r  nolabel_line105/VGA_COLOR[3]_i_1/O
                         net (fo=1, routed)           0.000    11.061    nolabel_line105_n_27
    SLICE_X60Y89         FDRE                                         r  VGA_COLOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507    10.690    clk_vga
    SLICE_X60Y89         FDRE                                         r  VGA_COLOR_reg[3]/C
                         clock pessimism              0.480    11.171    
                         clock uncertainty           -0.082    11.089    
    SLICE_X60Y89         FDRE (Setup_fdre_C_D)        0.081    11.170    VGA_COLOR_reg[3]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.651ns  (logic 2.933ns (25.174%)  route 8.718ns (74.826%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.591     9.878    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.002 f  nolabel_line105/VGA_COLOR[9]_i_4/O
                         net (fo=3, routed)           0.596    10.598    nolabel_line105/VGA_COLOR[9]_i_4_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.722 r  nolabel_line105/VGA_COLOR[1]_i_2/O
                         net (fo=1, routed)           0.151    10.874    nolabel_line105/VGA_COLOR[1]_i_2_n_0
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.998 r  nolabel_line105/VGA_COLOR[1]_i_1/O
                         net (fo=1, routed)           0.000    10.998    nolabel_line105_n_29
    SLICE_X57Y89         FDRE                                         r  VGA_COLOR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X57Y89         FDRE                                         r  VGA_COLOR_reg[1]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.082    11.085    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)        0.031    11.116    VGA_COLOR_reg[1]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.683ns  (logic 2.933ns (25.105%)  route 8.750ns (74.895%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.591     9.878    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.002 f  nolabel_line105/VGA_COLOR[9]_i_4/O
                         net (fo=3, routed)           0.614    10.617    nolabel_line105/VGA_COLOR[9]_i_4_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.741 r  nolabel_line105/VGA_COLOR[9]_i_2/O
                         net (fo=1, routed)           0.165    10.906    nolabel_line105/VGA_COLOR[9]_i_2_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.030 r  nolabel_line105/VGA_COLOR[9]_i_1/O
                         net (fo=1, routed)           0.000    11.030    nolabel_line105_n_21
    SLICE_X56Y89         FDRE                                         r  VGA_COLOR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X56Y89         FDRE                                         r  VGA_COLOR_reg[9]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.082    11.085    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)        0.077    11.162    VGA_COLOR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 2.933ns (25.241%)  route 8.687ns (74.759%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.359     9.646    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  nolabel_line105/VGA_COLOR[10]_i_5/O
                         net (fo=3, routed)           0.797    10.567    nolabel_line105/VGA_COLOR[10]_i_5_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.691 f  nolabel_line105/VGA_COLOR[6]_i_2/O
                         net (fo=1, routed)           0.151    10.843    nolabel_line105/VGA_COLOR[6]_i_2_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  nolabel_line105/VGA_COLOR[6]_i_1/O
                         net (fo=1, routed)           0.000    10.967    nolabel_line105_n_24
    SLICE_X57Y88         FDRE                                         r  VGA_COLOR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X57Y88         FDRE                                         r  VGA_COLOR_reg[6]/C
                         clock pessimism              0.480    11.166    
                         clock uncertainty           -0.082    11.084    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.031    11.115    VGA_COLOR_reg[6]
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.597ns  (logic 2.933ns (25.290%)  route 8.664ns (74.710%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.612    10.531    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  nolabel_line105/VGA_COLOR[7]_i_2/O
                         net (fo=1, routed)           0.165    10.820    nolabel_line105/VGA_COLOR[7]_i_2_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.124    10.944 r  nolabel_line105/VGA_COLOR[7]_i_1/O
                         net (fo=1, routed)           0.000    10.944    nolabel_line105_n_23
    SLICE_X60Y87         FDRE                                         r  VGA_COLOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X60Y87         FDRE                                         r  VGA_COLOR_reg[7]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.082    11.087    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.077    11.164    VGA_COLOR_reg[7]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 2.933ns (25.304%)  route 8.658ns (74.696%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.359     9.646    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  nolabel_line105/VGA_COLOR[10]_i_5/O
                         net (fo=3, routed)           0.758    10.528    nolabel_line105/VGA_COLOR[10]_i_5_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.652 f  nolabel_line105/VGA_COLOR[10]_i_3/O
                         net (fo=1, routed)           0.162    10.814    nolabel_line105/VGA_COLOR[10]_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  nolabel_line105/VGA_COLOR[10]_i_1/O
                         net (fo=1, routed)           0.000    10.938    nolabel_line105_n_20
    SLICE_X60Y84         FDRE                                         r  VGA_COLOR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X60Y84         FDRE                                         r  VGA_COLOR_reg[10]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.082    11.085    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)        0.081    11.166    VGA_COLOR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 2.933ns (25.483%)  route 8.577ns (74.517%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.522     9.809    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.933 f  nolabel_line105/VGA_COLOR[10]_i_6/O
                         net (fo=3, routed)           0.524    10.457    nolabel_line105/VGA_COLOR[10]_i_6_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.581 f  nolabel_line105/VGA_COLOR[2]_i_2/O
                         net (fo=1, routed)           0.151    10.733    nolabel_line105/VGA_COLOR[2]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  nolabel_line105/VGA_COLOR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.857    nolabel_line105_n_28
    SLICE_X61Y87         FDRE                                         r  VGA_COLOR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X61Y87         FDRE                                         r  VGA_COLOR_reg[2]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.082    11.087    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    11.118    VGA_COLOR_reg[2]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.420ns  (logic 2.933ns (25.682%)  route 8.487ns (74.318%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.690 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.418     9.705    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.829 r  nolabel_line105/VGA_COLOR[9]_i_5/O
                         net (fo=3, routed)           0.530    10.358    nolabel_line105/VGA_COLOR[9]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.482 r  nolabel_line105/VGA_COLOR[5]_i_2/O
                         net (fo=1, routed)           0.161    10.643    nolabel_line105/VGA_COLOR[5]_i_2_n_0
    SLICE_X58Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.767 r  nolabel_line105/VGA_COLOR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.767    nolabel_line105_n_25
    SLICE_X58Y89         FDRE                                         r  VGA_COLOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507    10.690    clk_vga
    SLICE_X58Y89         FDRE                                         r  VGA_COLOR_reg[5]/C
                         clock pessimism              0.480    11.171    
                         clock uncertainty           -0.082    11.089    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.079    11.168    VGA_COLOR_reg[5]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 2.809ns (24.786%)  route 8.524ns (75.214%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.581     9.869    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  nolabel_line105/VGA_COLOR[8]_i_2/O
                         net (fo=1, routed)           0.563    10.556    nolabel_line105/VGA_COLOR[8]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.680 r  nolabel_line105/VGA_COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    10.680    nolabel_line105_n_22
    SLICE_X57Y90         FDRE                                         r  VGA_COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X57Y90         FDRE                                         r  VGA_COLOR_reg[8]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.082    11.085    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.029    11.114    VGA_COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  0.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    -0.604    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  nolabel_line105/hc_reg[4]/Q
                         net (fo=14, routed)          0.133    -0.331    nolabel_line105/hc_reg_n_0_[4]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.223 r  nolabel_line105/hc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    nolabel_line105/hc_reg[4]_i_1_n_4
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.499    nolabel_line105/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.563    -0.601    nolabel_line105/clk_out2
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  nolabel_line105/vc_reg[11]/Q
                         net (fo=5, routed)           0.139    -0.299    nolabel_line105/vc_reg_n_0_[11]
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  nolabel_line105/vc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line105/vc_reg[11]_i_3_n_5
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.833    -0.840    nolabel_line105/clk_out2
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.134    -0.467    nolabel_line105/vc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line105/hc_reg[11]/Q
                         net (fo=5, routed)           0.133    -0.328    nolabel_line105/hc_reg_n_0_[11]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  nolabel_line105/hc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.217    nolabel_line105/hc_reg[11]_i_2_n_5
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105    -0.497    nolabel_line105/hc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    -0.604    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  nolabel_line105/hc_reg[3]/Q
                         net (fo=6, routed)           0.134    -0.330    nolabel_line105/hc_reg_n_0_[3]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  nolabel_line105/hc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    nolabel_line105/hc_reg[4]_i_1_n_5
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.499    nolabel_line105/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.444%)  route 0.460ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.563    -0.601    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y90         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=65, routed)          0.460     0.000    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y83         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.845    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y83         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.059    -0.282    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.821%)  route 0.152ns (37.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line105/hc_reg[9]/Q
                         net (fo=6, routed)           0.152    -0.310    nolabel_line105/hc_reg_n_0_[9]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  nolabel_line105/hc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.195    nolabel_line105/hc_reg[11]_i_2_n_7
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105    -0.497    nolabel_line105/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.274ns (62.685%)  route 0.163ns (37.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  nolabel_line105/vc_reg[3]/Q
                         net (fo=13, routed)          0.163    -0.275    nolabel_line105/vc_reg_n_0_[3]
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  nolabel_line105/vc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.165    nolabel_line105/vc_reg[4]_i_1_n_5
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.134    -0.468    nolabel_line105/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.042%)  route 0.166ns (39.958%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.561    -0.603    nolabel_line105/clk_out2
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line105/hc_reg[8]/Q
                         net (fo=8, routed)           0.166    -0.297    nolabel_line105/hc_reg_n_0_[8]
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  nolabel_line105/hc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line105/hc_reg[8]_i_1_n_4
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.830    -0.843    nolabel_line105/clk_out2
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.105    -0.498    nolabel_line105/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.288ns (65.746%)  route 0.150ns (34.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.561    -0.603    nolabel_line105/clk_out2
    SLICE_X52Y87         FDRE                                         r  nolabel_line105/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line105/hc_reg[0]/Q
                         net (fo=11, routed)          0.150    -0.312    nolabel_line105/hc_reg_n_0_[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.165 r  nolabel_line105/hc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    nolabel_line105/hc_reg[4]_i_1_n_7
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[1]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.484    nolabel_line105/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.050%)  route 0.235ns (52.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line105/clk_out2
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  nolabel_line105/vc_reg[0]/Q
                         net (fo=20, routed)          0.235    -0.201    nolabel_line105/vc_reg_n_0_[0]
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  nolabel_line105/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    nolabel_line105/vc[0]_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line105/clk_out2
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.121    -0.479    nolabel_line105/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.102 }
Period(ns):         12.203
Sources:            { ins/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y35     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y37     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y36     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y26     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y22     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y34     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y27     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y23     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.203      201.157    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y89     VGA_COLOR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y89     VGA_COLOR_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X61Y89     VGA_COLOR_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X58Y89     VGA_COLOR_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X52Y87     nolabel_line105/hc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y87     nolabel_line105/hc_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y89     VGA_COLOR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y84     VGA_COLOR_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y84     VGA_COLOR_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X60Y89     VGA_COLOR_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X61Y89     VGA_COLOR_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X58Y89     VGA_COLOR_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y90     VGA_COLOR_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X52Y87     nolabel_line105/hc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y86     nolabel_line105/hc_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   ins/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 0.456ns (4.976%)  route 8.708ns (95.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X67Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[2]/Q
                         net (fo=49, routed)          8.708     8.230    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.728     8.708    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.081     9.108    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.371    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 0.456ns (4.983%)  route 8.695ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.695     8.216    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.758     8.738    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.081     9.138    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.401    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.456ns (4.995%)  route 8.673ns (95.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.673     8.194    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.761     8.741    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.081     9.141    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.404    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 0.456ns (5.015%)  route 8.637ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[5]/Q
                         net (fo=49, routed)          8.637     8.159    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.728     8.708    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.081     9.108    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737     8.371    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 0.419ns (4.689%)  route 8.517ns (95.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.517     8.001    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.758     8.738    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.081     9.138    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.226    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.691%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[5]/Q
                         net (fo=49, routed)          8.514     7.998    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.752     8.732    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.212    
                         clock uncertainty           -0.081     9.132    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909     8.223    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 0.456ns (5.041%)  route 8.591ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X67Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[2]/Q
                         net (fo=49, routed)          8.591     8.113    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.726     8.706    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.186    
                         clock uncertainty           -0.081     9.106    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.369    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.456ns (5.050%)  route 8.574ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[0]/Q
                         net (fo=49, routed)          8.574     8.096    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.726     8.706    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.186    
                         clock uncertainty           -0.081     9.106    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.369    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 0.419ns (4.787%)  route 8.334ns (95.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.334     7.818    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y19         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.633     8.612    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.093    
                         clock uncertainty           -0.081     9.012    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.100    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 0.419ns (4.755%)  route 8.393ns (95.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.393     7.877    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.615     8.594    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560     9.154    
                         clock uncertainty           -0.081     9.074    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.162    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BB/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.988%)  route 0.349ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.555    -0.609    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y118        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  video_input_port/FDCE_BB/Q_reg[3]/Q
                         net (fo=7, routed)           0.349    -0.096    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y42         RAMB18E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.874    -0.799    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.081    -0.464    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.168    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=4, routed)           0.111    -0.359    uart_/uart_rx_blk/rx_data[4]
    SLICE_X66Y119        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.849    uart_/uart_rx_blk/clk_out1
    SLICE_X66Y119        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[3]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.081    -0.516    
    SLICE_X66Y119        FDRE (Hold_fdre_C_D)         0.052    -0.464    uart_/uart_rx_blk/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.093    -0.354    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I2_O)        0.048    -0.306 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.823    -0.850    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism              0.252    -0.598    
                         clock uncertainty            0.081    -0.518    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.107    -0.411    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 video_input_port/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.608    video_input_port/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  video_input_port/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.325    video_input_port/state[0]
    SLICE_X62Y117        LUT3 (Prop_lut3_I0_O)        0.045    -0.280 r  video_input_port/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    video_input_port/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.848    video_input_port/clk_out1
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.120    -0.395    video_input_port/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.748%)  route 0.142ns (50.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[5]/Q
                         net (fo=4, routed)           0.142    -0.328    video_input_port/FDCE_BR/rx_data[5]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.070    -0.445    video_input_port/FDCE_BR/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.094    -0.353    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I0_O)        0.045    -0.308 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.823    -0.850    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.252    -0.598    
                         clock uncertainty            0.081    -0.518    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.092    -0.426    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 video_input_port/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.608    video_input_port/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  video_input_port/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.321    video_input_port/state[0]
    SLICE_X62Y117        LUT3 (Prop_lut3_I0_O)        0.045    -0.276 r  video_input_port/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    video_input_port/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.848    video_input_port/clk_out1
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.121    -0.394    video_input_port/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.055%)  route 0.146ns (50.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X65Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.146    -0.324    video_input_port/FDCE_BR/rx_data[0]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.070    -0.445    video_input_port/FDCE_BR/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_/rx_ready_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/rx_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.612    uart_/clk_out1
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  uart_/rx_ready_sync_reg/Q
                         net (fo=1, routed)           0.111    -0.360    uart_/uart_rx_blk/rx_ready_sync
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.045    -0.315 r  uart_/uart_rx_blk/rx_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.315    uart_/uart_rx_blk_n_0
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.822    -0.851    uart_/clk_out1
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_reg/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.081    -0.532    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.091    -0.441    uart_/rx_ready_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.446%)  route 0.156ns (52.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.156    -0.314    video_input_port/FDCE_BR/rx_data[6]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.072    -0.443    video_input_port/FDCE_BR/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 2.933ns (25.065%)  route 8.768ns (74.935%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.596    10.515    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.639 r  nolabel_line105/VGA_COLOR[11]_i_2/O
                         net (fo=1, routed)           0.285    10.924    nolabel_line105/VGA_COLOR[11]_i_2_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.048 r  nolabel_line105/VGA_COLOR[11]_i_1/O
                         net (fo=1, routed)           0.000    11.048    nolabel_line105_n_19
    SLICE_X59Y87         FDRE                                         r  VGA_COLOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X59Y87         FDRE                                         r  VGA_COLOR_reg[11]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.031    11.116    VGA_COLOR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.715ns  (logic 2.933ns (25.037%)  route 8.782ns (74.963%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.690 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.598    10.517    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.641 r  nolabel_line105/VGA_COLOR[3]_i_2/O
                         net (fo=1, routed)           0.296    10.937    nolabel_line105/VGA_COLOR[3]_i_2_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.061 r  nolabel_line105/VGA_COLOR[3]_i_1/O
                         net (fo=1, routed)           0.000    11.061    nolabel_line105_n_27
    SLICE_X60Y89         FDRE                                         r  VGA_COLOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507    10.690    clk_vga
    SLICE_X60Y89         FDRE                                         r  VGA_COLOR_reg[3]/C
                         clock pessimism              0.480    11.171    
                         clock uncertainty           -0.083    11.087    
    SLICE_X60Y89         FDRE (Setup_fdre_C_D)        0.081    11.168    VGA_COLOR_reg[3]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.651ns  (logic 2.933ns (25.174%)  route 8.718ns (74.826%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.591     9.878    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.002 f  nolabel_line105/VGA_COLOR[9]_i_4/O
                         net (fo=3, routed)           0.596    10.598    nolabel_line105/VGA_COLOR[9]_i_4_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.722 r  nolabel_line105/VGA_COLOR[1]_i_2/O
                         net (fo=1, routed)           0.151    10.874    nolabel_line105/VGA_COLOR[1]_i_2_n_0
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.998 r  nolabel_line105/VGA_COLOR[1]_i_1/O
                         net (fo=1, routed)           0.000    10.998    nolabel_line105_n_29
    SLICE_X57Y89         FDRE                                         r  VGA_COLOR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X57Y89         FDRE                                         r  VGA_COLOR_reg[1]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)        0.031    11.114    VGA_COLOR_reg[1]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.683ns  (logic 2.933ns (25.105%)  route 8.750ns (74.895%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.591     9.878    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.002 f  nolabel_line105/VGA_COLOR[9]_i_4/O
                         net (fo=3, routed)           0.614    10.617    nolabel_line105/VGA_COLOR[9]_i_4_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.741 r  nolabel_line105/VGA_COLOR[9]_i_2/O
                         net (fo=1, routed)           0.165    10.906    nolabel_line105/VGA_COLOR[9]_i_2_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.030 r  nolabel_line105/VGA_COLOR[9]_i_1/O
                         net (fo=1, routed)           0.000    11.030    nolabel_line105_n_21
    SLICE_X56Y89         FDRE                                         r  VGA_COLOR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X56Y89         FDRE                                         r  VGA_COLOR_reg[9]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)        0.077    11.160    VGA_COLOR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 2.933ns (25.241%)  route 8.687ns (74.759%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.359     9.646    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  nolabel_line105/VGA_COLOR[10]_i_5/O
                         net (fo=3, routed)           0.797    10.567    nolabel_line105/VGA_COLOR[10]_i_5_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.691 f  nolabel_line105/VGA_COLOR[6]_i_2/O
                         net (fo=1, routed)           0.151    10.843    nolabel_line105/VGA_COLOR[6]_i_2_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  nolabel_line105/VGA_COLOR[6]_i_1/O
                         net (fo=1, routed)           0.000    10.967    nolabel_line105_n_24
    SLICE_X57Y88         FDRE                                         r  VGA_COLOR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X57Y88         FDRE                                         r  VGA_COLOR_reg[6]/C
                         clock pessimism              0.480    11.166    
                         clock uncertainty           -0.083    11.082    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.031    11.113    VGA_COLOR_reg[6]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.597ns  (logic 2.933ns (25.290%)  route 8.664ns (74.710%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.612    10.531    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  nolabel_line105/VGA_COLOR[7]_i_2/O
                         net (fo=1, routed)           0.165    10.820    nolabel_line105/VGA_COLOR[7]_i_2_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.124    10.944 r  nolabel_line105/VGA_COLOR[7]_i_1/O
                         net (fo=1, routed)           0.000    10.944    nolabel_line105_n_23
    SLICE_X60Y87         FDRE                                         r  VGA_COLOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X60Y87         FDRE                                         r  VGA_COLOR_reg[7]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.077    11.162    VGA_COLOR_reg[7]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 2.933ns (25.304%)  route 8.658ns (74.696%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.359     9.646    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  nolabel_line105/VGA_COLOR[10]_i_5/O
                         net (fo=3, routed)           0.758    10.528    nolabel_line105/VGA_COLOR[10]_i_5_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.652 f  nolabel_line105/VGA_COLOR[10]_i_3/O
                         net (fo=1, routed)           0.162    10.814    nolabel_line105/VGA_COLOR[10]_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  nolabel_line105/VGA_COLOR[10]_i_1/O
                         net (fo=1, routed)           0.000    10.938    nolabel_line105_n_20
    SLICE_X60Y84         FDRE                                         r  VGA_COLOR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X60Y84         FDRE                                         r  VGA_COLOR_reg[10]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)        0.081    11.164    VGA_COLOR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 2.933ns (25.483%)  route 8.577ns (74.517%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.522     9.809    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.933 f  nolabel_line105/VGA_COLOR[10]_i_6/O
                         net (fo=3, routed)           0.524    10.457    nolabel_line105/VGA_COLOR[10]_i_6_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.581 f  nolabel_line105/VGA_COLOR[2]_i_2/O
                         net (fo=1, routed)           0.151    10.733    nolabel_line105/VGA_COLOR[2]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  nolabel_line105/VGA_COLOR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.857    nolabel_line105_n_28
    SLICE_X61Y87         FDRE                                         r  VGA_COLOR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X61Y87         FDRE                                         r  VGA_COLOR_reg[2]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    11.116    VGA_COLOR_reg[2]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.420ns  (logic 2.933ns (25.682%)  route 8.487ns (74.318%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.690 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.418     9.705    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.829 r  nolabel_line105/VGA_COLOR[9]_i_5/O
                         net (fo=3, routed)           0.530    10.358    nolabel_line105/VGA_COLOR[9]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.482 r  nolabel_line105/VGA_COLOR[5]_i_2/O
                         net (fo=1, routed)           0.161    10.643    nolabel_line105/VGA_COLOR[5]_i_2_n_0
    SLICE_X58Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.767 r  nolabel_line105/VGA_COLOR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.767    nolabel_line105_n_25
    SLICE_X58Y89         FDRE                                         r  VGA_COLOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507    10.690    clk_vga
    SLICE_X58Y89         FDRE                                         r  VGA_COLOR_reg[5]/C
                         clock pessimism              0.480    11.171    
                         clock uncertainty           -0.083    11.087    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.079    11.166    VGA_COLOR_reg[5]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 2.809ns (24.786%)  route 8.524ns (75.214%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.581     9.869    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  nolabel_line105/VGA_COLOR[8]_i_2/O
                         net (fo=1, routed)           0.563    10.556    nolabel_line105/VGA_COLOR[8]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.680 r  nolabel_line105/VGA_COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    10.680    nolabel_line105_n_22
    SLICE_X57Y90         FDRE                                         r  VGA_COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X57Y90         FDRE                                         r  VGA_COLOR_reg[8]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.029    11.112    VGA_COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    -0.604    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  nolabel_line105/hc_reg[4]/Q
                         net (fo=14, routed)          0.133    -0.331    nolabel_line105/hc_reg_n_0_[4]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.223 r  nolabel_line105/hc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    nolabel_line105/hc_reg[4]_i_1_n_4
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.083    -0.521    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.416    nolabel_line105/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.563    -0.601    nolabel_line105/clk_out2
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  nolabel_line105/vc_reg[11]/Q
                         net (fo=5, routed)           0.139    -0.299    nolabel_line105/vc_reg_n_0_[11]
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  nolabel_line105/vc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line105/vc_reg[11]_i_3_n_5
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.833    -0.840    nolabel_line105/clk_out2
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.083    -0.518    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.134    -0.384    nolabel_line105/vc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line105/hc_reg[11]/Q
                         net (fo=5, routed)           0.133    -0.328    nolabel_line105/hc_reg_n_0_[11]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  nolabel_line105/hc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.217    nolabel_line105/hc_reg[11]_i_2_n_5
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.083    -0.519    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105    -0.414    nolabel_line105/hc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    -0.604    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  nolabel_line105/hc_reg[3]/Q
                         net (fo=6, routed)           0.134    -0.330    nolabel_line105/hc_reg_n_0_[3]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  nolabel_line105/hc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    nolabel_line105/hc_reg[4]_i_1_n_5
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.083    -0.521    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.416    nolabel_line105/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.444%)  route 0.460ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.563    -0.601    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y90         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=65, routed)          0.460     0.000    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y83         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.845    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y83         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.083    -0.258    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.059    -0.199    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.821%)  route 0.152ns (37.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line105/hc_reg[9]/Q
                         net (fo=6, routed)           0.152    -0.310    nolabel_line105/hc_reg_n_0_[9]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  nolabel_line105/hc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.195    nolabel_line105/hc_reg[11]_i_2_n_7
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.083    -0.519    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105    -0.414    nolabel_line105/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.274ns (62.685%)  route 0.163ns (37.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  nolabel_line105/vc_reg[3]/Q
                         net (fo=13, routed)          0.163    -0.275    nolabel_line105/vc_reg_n_0_[3]
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  nolabel_line105/vc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.165    nolabel_line105/vc_reg[4]_i_1_n_5
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.083    -0.519    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.134    -0.385    nolabel_line105/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.042%)  route 0.166ns (39.958%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.561    -0.603    nolabel_line105/clk_out2
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line105/hc_reg[8]/Q
                         net (fo=8, routed)           0.166    -0.297    nolabel_line105/hc_reg_n_0_[8]
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  nolabel_line105/hc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line105/hc_reg[8]_i_1_n_4
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.830    -0.843    nolabel_line105/clk_out2
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.083    -0.520    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.105    -0.415    nolabel_line105/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.288ns (65.746%)  route 0.150ns (34.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.561    -0.603    nolabel_line105/clk_out2
    SLICE_X52Y87         FDRE                                         r  nolabel_line105/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line105/hc_reg[0]/Q
                         net (fo=11, routed)          0.150    -0.312    nolabel_line105/hc_reg_n_0_[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.165 r  nolabel_line105/hc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    nolabel_line105/hc_reg[4]_i_1_n_7
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[1]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.083    -0.506    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.401    nolabel_line105/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.050%)  route 0.235ns (52.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line105/clk_out2
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  nolabel_line105/vc_reg[0]/Q
                         net (fo=20, routed)          0.235    -0.201    nolabel_line105/vc_reg_n_0_[0]
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  nolabel_line105/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    nolabel_line105/vc[0]_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line105/clk_out2
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.121    -0.396    nolabel_line105/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 0.456ns (4.976%)  route 8.708ns (95.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X67Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[2]/Q
                         net (fo=49, routed)          8.708     8.230    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.728     8.708    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.081     9.108    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.371    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 0.456ns (4.983%)  route 8.695ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.695     8.216    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.758     8.738    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.081     9.138    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.401    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.456ns (4.995%)  route 8.673ns (95.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.673     8.194    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.761     8.741    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.081     9.141    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.404    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 0.456ns (5.015%)  route 8.637ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[5]/Q
                         net (fo=49, routed)          8.637     8.159    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.728     8.708    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.081     9.108    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737     8.371    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 0.419ns (4.689%)  route 8.517ns (95.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.517     8.001    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.758     8.738    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.081     9.138    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.226    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.419ns (4.691%)  route 8.514ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[5]/Q
                         net (fo=49, routed)          8.514     7.998    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.752     8.732    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.212    
                         clock uncertainty           -0.081     9.132    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.909     8.223    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 0.456ns (5.041%)  route 8.591ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X67Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[2]/Q
                         net (fo=49, routed)          8.591     8.113    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.726     8.706    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.186    
                         clock uncertainty           -0.081     9.106    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     8.369    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BR/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.456ns (5.050%)  route 8.574ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.606    -0.934    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  video_input_port/FDCE_BR/Q_reg[0]/Q
                         net (fo=49, routed)          8.574     8.096    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.726     8.706    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.186    
                         clock uncertainty           -0.081     9.106    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.369    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 0.419ns (4.787%)  route 8.334ns (95.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.334     7.818    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y19         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.633     8.612    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.093    
                         clock uncertainty           -0.081     9.012    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.100    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 0.419ns (4.755%)  route 8.393ns (95.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X64Y119        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.419    -0.516 r  video_input_port/FDCE_BG/Q_reg[4]/Q
                         net (fo=49, routed)          8.393     7.877    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         1.615     8.594    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560     9.154    
                         clock uncertainty           -0.081     9.074    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.912     8.162    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BB/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.988%)  route 0.349ns (68.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.555    -0.609    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y118        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  video_input_port/FDCE_BB/Q_reg[3]/Q
                         net (fo=7, routed)           0.349    -0.096    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y42         RAMB18E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.874    -0.799    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.081    -0.464    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.168    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=4, routed)           0.111    -0.359    uart_/uart_rx_blk/rx_data[4]
    SLICE_X66Y119        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.849    uart_/uart_rx_blk/clk_out1
    SLICE_X66Y119        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[3]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.081    -0.516    
    SLICE_X66Y119        FDRE (Hold_fdre_C_D)         0.052    -0.464    uart_/uart_rx_blk/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.093    -0.354    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I2_O)        0.048    -0.306 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.823    -0.850    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism              0.252    -0.598    
                         clock uncertainty            0.081    -0.518    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.107    -0.411    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 video_input_port/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.608    video_input_port/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  video_input_port/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.142    -0.325    video_input_port/state[0]
    SLICE_X62Y117        LUT3 (Prop_lut3_I0_O)        0.045    -0.280 r  video_input_port/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    video_input_port/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.848    video_input_port/clk_out1
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.120    -0.395    video_input_port/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.748%)  route 0.142ns (50.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[5]/Q
                         net (fo=4, routed)           0.142    -0.328    video_input_port/FDCE_BR/rx_data[5]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.070    -0.445    video_input_port/FDCE_BR/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.094    -0.353    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I0_O)        0.045    -0.308 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.823    -0.850    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X67Y120        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.252    -0.598    
                         clock uncertainty            0.081    -0.518    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.092    -0.426    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 video_input_port/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.608    video_input_port/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  video_input_port/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.321    video_input_port/state[0]
    SLICE_X62Y117        LUT3 (Prop_lut3_I0_O)        0.045    -0.276 r  video_input_port/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    video_input_port/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.824    -0.848    video_input_port/clk_out1
    SLICE_X62Y117        FDRE                                         r  video_input_port/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.121    -0.394    video_input_port/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.055%)  route 0.146ns (50.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X65Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.146    -0.324    video_input_port/FDCE_BR/rx_data[0]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[0]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.070    -0.445    video_input_port/FDCE_BR/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_/rx_ready_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/rx_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.546%)  route 0.111ns (37.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.612    uart_/clk_out1
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  uart_/rx_ready_sync_reg/Q
                         net (fo=1, routed)           0.111    -0.360    uart_/uart_rx_blk/rx_ready_sync
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.045    -0.315 r  uart_/uart_rx_blk/rx_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.315    uart_/uart_rx_blk_n_0
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.822    -0.851    uart_/clk_out1
    SLICE_X65Y121        FDRE                                         r  uart_/rx_ready_reg/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.081    -0.532    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.091    -0.441    uart_/rx_ready_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BR/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.446%)  route 0.156ns (52.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.553    -0.611    uart_/uart_rx_blk/clk_out1
    SLICE_X64Y120        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  uart_/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.156    -0.314    video_input_port/FDCE_BR/rx_data[6]
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=204, routed)         0.825    -0.848    video_input_port/FDCE_BR/clk_out1
    SLICE_X64Y118        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.081    -0.515    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.072    -0.443    video_input_port/FDCE_BR/Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 2.933ns (25.065%)  route 8.768ns (74.935%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.596    10.515    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.639 r  nolabel_line105/VGA_COLOR[11]_i_2/O
                         net (fo=1, routed)           0.285    10.924    nolabel_line105/VGA_COLOR[11]_i_2_n_0
    SLICE_X59Y87         LUT4 (Prop_lut4_I0_O)        0.124    11.048 r  nolabel_line105/VGA_COLOR[11]_i_1/O
                         net (fo=1, routed)           0.000    11.048    nolabel_line105_n_19
    SLICE_X59Y87         FDRE                                         r  VGA_COLOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X59Y87         FDRE                                         r  VGA_COLOR_reg[11]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)        0.031    11.116    VGA_COLOR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.715ns  (logic 2.933ns (25.037%)  route 8.782ns (74.963%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.690 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.598    10.517    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.641 r  nolabel_line105/VGA_COLOR[3]_i_2/O
                         net (fo=1, routed)           0.296    10.937    nolabel_line105/VGA_COLOR[3]_i_2_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.061 r  nolabel_line105/VGA_COLOR[3]_i_1/O
                         net (fo=1, routed)           0.000    11.061    nolabel_line105_n_27
    SLICE_X60Y89         FDRE                                         r  VGA_COLOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507    10.690    clk_vga
    SLICE_X60Y89         FDRE                                         r  VGA_COLOR_reg[3]/C
                         clock pessimism              0.480    11.171    
                         clock uncertainty           -0.083    11.087    
    SLICE_X60Y89         FDRE (Setup_fdre_C_D)        0.081    11.168    VGA_COLOR_reg[3]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.651ns  (logic 2.933ns (25.174%)  route 8.718ns (74.826%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.591     9.878    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.002 f  nolabel_line105/VGA_COLOR[9]_i_4/O
                         net (fo=3, routed)           0.596    10.598    nolabel_line105/VGA_COLOR[9]_i_4_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.722 r  nolabel_line105/VGA_COLOR[1]_i_2/O
                         net (fo=1, routed)           0.151    10.874    nolabel_line105/VGA_COLOR[1]_i_2_n_0
    SLICE_X57Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.998 r  nolabel_line105/VGA_COLOR[1]_i_1/O
                         net (fo=1, routed)           0.000    10.998    nolabel_line105_n_29
    SLICE_X57Y89         FDRE                                         r  VGA_COLOR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X57Y89         FDRE                                         r  VGA_COLOR_reg[1]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X57Y89         FDRE (Setup_fdre_C_D)        0.031    11.114    VGA_COLOR_reg[1]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.683ns  (logic 2.933ns (25.105%)  route 8.750ns (74.895%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.591     9.878    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.124    10.002 f  nolabel_line105/VGA_COLOR[9]_i_4/O
                         net (fo=3, routed)           0.614    10.617    nolabel_line105/VGA_COLOR[9]_i_4_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.741 r  nolabel_line105/VGA_COLOR[9]_i_2/O
                         net (fo=1, routed)           0.165    10.906    nolabel_line105/VGA_COLOR[9]_i_2_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.030 r  nolabel_line105/VGA_COLOR[9]_i_1/O
                         net (fo=1, routed)           0.000    11.030    nolabel_line105_n_21
    SLICE_X56Y89         FDRE                                         r  VGA_COLOR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X56Y89         FDRE                                         r  VGA_COLOR_reg[9]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)        0.077    11.160    VGA_COLOR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 2.933ns (25.241%)  route 8.687ns (74.759%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.359     9.646    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  nolabel_line105/VGA_COLOR[10]_i_5/O
                         net (fo=3, routed)           0.797    10.567    nolabel_line105/VGA_COLOR[10]_i_5_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.691 f  nolabel_line105/VGA_COLOR[6]_i_2/O
                         net (fo=1, routed)           0.151    10.843    nolabel_line105/VGA_COLOR[6]_i_2_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  nolabel_line105/VGA_COLOR[6]_i_1/O
                         net (fo=1, routed)           0.000    10.967    nolabel_line105_n_24
    SLICE_X57Y88         FDRE                                         r  VGA_COLOR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X57Y88         FDRE                                         r  VGA_COLOR_reg[6]/C
                         clock pessimism              0.480    11.166    
                         clock uncertainty           -0.083    11.082    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.031    11.113    VGA_COLOR_reg[6]
  -------------------------------------------------------------------
                         required time                         11.113    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.597ns  (logic 2.933ns (25.290%)  route 8.664ns (74.710%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.508     9.795    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.919 f  nolabel_line105/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.612    10.531    nolabel_line105/VGA_COLOR[11]_i_4_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.655 r  nolabel_line105/VGA_COLOR[7]_i_2/O
                         net (fo=1, routed)           0.165    10.820    nolabel_line105/VGA_COLOR[7]_i_2_n_0
    SLICE_X60Y87         LUT4 (Prop_lut4_I0_O)        0.124    10.944 r  nolabel_line105/VGA_COLOR[7]_i_1/O
                         net (fo=1, routed)           0.000    10.944    nolabel_line105_n_23
    SLICE_X60Y87         FDRE                                         r  VGA_COLOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X60Y87         FDRE                                         r  VGA_COLOR_reg[7]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X60Y87         FDRE (Setup_fdre_C_D)        0.077    11.162    VGA_COLOR_reg[7]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 2.933ns (25.304%)  route 8.658ns (74.696%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.359     9.646    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.770 f  nolabel_line105/VGA_COLOR[10]_i_5/O
                         net (fo=3, routed)           0.758    10.528    nolabel_line105/VGA_COLOR[10]_i_5_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.652 f  nolabel_line105/VGA_COLOR[10]_i_3/O
                         net (fo=1, routed)           0.162    10.814    nolabel_line105/VGA_COLOR[10]_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  nolabel_line105/VGA_COLOR[10]_i_1/O
                         net (fo=1, routed)           0.000    10.938    nolabel_line105_n_20
    SLICE_X60Y84         FDRE                                         r  VGA_COLOR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X60Y84         FDRE                                         r  VGA_COLOR_reg[10]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X60Y84         FDRE (Setup_fdre_C_D)        0.081    11.164    VGA_COLOR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 2.933ns (25.483%)  route 8.577ns (74.517%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 10.688 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.522     9.809    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.933 f  nolabel_line105/VGA_COLOR[10]_i_6/O
                         net (fo=3, routed)           0.524    10.457    nolabel_line105/VGA_COLOR[10]_i_6_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.581 f  nolabel_line105/VGA_COLOR[2]_i_2/O
                         net (fo=1, routed)           0.151    10.733    nolabel_line105/VGA_COLOR[2]_i_2_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  nolabel_line105/VGA_COLOR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.857    nolabel_line105_n_28
    SLICE_X61Y87         FDRE                                         r  VGA_COLOR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.505    10.688    clk_vga
    SLICE_X61Y87         FDRE                                         r  VGA_COLOR_reg[2]/C
                         clock pessimism              0.480    11.169    
                         clock uncertainty           -0.083    11.085    
    SLICE_X61Y87         FDRE (Setup_fdre_C_D)        0.031    11.116    VGA_COLOR_reg[2]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.420ns  (logic 2.933ns (25.682%)  route 8.487ns (74.318%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 10.690 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.418     9.705    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.829 r  nolabel_line105/VGA_COLOR[9]_i_5/O
                         net (fo=3, routed)           0.530    10.358    nolabel_line105/VGA_COLOR[9]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.482 r  nolabel_line105/VGA_COLOR[5]_i_2/O
                         net (fo=1, routed)           0.161    10.643    nolabel_line105/VGA_COLOR[5]_i_2_n_0
    SLICE_X58Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.767 r  nolabel_line105/VGA_COLOR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.767    nolabel_line105_n_25
    SLICE_X58Y89         FDRE                                         r  VGA_COLOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.507    10.690    clk_vga
    SLICE_X58Y89         FDRE                                         r  VGA_COLOR_reg[5]/C
                         clock pessimism              0.480    11.171    
                         clock uncertainty           -0.083    11.087    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.079    11.166    VGA_COLOR_reg[5]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 2.809ns (24.786%)  route 8.524ns (75.214%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.887    -0.653    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y37         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y37         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     0.229 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.260     2.489    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_69[0]
    SLICE_X72Y124        LUT6 (Prop_lut6_I5_O)        0.124     2.613 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.613    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_15_n_0
    SLICE_X72Y124        MUXF7 (Prop_muxf7_I0_O)      0.238     2.851 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.851    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_7_n_0
    SLICE_X72Y124        MUXF8 (Prop_muxf8_I0_O)      0.104     2.955 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.850     4.806    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.316     5.122 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           0.768     5.890    filtgr/doutb[14]
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  filtgr/color_out2_carry_i_27/O
                         net (fo=3, routed)           0.596     6.610    nolabel_line105/SW[0]_1
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.734 r  nolabel_line105/color_out2_carry_i_12/O
                         net (fo=9, routed)           1.002     7.736    nolabel_line105/color_out2_carry_i_12_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124     7.860 r  nolabel_line105/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.860    filtgr/hc_reg[0]_4[1]
    SLICE_X61Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.261 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.902     9.163    nolabel_line105/hc_reg[0]_1[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.287 r  nolabel_line105/VGA_COLOR[8]_i_6/O
                         net (fo=15, routed)          0.581     9.869    nolabel_line105/VGA_COLOR[8]_i_6_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.993 r  nolabel_line105/VGA_COLOR[8]_i_2/O
                         net (fo=1, routed)           0.563    10.556    nolabel_line105/VGA_COLOR[8]_i_2_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.680 r  nolabel_line105/VGA_COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    10.680    nolabel_line105_n_22
    SLICE_X57Y90         FDRE                                         r  VGA_COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X57Y90         FDRE                                         r  VGA_COLOR_reg[8]/C
                         clock pessimism              0.480    11.167    
                         clock uncertainty           -0.083    11.083    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.029    11.112    VGA_COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    -0.604    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  nolabel_line105/hc_reg[4]/Q
                         net (fo=14, routed)          0.133    -0.331    nolabel_line105/hc_reg_n_0_[4]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.223 r  nolabel_line105/hc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.223    nolabel_line105/hc_reg[4]_i_1_n_4
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[4]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.083    -0.521    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.416    nolabel_line105/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.563    -0.601    nolabel_line105/clk_out2
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  nolabel_line105/vc_reg[11]/Q
                         net (fo=5, routed)           0.139    -0.299    nolabel_line105/vc_reg_n_0_[11]
    SLICE_X54Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  nolabel_line105/vc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line105/vc_reg[11]_i_3_n_5
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.833    -0.840    nolabel_line105/clk_out2
    SLICE_X54Y90         FDRE                                         r  nolabel_line105/vc_reg[11]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.083    -0.518    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.134    -0.384    nolabel_line105/vc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line105/hc_reg[11]/Q
                         net (fo=5, routed)           0.133    -0.328    nolabel_line105/hc_reg_n_0_[11]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  nolabel_line105/hc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.217    nolabel_line105/hc_reg[11]_i_2_n_5
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[11]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.083    -0.519    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105    -0.414    nolabel_line105/hc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    -0.604    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  nolabel_line105/hc_reg[3]/Q
                         net (fo=6, routed)           0.134    -0.330    nolabel_line105/hc_reg_n_0_[3]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  nolabel_line105/hc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    nolabel_line105/hc_reg[4]_i_1_n_5
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[3]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.083    -0.521    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.416    nolabel_line105/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.444%)  route 0.460ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.563    -0.601    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y90         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=65, routed)          0.460     0.000    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X50Y83         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.845    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y83         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.504    -0.341    
                         clock uncertainty            0.083    -0.258    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.059    -0.199    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.821%)  route 0.152ns (37.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  nolabel_line105/hc_reg[9]/Q
                         net (fo=6, routed)           0.152    -0.310    nolabel_line105/hc_reg_n_0_[9]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  nolabel_line105/hc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.195    nolabel_line105/hc_reg[11]_i_2_n_7
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X53Y88         FDRE                                         r  nolabel_line105/hc_reg[9]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.083    -0.519    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.105    -0.414    nolabel_line105/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.274ns (62.685%)  route 0.163ns (37.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.562    -0.602    nolabel_line105/clk_out2
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  nolabel_line105/vc_reg[3]/Q
                         net (fo=13, routed)          0.163    -0.275    nolabel_line105/vc_reg_n_0_[3]
    SLICE_X54Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  nolabel_line105/vc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.165    nolabel_line105/vc_reg[4]_i_1_n_5
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.832    -0.841    nolabel_line105/clk_out2
    SLICE_X54Y88         FDRE                                         r  nolabel_line105/vc_reg[3]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.083    -0.519    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.134    -0.385    nolabel_line105/vc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.042%)  route 0.166ns (39.958%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.561    -0.603    nolabel_line105/clk_out2
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line105/hc_reg[8]/Q
                         net (fo=8, routed)           0.166    -0.297    nolabel_line105/hc_reg_n_0_[8]
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.189 r  nolabel_line105/hc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.189    nolabel_line105/hc_reg[8]_i_1_n_4
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.830    -0.843    nolabel_line105/clk_out2
    SLICE_X53Y87         FDRE                                         r  nolabel_line105/hc_reg[8]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.083    -0.520    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.105    -0.415    nolabel_line105/hc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line105/hc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/hc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.288ns (65.746%)  route 0.150ns (34.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.561    -0.603    nolabel_line105/clk_out2
    SLICE_X52Y87         FDRE                                         r  nolabel_line105/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  nolabel_line105/hc_reg[0]/Q
                         net (fo=11, routed)          0.150    -0.312    nolabel_line105/hc_reg_n_0_[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.165 r  nolabel_line105/hc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    nolabel_line105/hc_reg[4]_i_1_n_7
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.829    -0.844    nolabel_line105/clk_out2
    SLICE_X53Y86         FDRE                                         r  nolabel_line105/hc_reg[1]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.083    -0.506    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105    -0.401    nolabel_line105/hc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 nolabel_line105/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line105/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.050%)  route 0.235ns (52.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line105/clk_out2
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  nolabel_line105/vc_reg[0]/Q
                         net (fo=20, routed)          0.235    -0.201    nolabel_line105/vc_reg_n_0_[0]
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  nolabel_line105/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    nolabel_line105/vc[0]_i_1_n_0
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line105/clk_out2
    SLICE_X56Y90         FDRE                                         r  nolabel_line105/vc_reg[0]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.121    -0.396    nolabel_line105/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.240    





