{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 00:43:28 2014 " "Info: Processing started: Sun May 18 00:43:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] S\[3\] 11.473 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"S\[3\]\" is 11.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns B\[1\] 1 PIN PIN_D10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D10; Fanout = 2; PIN Node = 'B\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "Subtractor.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Subtractor.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.837 ns) + CELL(0.438 ns) 6.115 ns RippieAdder:comb_8\|FA:fa1\|co~106 2 COMB LCCOMB_X19_Y35_N12 2 " "Info: 2: + IC(4.837 ns) + CELL(0.438 ns) = 6.115 ns; Loc. = LCCOMB_X19_Y35_N12; Fanout = 2; COMB Node = 'RippieAdder:comb_8\|FA:fa1\|co~106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { B[1] RippieAdder:comb_8|FA:fa1|co~106 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 6.524 ns RippieAdder:comb_8\|FA:fa2\|co~145 3 COMB LCCOMB_X19_Y35_N24 2 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 6.524 ns; Loc. = LCCOMB_X19_Y35_N24; Fanout = 2; COMB Node = 'RippieAdder:comb_8\|FA:fa2\|co~145'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { RippieAdder:comb_8|FA:fa1|co~106 RippieAdder:comb_8|FA:fa2|co~145 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 7.056 ns RippieAdder:comb_8\|FA:fa3\|co~81 4 COMB LCCOMB_X19_Y35_N2 4 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 7.056 ns; Loc. = LCCOMB_X19_Y35_N2; Fanout = 4; COMB Node = 'RippieAdder:comb_8\|FA:fa3\|co~81'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { RippieAdder:comb_8|FA:fa2|co~145 RippieAdder:comb_8|FA:fa3|co~81 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.378 ns) 7.708 ns RippieAdder:comb_18\|FA:fa2\|co~1 5 COMB LCCOMB_X19_Y35_N18 1 " "Info: 5: + IC(0.274 ns) + CELL(0.378 ns) = 7.708 ns; Loc. = LCCOMB_X19_Y35_N18; Fanout = 1; COMB Node = 'RippieAdder:comb_18\|FA:fa2\|co~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { RippieAdder:comb_8|FA:fa3|co~81 RippieAdder:comb_18|FA:fa2|co~1 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 8.105 ns RippieAdder:comb_18\|FA:fa3\|s~97 6 COMB LCCOMB_X19_Y35_N22 1 " "Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 8.105 ns; Loc. = LCCOMB_X19_Y35_N22; Fanout = 1; COMB Node = 'RippieAdder:comb_18\|FA:fa3\|s~97'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { RippieAdder:comb_18|FA:fa2|co~1 RippieAdder:comb_18|FA:fa3|s~97 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(2.798 ns) 11.473 ns S\[3\] 7 PIN PIN_B9 0 " "Info: 7: + IC(0.570 ns) + CELL(2.798 ns) = 11.473 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'S\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { RippieAdder:comb_18|FA:fa3|s~97 S[3] } "NODE_NAME" } } { "Subtractor.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Subtractor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.029 ns ( 43.83 % ) " "Info: Total cell delay = 5.029 ns ( 43.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.444 ns ( 56.17 % ) " "Info: Total interconnect delay = 6.444 ns ( 56.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.473 ns" { B[1] RippieAdder:comb_8|FA:fa1|co~106 RippieAdder:comb_8|FA:fa2|co~145 RippieAdder:comb_8|FA:fa3|co~81 RippieAdder:comb_18|FA:fa2|co~1 RippieAdder:comb_18|FA:fa3|s~97 S[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.473 ns" { B[1] {} B[1]~combout {} RippieAdder:comb_8|FA:fa1|co~106 {} RippieAdder:comb_8|FA:fa2|co~145 {} RippieAdder:comb_8|FA:fa3|co~81 {} RippieAdder:comb_18|FA:fa2|co~1 {} RippieAdder:comb_18|FA:fa3|s~97 {} S[3] {} } { 0.000ns 0.000ns 4.837ns 0.259ns 0.257ns 0.274ns 0.247ns 0.570ns } { 0.000ns 0.840ns 0.438ns 0.150ns 0.275ns 0.378ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 00:43:28 2014 " "Info: Processing ended: Sun May 18 00:43:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
