
namespace eval triangular {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries triangular_internal_10 1
    dict set libraries triangular             1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/dspba_library_ver.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ecc_pkg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_data_fifo.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_fifo.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_altera_syncram_wrapped.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_scfifo_wrapped.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ecc_decoder.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ecc_encoder.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ll_fifo.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ll_ram_fifo.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_valid_fifo_counter.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_dspba_valid_fifo_counter.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_staging_reg.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_mid_speed_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_latency_one_ram_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_latency_zero_ram_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_fifo_zero_width.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_high_speed_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_low_latency_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_zero_latency_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_fanout_pipeline.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_std_synchronizer_nocut.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_tessellated_incr_decr_threshold.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_tessellated_incr_lookahead.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_reset_handler.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_lfsr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_mlab_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_parameter_assert.svh\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_pop.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_push.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_token_fifo_counter.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_pipeline.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_dspba_buffer.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_enable_sink.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_memory_depth_quantization_pkg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_iord.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_iord_stall_latency.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_iord_stall_valid.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_shift_register_no_reset.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ffwdsrc.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ffwddst.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_work_group_limiter.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_work_group_limiter_dspba.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_full_detector.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_tessellated_incr_decr_decr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_top.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_permute_address.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_pipelined.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_enabled.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_basic_coalescer.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_simple.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_streaming.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_burst_host.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_bursting_load_stores.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_non_aligned_write.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_read_cache.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_atomic.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_prefetch_block.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_wide_wrapper.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_streaming_prefetch.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_aligned_burst_coalesced_lsu.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_toggle_detect.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_debug_mem.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_fifo_stall_valid_lookahead.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_global_load_store.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_burst_coalescer.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_data_aligner.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_read_cache.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_read_data_alignment.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_unaligned_controller.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_word_coalescer.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_write_data_alignment.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_lsu_write_kernel_downstream.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_loop_exit_reorder_counter.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_iowr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_iowr_stall_latency.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_iowr_stall_valid.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_loop_profiler.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_sim_latency_tracker.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_loop_limiter.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_reset_wire.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_function_wrapper.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_function.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B0_runOnce.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B0_runOnce_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_token_i1_wt_limpush_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B0_runOnce_merge_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B0_runOnce_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B0_runOnce_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B10.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B10_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_s_c0_in_for_cond52_preh0000ter21614_triangular1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit221_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0003gular1_full_detector.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0003riangular1_data_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_logic_s_c0_in_for_cond50000ter21614_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going40_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_i46_033_pop28_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i8_fpga_indvars_iv24_pop27_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notexitcond41_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_i46_033_push28_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i8_fpga_indvars_iv24_push27_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B10_merge_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B10_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B10_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B11.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B11_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_iowr_bl_return_unnamed_triangular16_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_token_i1_throttle_push_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B11_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B11_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B12.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B12_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B12_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B12_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B13.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B13_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_s_c0_in_for_body55_s_c0_enter22817_triangular1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit235_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0004gular1_full_detector.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0004riangular1_data_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_logic_s_c0_in_for_body50000ter22817_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_p1024a100i32_a4528_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_memdep_8_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_unnamed_17_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_notcmp38105_pop52_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i2_cleanups_pop51_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i2_initerations_pop50_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_i46_033_pop28106_pop53_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_j51_032_pop49_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i8_fpga_indvars_iv21_pop48_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_lastiniteration_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notcmp38105_push52_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notexitcond_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i2_cleanups_push51_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i2_initerations_push50_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_i46_033_pop28106_push53_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_j51_032_push49_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i8_fpga_indvars_iv21_push48_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B13_merge_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B13_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B13_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B1_start.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B1_start_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_4_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_source_p10240000nnamed_3_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_source_p10240000nnamed_2_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_iord_bl_call_unnamed_triangular1_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_s_c0_in_wt_entry_s_c0_enter11_triangular1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_c0_exit_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter11_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going89_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notexitcond90_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i16_reorder_limiter_count_pop17_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i16_reorder_limiter_count_push17_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B1_start_merge_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B1_start_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B1_start_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B2.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B2_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i32_n4630_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i32_n4631_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i32_n4634_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B2_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B2_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B3.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B3_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_s_c0_in_for_body_s_c0_enter13812_triangular1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit142_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_logic_s_c0_in_for_body_0000ter13812_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going85_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_i_041_pop19_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_lim_ext93_pop20_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i8_fpga_indvars_iv9_pop18_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notexitcond86_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_i_041_push19_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_lim_ext93_push20_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i8_fpga_indvars_iv9_push18_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B3_merge_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B3_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B3_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B4.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B4_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_p1024i32_x4427_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_memdep_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_unnamed_8_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_readdata_reg_unnamed_8_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B4_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B4_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B5.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B5_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_memdep_4_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_unnamed_9_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_readdata_reg_unnamed_9_triangular1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_s_c0_in_for_body6_s_c0_enter14715_triangular1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_logic_s_c0_in_for_body60000ter14715_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_p1024a100i32_a4529_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going71_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_notcmp83100_pop34_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i2_cleanups74_pop32_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i2_initerations69_pop31_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_i_041_pop19101_pop35_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_j_040_pop30_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_lim_ext94_pop33_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop29_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_lastiniteration73_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notcmp83100_push34_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notexitcond81_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i2_cleanups74_push32_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i2_initerations69_push31_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_i_041_pop19101_push35_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_j_040_push30_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_lim_ext94_push33_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i8_fpga_indvars_iv_push29_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B5_merge_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B5_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B5_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B6.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B6_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_memdep_phi6_push24_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_memdep_phi6_push24_0_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B6_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B6_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B7.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B7_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_wg_limiter_exit_unnamed_10_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_wgl_exit_storage.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B7_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B7_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B8.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B8_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_memdep_phi6_pop24_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_memdep_phi6_pop24_3_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_s_c0_in_for_body24_s_c0_enter16413_triangular1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit177_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_logic_s_c0_in_for_body20000ter16413_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i1_cmp223735_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i1_cmp223736_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i32_n4632_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i32_unnamed_12_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i33_unnamed_11_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going63_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_fpga_indvars_iv12_pop22_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_i20_039_in_pop23_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_lim_ext95_pop25_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter97_pop26_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv18_pop21_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notexitcond64_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_fpga_indvars_iv12_push22_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_i20_039_in_push23_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_lim_ext95_push25_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter97_push26_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv18_push21_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B8_merge_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B8_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B8_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B9.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B9_stall_region.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_s_c0_in_for_body29_s_c0_enter19216_triangular1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit206_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0002gular1_full_detector.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_sfc_exit_s_c0_out0002riangular1_data_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_sfc_logic_s_c0_in_for_body20000ter19216_triangular0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_ffwd_dest_i32_n4633_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_lm122_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_lm143_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_lm1_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_mem_memdep_5_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going47_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_memdep_phi6_pop24104_pop47_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_memdep_phi_pop38_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_notcmp62103_pop46_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_pop44_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i1_pop45_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i2_cleanups50_pop40_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i2_initerations45_pop39_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_i20_039102_pop43_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_k_035_pop37_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_lim_ext96_pop41_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter98_pop42_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv14_pop36_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_lastiniteration49_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_memdep_phi6_pop24104_push47_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_memdep_phi_push38_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notcmp62103_push46_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_notexitcond57_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_push44_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i1_push45_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i2_cleanups50_push40_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i2_initerations45_push39_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_i20_039102_push43_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_k_035_push37_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_lim_ext96_push41_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i32_reorder_limiter_enter98_push42_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_push_i33_fpga_indvars_iv14_push36_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B9_merge_reg.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B9_branch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_B9_merge.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going40_2_sr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going40_2_valid_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going47_6_sr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going47_6_valid_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going63_2_sr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going63_2_valid_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going71_6_sr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going71_6_valid_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going85_2_sr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going85_2_valid_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going89_2_sr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going89_2_valid_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going_6_sr.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_loop_limiter_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_loop_limiter_1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_loop_limiter_2.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_loop_limiter_3.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_loop_limiter_4.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_loop_limiter_5.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B10_sr_1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B11_sr_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B12_sr_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B13_sr_1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B2_sr_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B3_sr_1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B4_sr_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B5_sr_1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B6_sr_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B7_sr_0.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B8_sr_1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_bb_B9_sr_1.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_avm_to_ic.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ic_host_endpoint.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_arb_intf.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ic_intf.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ic_agent_endpoint.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ic_agent_rrp.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ic_agent_wrp.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_arb2.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ic_to_avm.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_mem1x.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_ecc.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_tall_depth_stitch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_remaining_width.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_bits_per_enable.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_generic_two_way_depth_stitch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_generic_three_way_depth_stitch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_short_depth_stitch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_bottom_width_stitch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_bottom_depth_stitch.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_lower.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_lower_mlab_simple_dual_port.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_lower_m20k_simple_dual_port.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/hld_ram_lower_m20k_true_dual_port.sv\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/acl_ic_local_mem_router.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../triangular_internal_10/sim/triangular_internal.v\"  -work triangular_internal_10 -cdslib  ./cds_libs/triangular_internal_10.cds.lib"                                              
    lappend design_files "xmvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/triangular.v\"  -work triangular"                                                                                                                                              
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
}
