$date
  Tue Mar 31 18:15:21 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module register_tb $end
$var reg 4 ! d[3:0] $end
$var reg 4 " q[3:0] $end
$var reg 1 # clk $end
$var reg 1 $ ld $end
$var reg 1 % rst $end
$scope module uut $end
$var reg 4 & d[3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( ld $end
$var reg 1 ) rst $end
$var reg 4 * q[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUU "
0#
U$
U%
bUUUU &
0'
U(
U)
bUUUU *
#20000000
b1010 !
1$
b1010 &
1(
#25000000
b1010 "
1#
1'
b1010 *
#30000000
0$
0(
#50000000
0#
0'
#75000000
1#
1'
#100000000
0#
0'
#120000000
b1000 !
1$
b1000 &
1(
#125000000
b1000 "
1#
1'
b1000 *
#150000000
0#
0'
#175000000
1#
1'
#200000000
0#
0'
#225000000
1#
1'
#250000000
0#
0'
#275000000
1#
1'
#300000000
0#
0'
#325000000
1#
1'
#350000000
0#
0'
#375000000
1#
1'
#400000000
0#
0'
#425000000
1#
1'
#450000000
0#
0'
#475000000
1#
1'
#500000000
0#
0'
#525000000
1#
1'
#550000000
0#
0'
#575000000
1#
1'
#600000000
0#
0'
#625000000
1#
1'
#650000000
0#
0'
#675000000
1#
1'
#700000000
0#
0'
#725000000
1#
1'
#750000000
0#
0'
#775000000
1#
1'
#800000000
0#
0'
#825000000
1#
1'
#850000000
0#
0'
#875000000
1#
1'
#900000000
0#
0'
#925000000
1#
1'
#950000000
0#
0'
#975000000
1#
1'
#1000000000
0#
0'
