// Seed: 425729475
module module_0 (
    input wire id_0,
    input tri  id_1,
    input wire id_2,
    input wand id_3
);
  parameter id_5 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    output wire id_7,
    input tri id_8,
    input tri id_9,
    output wire id_10,
    output wand id_11,
    input wand id_12
    , id_16, id_17,
    output logic id_13,
    input wire id_14
);
  assign id_13 = id_12;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_5
  );
  wire id_18;
  always_ff @(posedge -1 or posedge 1) begin : LABEL_0
    id_13 <= id_18;
  end
endmodule
