// Seed: 900619904
module module_0 (
    input wand id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    input tri0 id_5
    , id_18,
    input supply1 id_6,
    output wand id_7,
    output tri0 id_8,
    input wor id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wor id_14,
    input tri id_15,
    input wire id_16
);
  tri0 id_19 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd96
) (
    output supply1 _id_0,
    input wire id_1,
    output wor id_2
);
  logic [id_0 : 1] id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
