INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/fifo/fifo.srcs/sources_1/imports/res/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/fifo/fifo.srcs/sim_1/imports/res/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
