=====
SETUP
12.576
13.271
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
13.271
=====
SETUP
12.576
13.271
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
13.271
=====
SETUP
12.576
13.271
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
13.271
=====
SETUP
12.576
13.271
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
13.271
=====
SETUP
12.576
13.271
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
13.271
=====
SETUP
12.700
13.146
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.513
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
9.930
10.447
u_v9958/u_v9958_core/u_vdp_command/n1790_s12
11.326
11.875
u_v9958/u_v9958_core/u_vdp_command/n1790_s10
11.876
12.425
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
12.597
13.146
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
13.146
=====
SETUP
12.722
13.124
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
13.124
=====
SETUP
12.789
13.057
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
13.057
=====
SETUP
12.789
13.057
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
13.057
=====
SETUP
12.789
13.057
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
13.057
=====
SETUP
12.827
13.019
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s6
11.320
11.782
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
11.955
12.504
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
13.019
=====
SETUP
12.913
12.934
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n1786_s2
4.260
4.815
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
5.314
5.869
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
6.328
6.781
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
7.045
7.600
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
8.298
8.751
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
8.751
8.854
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s12
9.942
10.491
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s11
10.492
11.041
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s7
11.043
11.496
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s3
11.900
12.470
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s0
12.472
12.934
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
12.934
=====
SETUP
13.017
12.829
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n1786_s2
4.260
4.815
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
5.314
5.869
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
6.328
6.781
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
7.045
7.600
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
8.298
8.751
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
8.751
8.854
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s12
9.942
10.491
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s11
10.492
11.041
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s7
11.043
11.496
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s4
11.900
12.271
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s2
12.280
12.829
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0
12.829
=====
SETUP
13.029
12.817
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n1786_s2
4.260
4.815
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
5.314
5.869
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
6.328
6.781
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
7.045
7.600
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
8.298
8.751
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
8.751
8.854
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s12
9.942
10.491
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s11
10.492
11.041
u_v9958/u_v9958_core/u_vdp_color_decoder/n228_s7
11.043
11.496
u_v9958/u_v9958_core/u_vdp_color_decoder/n226_s4
11.900
12.271
u_v9958/u_v9958_core/u_vdp_color_decoder/n225_s2
12.446
12.817
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0
12.817
=====
SETUP
13.433
12.413
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.076
4.593
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.679
6.132
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.842
7.213
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.794
8.343
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.343
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s15
8.958
9.528
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
9.702
10.073
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s7
10.243
10.798
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s14
11.292
11.841
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
12.413
=====
SETUP
13.641
12.206
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.863
9.898
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.898
9.933
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.933
10.403
u_v9958/u_v9958_core/u_vdp_command/n1580_s22
10.893
11.463
u_v9958/u_v9958_core/u_vdp_command/n1580_s21
11.636
12.206
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_3_s0
12.206
=====
SETUP
13.771
12.076
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.863
9.898
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.898
9.933
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.933
9.969
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.969
10.004
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.004
10.039
u_v9958/u_v9958_core/u_vdp_command/n960_s
10.039
10.074
u_v9958/u_v9958_core/u_vdp_command/n959_s
10.074
10.109
u_v9958/u_v9958_core/u_vdp_command/n958_s
10.109
10.579
u_v9958/u_v9958_core/u_vdp_command/n1575_s22
10.976
11.525
u_v9958/u_v9958_core/u_vdp_command/n1575_s21
11.527
12.076
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_8_s0
12.076
=====
SETUP
13.853
11.993
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.863
9.898
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.898
9.933
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.933
9.969
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.969
10.439
u_v9958/u_v9958_core/u_vdp_command/n1579_s22
10.852
11.422
u_v9958/u_v9958_core/u_vdp_command/n1579_s21
11.423
11.993
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_4_s0
11.993
=====
SETUP
13.860
11.986
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.863
9.898
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.898
10.368
u_v9958/u_v9958_core/u_vdp_command/n1581_s22
10.781
11.243
u_v9958/u_v9958_core/u_vdp_command/n1581_s21
11.416
11.986
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_2_s0
11.986
=====
SETUP
13.868
11.978
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.863
10.333
u_v9958/u_v9958_core/u_vdp_command/n1582_s22
10.989
11.360
u_v9958/u_v9958_core/u_vdp_command/n1582_s21
11.607
11.978
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_1_s0
11.978
=====
SETUP
13.870
11.976
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.863
9.898
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.898
9.933
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.933
9.969
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.969
10.004
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.004
10.474
u_v9958/u_v9958_core/u_vdp_command/n1578_s22
10.964
11.513
u_v9958/u_v9958_core/u_vdp_command/n1578_s21
11.514
11.976
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_5_s0
11.976
=====
SETUP
13.914
11.933
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.863
9.898
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.898
9.933
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.933
9.969
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.969
10.004
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.004
10.039
u_v9958/u_v9958_core/u_vdp_command/n960_s
10.039
10.074
u_v9958/u_v9958_core/u_vdp_command/n959_s
10.074
10.544
u_v9958/u_v9958_core/u_vdp_command/n1576_s22
10.791
11.361
u_v9958/u_v9958_core/u_vdp_command/n1576_s21
11.363
11.933
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_7_s0
11.933
=====
SETUP
13.919
11.928
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n1786_s2
4.260
4.815
u_v9958/u_v9958_core/u_vdp_text12/n74_s2
5.314
5.869
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
6.328
6.781
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
7.045
7.600
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
8.298
8.751
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
8.751
8.854
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s13
9.792
10.341
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s1
10.514
11.069
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s0
11.466
11.928
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
11.928
=====
SETUP
13.919
11.927
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n725_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n724_s
9.863
9.898
u_v9958/u_v9958_core/u_vdp_command/n723_s
9.898
9.933
u_v9958/u_v9958_core/u_vdp_command/n722_s
9.933
9.969
u_v9958/u_v9958_core/u_vdp_command/n721_s
9.969
10.439
u_v9958/u_v9958_core/u_vdp_command/n1559_s27
10.443
10.960
u_v9958/u_v9958_core/u_vdp_command/n1559_s25
11.357
11.927
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
11.927
=====
SETUP
13.935
11.911
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_command/n311_s3
4.084
4.639
u_v9958/u_v9958_core/u_vdp_graphic4567/n575_s8
5.612
6.065
u_v9958/u_v9958_core/u_vdp_command/n191_s2
7.560
8.115
u_v9958/u_v9958_core/u_vdp_command/n218_s0
8.141
8.658
u_v9958/u_v9958_core/u_vdp_command/n966_s
9.492
9.863
u_v9958/u_v9958_core/u_vdp_command/n965_s
9.863
9.898
u_v9958/u_v9958_core/u_vdp_command/n964_s
9.898
9.933
u_v9958/u_v9958_core/u_vdp_command/n963_s
9.933
9.969
u_v9958/u_v9958_core/u_vdp_command/n962_s
9.969
10.004
u_v9958/u_v9958_core/u_vdp_command/n961_s
10.004
10.039
u_v9958/u_v9958_core/u_vdp_command/n960_s
10.039
10.509
u_v9958/u_v9958_core/u_vdp_command/n1577_s22
11.165
11.536
u_v9958/u_v9958_core/u_vdp_command/n1577_s21
11.540
11.911
u_v9958/u_v9958_core/u_vdp_command/ff_dx_tmp_6_s0
11.911
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.074
2.164
2.090
u_v9958/ff_wdata_0_s0
1.841
2.042
u_vram/ff_ram_ff_ram_0_0_s
2.164
=====
HOLD
0.198
2.288
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.288
=====
HOLD
0.198
2.288
2.090
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_3_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.288
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.202
2.292
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.292
=====
HOLD
0.210
2.168
1.959
u_v9958/ff_address_10_s0
1.841
2.043
u_vram/ff_ram_ff_ram_0_0_s
2.168
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_9_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.213
2.303
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.303
=====
HOLD
0.217
2.176
1.959
u_v9958/ff_address_11_s0
1.841
2.042
u_vram/ff_ram_ff_ram_0_0_s
2.176
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_11_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_7_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_6_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_2_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_1_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
2.164
=====
HOLD
0.316
2.167
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_2_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
2.167
