********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.82
BUILT  : May  4 2024
DATE   : 2024-05-06.14:54:06
COMMAND: -synth -top prim_generic_flash -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl -sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_alert_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_mubi_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_ram_1p_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_pad_wrapper_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_subreg_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_util_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/top_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/entropy_src_reg_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/entropy_src_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/edn_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/ast_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/jtag_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/flash_ctrl_reg_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/flash_ctrl_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/flash_phy_pkg.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_fifo_sync.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_generic_flash.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_generic_flash_bank.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_generic_ram_1p.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_ram_1p.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_inv_39_32_dec.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_inv_39_32_enc.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_inv_64_57_dec.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/prim_secded_inv_64_57_enc.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_adapter_sram.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_cmd_intg_chk.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_cmd_intg_gen.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_data_integ_dec.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_data_integ_enc.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_err.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_rsp_intg_gen.sv /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/.././rtl/tlul_sram_byte.sv /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/results_dir/orim_generic/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_alert_pkg.sv:5:1: Compile package "prim_alert_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_mubi_pkg.sv:13:1: Compile package "prim_mubi_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p_pkg.sv:6:1: Compile package "prim_ram_1p_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_pad_wrapper_pkg.sv:5:1: Compile package "prim_pad_wrapper_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_pkg.sv:11:1: Compile package "prim_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_pkg.sv:8:1: Compile package "prim_secded_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_subreg_pkg.sv:5:1: Compile package "prim_subreg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_util_pkg.sv:9:1: Compile package "prim_util_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_pkg.sv:6:1: Compile package "tlul_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/top_pkg.sv:6:1: Compile package "top_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/entropy_src_reg_pkg.sv:7:1: Compile package "entropy_src_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/entropy_src_pkg.sv:7:1: Compile package "entropy_src_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/edn_pkg.sv:7:1: Compile package "edn_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/ast_pkg.sv:12:1: Compile package "ast_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/jtag_pkg.sv:6:1: Compile package "jtag_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_reg_pkg.sv:7:1: Compile package "flash_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_ctrl_pkg.sv:8:1: Compile package "flash_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/flash_phy_pkg.sv:8:1: Compile package "flash_phy_pkg".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1139:1: Compile module "work@BRAM2x18_SDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1084:1: Compile module "work@BRAM2x18_TDP".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:55:1: Compile module "work@DFFNRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73:1: Compile module "work@DFFRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91:1: Compile module "work@DSP19X2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:135:1: Compile module "work@DSP38".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:171:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228:1: Compile module "work@FIFO36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:285:1: Compile module "work@I_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306:1: Compile module "work@I_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324:1: Compile module "work@I_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346:1: Compile module "work@I_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1002:1: Compile module "work@LATCH".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1015:1: Compile module "work@LATCHN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1058:1: Compile module "work@LATCHNR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1073:1: Compile module "work@LATCHNS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1029:1: Compile module "work@LATCHR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1043:1: Compile module "work@LATCHS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375:1: Compile module "work@LUT1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:391:1: Compile module "work@LUT2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:407:1: Compile module "work@LUT3".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:423:1: Compile module "work@LUT4".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:439:1: Compile module "work@LUT5".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:455:1: Compile module "work@LUT6".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542:1: Compile module "work@O_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:519:1: Compile module "work@O_BUFT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:495:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:471:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:565:1: Compile module "work@O_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:583:1: Compile module "work@O_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624:1: Compile module "work@O_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:605:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:651:1: Compile module "work@PLL".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:676:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:700:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:727:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:825:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1178:1: Compile module "work@_$_mem_v2_asymmetric".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:6:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:8:1: Compile module "work@prim_generic_flash".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:8:1: Compile module "work@prim_generic_flash_bank".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:8:1: Compile module "work@prim_generic_ram_1p".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:11:1: Compile module "work@prim_ram_1p".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_dec.sv:7:1: Compile module "work@prim_secded_inv_39_32_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_39_32_enc.sv:7:1: Compile module "work@prim_secded_inv_39_32_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_dec.sv:7:1: Compile module "work@prim_secded_inv_64_57_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_secded_inv_64_57_enc.sv:7:1: Compile module "work@prim_secded_inv_64_57_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:19:1: Compile module "work@tlul_adapter_sram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_cmd_intg_chk.sv:3:1: Compile module "work@tlul_cmd_intg_chk".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_cmd_intg_gen.sv:10:1: Compile module "work@tlul_cmd_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_data_integ_dec.sv:10:1: Compile module "work@tlul_data_integ_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_data_integ_enc.sv:10:1: Compile module "work@tlul_data_integ_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_err.sv:7:1: Compile module "work@tlul_err".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:9:1: Compile module "work@tlul_rsp_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_sram_byte.sv:17:1: Compile module "work@tlul_sram_byte".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140:30: Implicit port type (wire) for "A1DATA",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085:30: Implicit port type (wire) for "A1DATA",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003:20: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016:21: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179:61: Implicit port type (wire) for "RD_DATA".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:21:27: Implicit port type (wire) for "wready",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:23:10: Implicit port type (wire) for "init_busy_o",
there are 2 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:60:50: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:204:24: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_fast_rd_data".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:389:66: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[0].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:60:50: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_cmd_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:204:24: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_fast_rd_data".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.u_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash_bank.sv:389:66: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.gen_prim_flash_banks[1].u_prim_flash_bank.gen_info_types[0].u_info_mem.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:87:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_no_cmd_intg_check".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:119:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_writes_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:125:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_reads_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:19:25: Compile generate block "work@prim_generic_flash.u_cfg.u_rsp_gen.gen_rsp_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_rsp_intg_gen.sv:34:26: Compile generate block "work@prim_generic_flash.u_cfg.u_rsp_gen.gen_data_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_sram_byte.sv:273:12: Compile generate block "work@prim_generic_flash.u_cfg.u_sram_byte.gen_no_integ_handling".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:331:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_no_wordwidthadapt".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:374:42: Compile generate block "work@prim_generic_flash.u_cfg.gen_write_output[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:378:14: Compile generate block "work@prim_generic_flash.u_cfg.gen_write_output[0].gen_ft_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/tlul_adapter_sram.sv:429:12: Compile generate block "work@prim_generic_flash.u_cfg.gen_rmask".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_reqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_sramreqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@prim_generic_flash.u_cfg.u_rspfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_ram_1p.sv:33:10: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[3]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[4]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[5]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[6]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[7]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[8]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[9]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[10]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[11]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[12]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[13]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[14]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[15]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[16]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[17]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[18]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[19]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[20]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[21]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[22]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[23]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[24]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[25]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[26]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[27]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[28]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[29]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[30]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_ram_1p.sv:48:42: Compile generate block "work@prim_generic_flash.u_cfg_ram.gen_generic.u_impl_generic.gen_wmask[31]".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_generic/rtl/prim_generic_flash.sv:8:1: Top level module "work@prim_generic_flash".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 7.
[NTE:EL0510] Nb instances: 29.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 16
