{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750266113242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750266113243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 18 13:01:53 2025 " "Processing started: Wed Jun 18 13:01:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750266113243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266113243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_sc_org -c mips_sc_org " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_sc_org -c mips_sc_org" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266113243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750266113457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750266113458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_sc_org.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_sc_org.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_sc_org " "Found entity 1: mips_sc_org" {  } { { "mips_sc_org.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mips_sc_org.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec.sv(29) " "Verilog HDL warning at maindec.sv(29): extended using \"x\" or \"z\"" {  } { { "maindec.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/maindec.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750266118595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/sl2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(16) " "Verilog HDL warning at alu.sv(16): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/alu.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750266118603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbeqbne.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxbeqbne.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxBEQBNE " "Found entity 1: muxBEQBNE" {  } { { "muxBEQBNE.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/muxBEQBNE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cpu " "Found entity 1: tb_cpu" {  } { { "cpu_tb.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/cpu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_flopr " "Found entity 1: tb_flopr" {  } { { "tb_flopr.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/tb_flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dmem " "Found entity 1: tb_dmem" {  } { { "tb_dmem.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/tb_dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_singext.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_singext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_signext " "Found entity 1: tb_signext" {  } { { "tb_singext.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/tb_singext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sl2 " "Found entity 1: tb_sl2" {  } { { "tb_sl2.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/tb_sl2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_imem " "Found entity 1: tb_imem" {  } { { "tb_imem.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/tb_imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adder " "Found entity 1: tb_adder" {  } { { "tb_adder.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/tb_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_datapath_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath_pc " "Found entity 1: tb_datapath_pc" {  } { { "tb_datapath_pc.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/tb_datapath_pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_shifter " "Found entity 1: tb_shifter" {  } { { "tb_shifter.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/tb_shifter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750266118614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266118614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero datapath.sv(43) " "Verilog HDL Implicit Net warning at datapath.sv(43): created implicit net for \"zero\"" {  } { { "datapath.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notzero datapath.sv(43) " "Verilog HDL Implicit Net warning at datapath.sv(43): created implicit net for \"notzero\"" {  } { { "datapath.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_sc_org " "Elaborating entity \"mips_sc_org\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750266118635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:cpu " "Elaborating entity \"mips\" for hierarchy \"mips:cpu\"" {  } { { "mips_sc_org.sv" "cpu" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mips_sc_org.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:cpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:cpu\|controller:c\"" {  } { { "mips.sv" "c" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mips.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:cpu\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:cpu\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/controller.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:cpu\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:cpu\|controller:c\|aludec:ad\"" {  } { { "controller.sv" "ad" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/controller.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:cpu\|datapath:dp\"" {  } { { "mips.sv" "dp" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mips.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:cpu\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"mips:cpu\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:cpu\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:cpu\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter mips:cpu\|datapath:dp\|shifter:immsh " "Elaborating entity \"shifter\" for hierarchy \"mips:cpu\|datapath:dp\|shifter:immsh\"" {  } { { "datapath.sv" "immsh" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:cpu\|datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:cpu\|datapath:dp\|mux2:pcbrmux\"" {  } { { "datapath.sv" "pcbrmux" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:cpu\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:cpu\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:cpu\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:cpu\|datapath:dp\|mux2:wrmux\"" {  } { { "datapath.sv" "wrmux" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:cpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mips:cpu\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBEQBNE mips:cpu\|datapath:dp\|muxBEQBNE:muxBEQBNE " "Elaborating entity \"muxBEQBNE\" for hierarchy \"mips:cpu\|datapath:dp\|muxBEQBNE:muxBEQBNE\"" {  } { { "datapath.sv" "muxBEQBNE" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "mips_sc_org.sv" "imem" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mips_sc_org.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118648 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 63 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (16) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750266118648 "|mips_sc_org|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750266118648 "|mips_sc_org|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750266118648 "|mips_sc_org|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750266118648 "|mips_sc_org|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "mips_sc_org.sv" "dmem" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mips_sc_org.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266118649 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:cpu\|datapath:dp\|regfile:rf\|rf " "RAM logic \"mips:cpu\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1750266118914 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "RAM" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/dmem.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1750266118914 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750266118914 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/alexa/Documents/GitHub/mips_single_cycle/db/mips_sc_org.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/alexa/Documents/GitHub/mips_single_cycle/db/mips_sc_org.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750266118915 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750266119221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "memwrite GND " "Pin \"memwrite\" is stuck at GND" {  } { { "mips_sc_org.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_single_cycle/mips_sc_org.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750266119483 "|mips_sc_org|memwrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750266119483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750266119545 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "536 " "536 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750266120239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexa/Documents/GitHub/mips_single_cycle/output_files/mips_sc_org.map.smsg " "Generated suppressed messages file C:/Users/alexa/Documents/GitHub/mips_single_cycle/output_files/mips_sc_org.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266120280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750266120380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750266120380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1537 " "Implemented 1537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750266120453 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750266120453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1470 " "Implemented 1470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750266120453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750266120453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750266120472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 18 13:02:00 2025 " "Processing ended: Wed Jun 18 13:02:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750266120472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750266120472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750266120472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750266120472 ""}
