-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerator_forwardPropagation_8_8_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read8 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (63 downto 0);
    weights_val : IN STD_LOGIC_VECTOR (4095 downto 0);
    biases_val : IN STD_LOGIC_VECTOR (511 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8485_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_ce : OUT STD_LOGIC;
    grp_fu_8493_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8493_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_ce : OUT STD_LOGIC;
    grp_fu_8497_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8497_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_ce : OUT STD_LOGIC;
    grp_fu_8501_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8501_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_ce : OUT STD_LOGIC;
    grp_fu_8505_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8505_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_ce : OUT STD_LOGIC;
    grp_fu_8509_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8509_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_ce : OUT STD_LOGIC;
    grp_fu_8513_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8513_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_ce : OUT STD_LOGIC;
    grp_fu_8517_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8517_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_ce : OUT STD_LOGIC;
    grp_fu_8581_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_ce : OUT STD_LOGIC;
    grp_fu_8585_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_ce : OUT STD_LOGIC;
    grp_fu_8589_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_ce : OUT STD_LOGIC;
    grp_fu_8593_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_ce : OUT STD_LOGIC;
    grp_fu_8597_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_ce : OUT STD_LOGIC;
    grp_fu_8601_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_ce : OUT STD_LOGIC;
    grp_fu_8605_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_ce : OUT STD_LOGIC;
    grp_fu_8609_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_ce : OUT STD_LOGIC;
    grp_fu_8489_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8489_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8489_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_8489_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8489_p_ce : OUT STD_LOGIC );
end;


architecture behav of accelerator_forwardPropagation_8_8_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal output_0_addr_reg_477 : STD_LOGIC_VECTOR (2 downto 0);
    signal output_0_addr_1_reg_482 : STD_LOGIC_VECTOR (2 downto 0);
    signal output_0_addr_2_reg_487 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal output_0_addr_3_reg_492 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal output_0_addr_4_reg_502 : STD_LOGIC_VECTOR (2 downto 0);
    signal output_0_addr_5_reg_507 : STD_LOGIC_VECTOR (2 downto 0);
    signal output_0_addr_6_reg_512 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal output_0_addr_7_reg_517 : STD_LOGIC_VECTOR (2 downto 0);
    signal output_0_load_reg_522 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal output_0_load_1_reg_527 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_0_load_2_reg_532 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal output_0_load_3_reg_537 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_0_load_4_reg_542 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal output_0_load_5_reg_547 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal C_0_ce0 : STD_LOGIC;
    signal C_0_we0 : STD_LOGIC;
    signal C_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal C_0_ce1 : STD_LOGIC;
    signal C_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_ce0 : STD_LOGIC;
    signal net_0_we0 : STD_LOGIC;
    signal net_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal output_0_ce0 : STD_LOGIC;
    signal output_0_we0 : STD_LOGIC;
    signal output_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_we0 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_ce1 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_C_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_we0 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_done : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_idle : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_ready : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_net_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_ce0 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_we0 : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_ce : STD_LOGIC;
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start_reg : STD_LOGIC := '0';
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal C_0_we1_local : STD_LOGIC;
    signal C_0_ce1_local : STD_LOGIC;
    signal C_0_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal C_0_we0_local : STD_LOGIC;
    signal C_0_ce0_local : STD_LOGIC;
    signal C_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_we1_local : STD_LOGIC;
    signal net_0_ce1_local : STD_LOGIC;
    signal net_0_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_we0_local : STD_LOGIC;
    signal net_0_ce0_local : STD_LOGIC;
    signal net_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal output_0_we1_local : STD_LOGIC;
    signal output_0_ce1_local : STD_LOGIC;
    signal output_0_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal output_0_we0_local : STD_LOGIC;
    signal output_0_ce0_local : STD_LOGIC;
    signal output_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_552_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_552_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_552_ce : STD_LOGIC;
    signal grp_fu_556_ce : STD_LOGIC;
    signal grp_fu_560_ce : STD_LOGIC;
    signal grp_fu_564_ce : STD_LOGIC;
    signal grp_fu_568_ce : STD_LOGIC;
    signal grp_fu_572_ce : STD_LOGIC;
    signal grp_fu_576_ce : STD_LOGIC;
    signal grp_fu_580_ce : STD_LOGIC;
    signal grp_fu_584_ce : STD_LOGIC;
    signal grp_fu_588_ce : STD_LOGIC;
    signal grp_fu_592_ce : STD_LOGIC;
    signal grp_fu_596_ce : STD_LOGIC;
    signal grp_fu_600_ce : STD_LOGIC;
    signal grp_fu_604_ce : STD_LOGIC;
    signal grp_fu_608_ce : STD_LOGIC;
    signal grp_fu_612_ce : STD_LOGIC;
    signal grp_fu_616_ce : STD_LOGIC;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_we0 : OUT STD_LOGIC;
        C_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        C_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C_0_ce1 : OUT STD_LOGIC;
        C_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights_val : IN STD_LOGIC_VECTOR (4095 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_552_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_552_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_552_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_552_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_552_p_ce : OUT STD_LOGIC;
        grp_fu_556_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_556_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_556_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_556_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_556_p_ce : OUT STD_LOGIC;
        grp_fu_560_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_560_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_560_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_560_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_560_p_ce : OUT STD_LOGIC;
        grp_fu_564_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_564_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_564_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_564_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_564_p_ce : OUT STD_LOGIC;
        grp_fu_568_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_568_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_568_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_568_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_568_p_ce : OUT STD_LOGIC;
        grp_fu_572_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_572_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_572_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_572_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_572_p_ce : OUT STD_LOGIC;
        grp_fu_576_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_576_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_576_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_576_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_576_p_ce : OUT STD_LOGIC;
        grp_fu_580_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_580_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_580_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_580_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_580_p_ce : OUT STD_LOGIC;
        grp_fu_584_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_584_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_584_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_584_p_ce : OUT STD_LOGIC;
        grp_fu_588_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_588_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_588_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_588_p_ce : OUT STD_LOGIC;
        grp_fu_592_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_592_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_592_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_592_p_ce : OUT STD_LOGIC;
        grp_fu_596_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_596_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_596_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_596_p_ce : OUT STD_LOGIC;
        grp_fu_600_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_600_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_600_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_600_p_ce : OUT STD_LOGIC;
        grp_fu_604_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_604_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_604_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_604_p_ce : OUT STD_LOGIC;
        grp_fu_608_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_608_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_608_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_608_p_ce : OUT STD_LOGIC;
        grp_fu_612_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_612_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_612_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_612_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases_val : IN STD_LOGIC_VECTOR (511 downto 0);
        net_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_we0 : OUT STD_LOGIC;
        net_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_552_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_552_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_552_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_552_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_552_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        net_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_616_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_616_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_616_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_616_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_616_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    C_0_U : component accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_0_address0,
        ce0 => C_0_ce0,
        we0 => C_0_we0,
        d0 => C_0_d0,
        q0 => C_0_q0,
        address1 => C_0_address1,
        ce1 => C_0_ce1,
        we1 => C_0_we1_local,
        d1 => ap_const_lv64_0,
        q1 => C_0_q1);

    net_0_U : component accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => net_0_address0,
        ce0 => net_0_ce0,
        we0 => net_0_we0,
        d0 => net_0_d0,
        q0 => net_0_q0,
        address1 => net_0_address1_local,
        ce1 => net_0_ce1_local,
        we1 => net_0_we1_local,
        d1 => ap_const_lv64_0);

    output_0_U : component accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_0_address0,
        ce0 => output_0_ce0,
        we0 => output_0_we0,
        d0 => output_0_d0,
        q0 => output_0_q0,
        address1 => output_0_address1_local,
        ce1 => output_0_ce1_local,
        we1 => output_0_we1_local,
        d1 => ap_const_lv64_0,
        q1 => output_0_q1);

    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353 : component accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start,
        ap_done => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done,
        ap_idle => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_idle,
        ap_ready => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_ready,
        C_0_address0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_address0,
        C_0_ce0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_ce0,
        C_0_we0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_we0,
        C_0_d0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_d0,
        C_0_address1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_address1,
        C_0_ce1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_ce1,
        C_0_q1 => C_0_q1,
        weights_val => weights_val,
        p_read8 => p_read8,
        p_read23 => p_read23,
        p_read24 => p_read24,
        p_read25 => p_read25,
        p_read26 => p_read26,
        p_read27 => p_read27,
        p_read28 => p_read28,
        p_read29 => p_read29,
        grp_fu_552_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_din0,
        grp_fu_552_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_din1,
        grp_fu_552_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_opcode,
        grp_fu_552_p_dout0 => grp_fu_8485_p_dout0,
        grp_fu_552_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_ce,
        grp_fu_556_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_din0,
        grp_fu_556_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_din1,
        grp_fu_556_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_opcode,
        grp_fu_556_p_dout0 => grp_fu_8493_p_dout0,
        grp_fu_556_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_ce,
        grp_fu_560_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_din0,
        grp_fu_560_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_din1,
        grp_fu_560_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_opcode,
        grp_fu_560_p_dout0 => grp_fu_8497_p_dout0,
        grp_fu_560_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_ce,
        grp_fu_564_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_din0,
        grp_fu_564_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_din1,
        grp_fu_564_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_opcode,
        grp_fu_564_p_dout0 => grp_fu_8501_p_dout0,
        grp_fu_564_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_ce,
        grp_fu_568_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_din0,
        grp_fu_568_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_din1,
        grp_fu_568_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_opcode,
        grp_fu_568_p_dout0 => grp_fu_8505_p_dout0,
        grp_fu_568_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_ce,
        grp_fu_572_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_din0,
        grp_fu_572_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_din1,
        grp_fu_572_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_opcode,
        grp_fu_572_p_dout0 => grp_fu_8509_p_dout0,
        grp_fu_572_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_ce,
        grp_fu_576_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_din0,
        grp_fu_576_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_din1,
        grp_fu_576_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_opcode,
        grp_fu_576_p_dout0 => grp_fu_8513_p_dout0,
        grp_fu_576_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_ce,
        grp_fu_580_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_din0,
        grp_fu_580_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_din1,
        grp_fu_580_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_opcode,
        grp_fu_580_p_dout0 => grp_fu_8517_p_dout0,
        grp_fu_580_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_ce,
        grp_fu_584_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_din0,
        grp_fu_584_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_din1,
        grp_fu_584_p_dout0 => grp_fu_8581_p_dout0,
        grp_fu_584_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_ce,
        grp_fu_588_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_din0,
        grp_fu_588_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_din1,
        grp_fu_588_p_dout0 => grp_fu_8585_p_dout0,
        grp_fu_588_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_ce,
        grp_fu_592_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_din0,
        grp_fu_592_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_din1,
        grp_fu_592_p_dout0 => grp_fu_8589_p_dout0,
        grp_fu_592_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_ce,
        grp_fu_596_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_din0,
        grp_fu_596_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_din1,
        grp_fu_596_p_dout0 => grp_fu_8593_p_dout0,
        grp_fu_596_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_ce,
        grp_fu_600_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_din0,
        grp_fu_600_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_din1,
        grp_fu_600_p_dout0 => grp_fu_8597_p_dout0,
        grp_fu_600_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_ce,
        grp_fu_604_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_din0,
        grp_fu_604_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_din1,
        grp_fu_604_p_dout0 => grp_fu_8601_p_dout0,
        grp_fu_604_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_ce,
        grp_fu_608_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_din0,
        grp_fu_608_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_din1,
        grp_fu_608_p_dout0 => grp_fu_8605_p_dout0,
        grp_fu_608_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_ce,
        grp_fu_612_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_din0,
        grp_fu_612_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_din1,
        grp_fu_612_p_dout0 => grp_fu_8609_p_dout0,
        grp_fu_612_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_ce);

    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376 : component accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start,
        ap_done => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done,
        ap_idle => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_idle,
        ap_ready => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_ready,
        C_0_address0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_C_0_address0,
        C_0_ce0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_C_0_ce0,
        C_0_q0 => C_0_q0,
        biases_val => biases_val,
        net_0_address0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_address0,
        net_0_ce0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_ce0,
        net_0_we0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_we0,
        net_0_d0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_d0,
        grp_fu_552_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_din0,
        grp_fu_552_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_din1,
        grp_fu_552_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_opcode,
        grp_fu_552_p_dout0 => grp_fu_8485_p_dout0,
        grp_fu_552_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_ce);

    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384 : component accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start,
        ap_done => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_done,
        ap_idle => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_idle,
        ap_ready => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_ready,
        net_0_address0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_net_0_address0,
        net_0_ce0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_net_0_ce0,
        net_0_q0 => net_0_q0,
        output_0_address0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_address0,
        output_0_ce0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_ce0,
        output_0_we0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_we0,
        output_0_d0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_d0,
        grp_fu_616_p_din0 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_din0,
        grp_fu_616_p_din1 => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_din1,
        grp_fu_616_p_opcode => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_opcode,
        grp_fu_616_p_dout0 => grp_fu_8489_p_dout0,
        grp_fu_616_p_ce => grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_0_preg <= output_0_load_reg_522;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_1_preg <= output_0_load_1_reg_527;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_2_preg <= output_0_load_2_reg_532;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_3_preg <= output_0_load_3_reg_537;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_4_preg <= output_0_load_4_reg_542;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_5_preg <= output_0_load_5_reg_547;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_6_preg <= output_0_q1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_return_7_preg <= output_0_q0;
                end if; 
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_ready = ap_const_logic_1)) then 
                    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                output_0_load_1_reg_527 <= output_0_q0;
                output_0_load_reg_522 <= output_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                output_0_load_2_reg_532 <= output_0_q1;
                output_0_load_3_reg_537 <= output_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                output_0_load_4_reg_542 <= output_0_q1;
                output_0_load_5_reg_547 <= output_0_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_done, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;

    C_0_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_address0, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_C_0_address0, C_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_0_address0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_C_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_address0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_address0;
        else 
            C_0_address0 <= C_0_address0_local;
        end if; 
    end process;


    C_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            C_0_address0_local <= "XXX";
        end if; 
    end process;


    C_0_address1_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_address1, C_0_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_address1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_address1;
        else 
            C_0_address1 <= C_0_address1_local;
        end if; 
    end process;


    C_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            C_0_address1_local <= "XXX";
        end if; 
    end process;


    C_0_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_ce0, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_C_0_ce0, C_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_0_ce0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_C_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_ce0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_ce0;
        else 
            C_0_ce0 <= C_0_ce0_local;
        end if; 
    end process;


    C_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_ce0_local <= ap_const_logic_1;
        else 
            C_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_ce1_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_ce1, C_0_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_ce1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_ce1;
        else 
            C_0_ce1 <= C_0_ce1_local;
        end if; 
    end process;


    C_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_ce1_local <= ap_const_logic_1;
        else 
            C_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_d0_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_d0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_d0;
        else 
            C_0_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    C_0_we0_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_we0, C_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_we0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_C_0_we0;
        else 
            C_0_we0 <= C_0_we0_local;
        end if; 
    end process;


    C_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_we0_local <= ap_const_logic_1;
        else 
            C_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            C_0_we1_local <= ap_const_logic_1;
        else 
            C_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_done)
    begin
        if ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done)
    begin
        if ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done)
    begin
        if ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(output_0_load_reg_522, ap_CS_fsm_state15, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_0 <= output_0_load_reg_522;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(output_0_load_1_reg_527, ap_CS_fsm_state15, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_1 <= output_0_load_1_reg_527;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(output_0_load_2_reg_532, ap_CS_fsm_state15, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_2 <= output_0_load_2_reg_532;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(output_0_load_3_reg_537, ap_CS_fsm_state15, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_3 <= output_0_load_3_reg_537;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(output_0_load_4_reg_542, ap_CS_fsm_state15, ap_return_4_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_4 <= output_0_load_4_reg_542;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(output_0_load_5_reg_547, ap_CS_fsm_state15, ap_return_5_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_5 <= output_0_load_5_reg_547;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(output_0_q1, ap_CS_fsm_state15, ap_return_6_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_6 <= output_0_q1;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(output_0_q0, ap_CS_fsm_state15, ap_return_7_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_return_7 <= output_0_q0;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;

    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_ap_start_reg;
    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_start_reg;
    grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_start_reg;

    grp_fu_552_ce_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_ce, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_552_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_552_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_ce;
        else 
            grp_fu_552_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_552_opcode_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_opcode, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_opcode)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_552_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_552_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_opcode),2));
        else 
            grp_fu_552_opcode <= "XX";
        end if; 
    end process;


    grp_fu_552_p0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_din0, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_552_p0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_552_p0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_din0;
        else 
            grp_fu_552_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_552_p1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_din1, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_552_p1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_grp_fu_552_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_552_p1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_552_p_din1;
        else 
            grp_fu_552_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_556_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_556_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_ce;
        else 
            grp_fu_556_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_560_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_560_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_ce;
        else 
            grp_fu_560_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_564_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_564_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_ce;
        else 
            grp_fu_564_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_568_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_568_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_ce;
        else 
            grp_fu_568_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_572_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_572_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_ce;
        else 
            grp_fu_572_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_576_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_576_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_ce;
        else 
            grp_fu_576_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_580_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_580_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_ce;
        else 
            grp_fu_580_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_584_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_584_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_ce;
        else 
            grp_fu_584_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_588_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_588_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_ce;
        else 
            grp_fu_588_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_592_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_592_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_ce;
        else 
            grp_fu_592_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_596_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_596_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_ce;
        else 
            grp_fu_596_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_600_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_600_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_ce;
        else 
            grp_fu_600_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_604_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_604_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_ce;
        else 
            grp_fu_604_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_608_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_608_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_ce;
        else 
            grp_fu_608_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_612_ce_assign_proc : process(ap_CS_fsm_state6, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_612_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_ce;
        else 
            grp_fu_612_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_616_ce_assign_proc : process(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_ce, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_616_ce <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_ce;
        else 
            grp_fu_616_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_8485_p_ce <= grp_fu_552_ce;
    grp_fu_8485_p_din0 <= grp_fu_552_p0;
    grp_fu_8485_p_din1 <= grp_fu_552_p1;
    grp_fu_8485_p_opcode <= grp_fu_552_opcode(1 - 1 downto 0);
    grp_fu_8489_p_ce <= grp_fu_616_ce;
    grp_fu_8489_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_din0;
    grp_fu_8489_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_din1;
    grp_fu_8489_p_opcode <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_grp_fu_616_p_opcode;
    grp_fu_8493_p_ce <= grp_fu_556_ce;
    grp_fu_8493_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_din0;
    grp_fu_8493_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_din1;
    grp_fu_8493_p_opcode <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_556_p_opcode;
    grp_fu_8497_p_ce <= grp_fu_560_ce;
    grp_fu_8497_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_din0;
    grp_fu_8497_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_din1;
    grp_fu_8497_p_opcode <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_560_p_opcode;
    grp_fu_8501_p_ce <= grp_fu_564_ce;
    grp_fu_8501_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_din0;
    grp_fu_8501_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_din1;
    grp_fu_8501_p_opcode <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_564_p_opcode;
    grp_fu_8505_p_ce <= grp_fu_568_ce;
    grp_fu_8505_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_din0;
    grp_fu_8505_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_din1;
    grp_fu_8505_p_opcode <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_568_p_opcode;
    grp_fu_8509_p_ce <= grp_fu_572_ce;
    grp_fu_8509_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_din0;
    grp_fu_8509_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_din1;
    grp_fu_8509_p_opcode <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_572_p_opcode;
    grp_fu_8513_p_ce <= grp_fu_576_ce;
    grp_fu_8513_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_din0;
    grp_fu_8513_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_din1;
    grp_fu_8513_p_opcode <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_576_p_opcode;
    grp_fu_8517_p_ce <= grp_fu_580_ce;
    grp_fu_8517_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_din0;
    grp_fu_8517_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_din1;
    grp_fu_8517_p_opcode <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_580_p_opcode;
    grp_fu_8581_p_ce <= grp_fu_584_ce;
    grp_fu_8581_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_din0;
    grp_fu_8581_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_584_p_din1;
    grp_fu_8585_p_ce <= grp_fu_588_ce;
    grp_fu_8585_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_din0;
    grp_fu_8585_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_588_p_din1;
    grp_fu_8589_p_ce <= grp_fu_592_ce;
    grp_fu_8589_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_din0;
    grp_fu_8589_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_592_p_din1;
    grp_fu_8593_p_ce <= grp_fu_596_ce;
    grp_fu_8593_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_din0;
    grp_fu_8593_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_596_p_din1;
    grp_fu_8597_p_ce <= grp_fu_600_ce;
    grp_fu_8597_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_din0;
    grp_fu_8597_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_600_p_din1;
    grp_fu_8601_p_ce <= grp_fu_604_ce;
    grp_fu_8601_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_din0;
    grp_fu_8601_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_604_p_din1;
    grp_fu_8605_p_ce <= grp_fu_608_ce;
    grp_fu_8605_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_din0;
    grp_fu_8605_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_608_p_din1;
    grp_fu_8609_p_ce <= grp_fu_612_ce;
    grp_fu_8609_p_din0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_din0;
    grp_fu_8609_p_din1 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_grp_fu_612_p_din1;

    net_0_address0_assign_proc : process(ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_address0, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_net_0_address0, ap_CS_fsm_state10, net_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            net_0_address0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_net_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_address0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_address0;
        else 
            net_0_address0 <= net_0_address0_local;
        end if; 
    end process;


    net_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            net_0_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            net_0_address0_local <= "XXX";
        end if; 
    end process;


    net_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            net_0_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            net_0_address1_local <= "XXX";
        end if; 
    end process;


    net_0_ce0_assign_proc : process(ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_ce0, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_net_0_ce0, ap_CS_fsm_state10, net_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            net_0_ce0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_net_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_ce0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_ce0;
        else 
            net_0_ce0 <= net_0_ce0_local;
        end if; 
    end process;


    net_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_ce0_local <= ap_const_logic_1;
        else 
            net_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_ce1_local <= ap_const_logic_1;
        else 
            net_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_d0_assign_proc : process(ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_d0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_d0;
        else 
            net_0_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    net_0_we0_assign_proc : process(ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_we0, net_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_we0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_net_0_we0;
        else 
            net_0_we0 <= net_0_we0_local;
        end if; 
    end process;


    net_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_we0_local <= ap_const_logic_1;
        else 
            net_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            net_0_we1_local <= ap_const_logic_1;
        else 
            net_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    output_0_addr_1_reg_482 <= ap_const_lv64_1(3 - 1 downto 0);
    output_0_addr_2_reg_487 <= ap_const_lv64_2(3 - 1 downto 0);
    output_0_addr_3_reg_492 <= ap_const_lv64_3(3 - 1 downto 0);
    output_0_addr_4_reg_502 <= ap_const_lv64_4(3 - 1 downto 0);
    output_0_addr_5_reg_507 <= ap_const_lv64_5(3 - 1 downto 0);
    output_0_addr_6_reg_512 <= ap_const_lv64_6(3 - 1 downto 0);
    output_0_addr_7_reg_517 <= ap_const_lv64_7(3 - 1 downto 0);
    output_0_addr_reg_477 <= ap_const_lv64_0(3 - 1 downto 0);

    output_0_address0_assign_proc : process(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_address0, ap_CS_fsm_state10, output_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_0_address0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_address0;
        else 
            output_0_address0 <= output_0_address0_local;
        end if; 
    end process;


    output_0_address0_local_assign_proc : process(ap_CS_fsm_state5, output_0_addr_1_reg_482, ap_CS_fsm_state6, output_0_addr_3_reg_492, ap_CS_fsm_state7, output_0_addr_5_reg_507, ap_CS_fsm_state8, output_0_addr_7_reg_517, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output_0_address0_local <= output_0_addr_7_reg_517;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_0_address0_local <= output_0_addr_5_reg_507;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_0_address0_local <= output_0_addr_3_reg_492;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_0_address0_local <= output_0_addr_1_reg_482;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_0_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_0_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_0_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_0_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            output_0_address0_local <= "XXX";
        end if; 
    end process;


    output_0_address1_local_assign_proc : process(ap_CS_fsm_state5, output_0_addr_reg_477, output_0_addr_2_reg_487, ap_CS_fsm_state6, ap_CS_fsm_state7, output_0_addr_4_reg_502, output_0_addr_6_reg_512, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output_0_address1_local <= output_0_addr_6_reg_512;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            output_0_address1_local <= output_0_addr_4_reg_502;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_0_address1_local <= output_0_addr_2_reg_487;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            output_0_address1_local <= output_0_addr_reg_477;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_0_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_0_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_0_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_0_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            output_0_address1_local <= "XXX";
        end if; 
    end process;


    output_0_ce0_assign_proc : process(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_ce0, ap_CS_fsm_state10, output_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_0_ce0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_ce0;
        else 
            output_0_ce0 <= output_0_ce0_local;
        end if; 
    end process;


    output_0_ce0_local_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done = ap_const_logic_1)) or ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            output_0_ce0_local <= ap_const_logic_1;
        else 
            output_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    output_0_ce1_local_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done = ap_const_logic_1)) or ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            output_0_ce1_local <= ap_const_logic_1;
        else 
            output_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    output_0_d0_assign_proc : process(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_d0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_0_d0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_d0;
        else 
            output_0_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    output_0_we0_assign_proc : process(grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_we0, ap_CS_fsm_state10, output_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_0_we0 <= grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_13_1_fu_384_output_0_we0;
        else 
            output_0_we0 <= output_0_we0_local;
        end if; 
    end process;


    output_0_we0_local_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done = ap_const_logic_1)) or ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            output_0_we0_local <= ap_const_logic_1;
        else 
            output_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    output_0_we1_local_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done, grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1_fu_353_ap_done = ap_const_logic_1)) or ((grp_forwardPropagation_8_8_Pipeline_VITIS_LOOP_161_1_fu_376_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            output_0_we1_local <= ap_const_logic_1;
        else 
            output_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

end behav;
