Homework 2
===
# Question 1
## compile the state machine
## annotated simulation
## handin the schematic of the logic

# Question 2
## implement verilog code for the state machine
## compile in quartus, hand in annotated simulation
## hand-drawn schematics of the logic

# Question 3
## hand-drawn schematics of fsm "viterbi_ctrl"
[![Image from Gyazo](https://i.gyazo.com/1ea0f77eb221932699c62d9a22518b72.png)](https://gyazo.com/1ea0f77eb221932699c62d9a22518b72)
[![Image from Gyazo](https://i.gyazo.com/da9e601caaf56af09d5479ec2189bd55.png)](https://gyazo.com/da9e601caaf56af09d5479ec2189bd55)
[![Image from Gyazo](https://i.gyazo.com/8885c6cc4106a908cf25c94db15600fe.png)](https://gyazo.com/8885c6cc4106a908cf25c94db15600fe)
[![Image from Gyazo](https://i.gyazo.com/98103f77b0c70a13025012ac549c5c8e.png)](https://gyazo.com/98103f77b0c70a13025012ac549c5c8e)

