/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [25:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  reg [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[149] ? in_data[146] : celloutsig_1_0z;
  assign celloutsig_0_7z = in_data[78] ? celloutsig_0_2z : celloutsig_0_0z;
  assign celloutsig_1_5z = ~((in_data[139] | celloutsig_1_1z) & celloutsig_1_3z[1]);
  assign celloutsig_1_16z = ~((in_data[127] | celloutsig_1_1z) & celloutsig_1_7z[11]);
  assign celloutsig_0_12z = ~((celloutsig_0_6z[6] | celloutsig_0_1z[25]) & celloutsig_0_1z[15]);
  assign celloutsig_0_0z = ~((in_data[20] | in_data[45]) & (in_data[92] | in_data[66]));
  assign celloutsig_1_0z = ~((in_data[173] | in_data[140]) & (in_data[142] | in_data[150]));
  assign celloutsig_0_26z = celloutsig_0_12z ^ celloutsig_0_4z[5];
  assign celloutsig_1_12z = { in_data[140:128], celloutsig_1_1z, celloutsig_1_3z } >= { celloutsig_1_7z[14:12], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[132:126], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z } > in_data[152:140];
  assign celloutsig_1_13z = { in_data[175:173], celloutsig_1_4z } <= celloutsig_1_10z[4:1];
  assign celloutsig_1_19z = { celloutsig_1_9z[6:1], celloutsig_1_2z } <= { celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_2z & ~(celloutsig_0_4z[5]);
  assign celloutsig_0_27z = celloutsig_0_0z & ~(celloutsig_0_7z);
  assign celloutsig_1_7z = { in_data[161:146], celloutsig_1_1z, celloutsig_1_2z } * in_data[132:115];
  assign celloutsig_0_6z = { celloutsig_0_1z[23:12], celloutsig_0_5z } * { in_data[79:68], celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[140:138], celloutsig_1_1z } != { in_data[148:146], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[182], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } != { celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_3z = ^ celloutsig_0_1z[25:17];
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z } <<< { in_data[161:158], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_1z = { in_data[32:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[85:62], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = ~((in_data[186] & celloutsig_1_1z) | celloutsig_1_3z[3]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[16] & celloutsig_0_1z[20]) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[128]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[96]) celloutsig_1_3z = in_data[161:158];
  always_latch
    if (clkin_data[128]) celloutsig_1_9z = 9'h000;
    else if (clkin_data[96]) celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_4z };
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_10z = { celloutsig_1_3z[3], celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_4z = { celloutsig_0_1z[9:6], celloutsig_0_3z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
