#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Mar 31 11:25:42 2016
# Process ID: 17714
# Log file: /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/vivado.log
# Journal file: /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_2 /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
set_property ip_repo_paths  /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/mycores [current_project]
update_ip_catalog
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv Alok:user:sample_generator:1.0 sample_generator_0
endgroup
save_bd_design
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins sample_generator_0/S_AXIS]] CONFIG.HAS_TSTRB [get_property CONFIG.HAS_TSTRB [get_bd_intf_pins sample_generator_0/S_AXIS]] CONFIG.HAS_TLAST [get_property CONFIG.HAS_TLAST [get_bd_intf_pins sample_generator_0/S_AXIS]]] [get_bd_intf_ports S_AXIS]
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/S_AXIS] [get_bd_intf_ports S_AXIS]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_ports M_AXIS]
endgroup
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
startgroup
create_bd_port -dir I -from 7 -to 0 FrameSize
connect_bd_net [get_bd_pins /sample_generator_0/FrameSize] [get_bd_ports FrameSize]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir I En
connect_bd_net [get_bd_pins /sample_generator_0/En] [get_bd_ports En]
endgroup
regenerate_bd_layout
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 AXI_En
delete_bd_objs [get_bd_intf_ports AXI_En]
startgroup
create_bd_port -dir I AXI_En
connect_bd_net [get_bd_pins /sample_generator_0/AXI_En] [get_bd_ports AXI_En]
endgroup
save_bd_design
startgroup
create_bd_port -dir I -type clk m_axis_aclk
connect_bd_net [get_bd_pins /sample_generator_0/m_axis_aclk] [get_bd_ports m_axis_aclk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports m_axis_aclk]
endgroup
delete_bd_objs [get_bd_nets m_axis_aclk_1] [get_bd_ports m_axis_aclk]
startgroup
create_bd_port -dir I -type clk m_axis_aclk
connect_bd_net [get_bd_pins /sample_generator_0/m_axis_aclk] [get_bd_ports m_axis_aclk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports m_axis_aclk]
endgroup
regenerate_bd_layout
connect_bd_net -net [get_bd_nets m_axis_aclk_1] [get_bd_ports m_axis_aclk] [get_bd_pins sample_generator_0/s_axis_aclk]
startgroup
create_bd_port -dir I -type rst m_axis_aresetn
connect_bd_net [get_bd_pins /sample_generator_0/m_axis_aresetn] [get_bd_ports m_axis_aresetn]
endgroup
connect_bd_net -net [get_bd_nets m_axis_aresetn_1] [get_bd_ports m_axis_aresetn] [get_bd_pins sample_generator_0/s_axis_aresetn]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
regenerate_bd_layout
save_bd_design
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
regenerate_bd_layout
open_bd_design {/home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_bd_design {/home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets FrameSize_1] [get_bd_nets En_1] [get_bd_intf_nets sample_generator_0_M_AXIS] [get_bd_nets AXI_En_1] [get_bd_intf_nets S_AXIS_1] [get_bd_nets m_axis_aclk_1] [get_bd_nets m_axis_aresetn_1] [get_bd_cells sample_generator_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv Alok:user:sample_generator:1.0 sample_generator_0
endgroup
connect_bd_intf_net [get_bd_intf_ports S_AXIS] [get_bd_intf_pins sample_generator_0/S_AXIS]
connect_bd_net [get_bd_ports FrameSize] [get_bd_pins sample_generator_0/FrameSize]
connect_bd_net [get_bd_ports En] [get_bd_pins sample_generator_0/En]
connect_bd_net [get_bd_ports AXI_En] [get_bd_pins sample_generator_0/AXI_En]
connect_bd_net [get_bd_ports m_axis_aclk] [get_bd_pins sample_generator_0/m_axis_aclk]
connect_bd_net -net [get_bd_nets m_axis_aclk_1] [get_bd_ports m_axis_aclk] [get_bd_pins sample_generator_0/s_axis_aclk]
connect_bd_net [get_bd_ports m_axis_aresetn] [get_bd_pins sample_generator_0/m_axis_aresetn]
connect_bd_net -net [get_bd_nets m_axis_aresetn_1] [get_bd_ports m_axis_aresetn] [get_bd_pins sample_generator_0/s_axis_aresetn]
connect_bd_intf_net [get_bd_intf_ports M_AXIS] [get_bd_intf_pins sample_generator_0/M_AXIS]
save_bd_design
regenerate_bd_layout
make_wrapper -files [get_files /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
remove_files /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {/home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
remove_files /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
update_ip_catalog -rebuild
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv Alok:user:sample_generator:1.0 sample_generator_0
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins sample_generator_0/S_AXIS]] CONFIG.HAS_TSTRB [get_property CONFIG.HAS_TSTRB [get_bd_intf_pins sample_generator_0/S_AXIS]] CONFIG.HAS_TLAST [get_property CONFIG.HAS_TLAST [get_bd_intf_pins sample_generator_0/S_AXIS]]] [get_bd_intf_ports S_AXIS]
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/S_AXIS] [get_bd_intf_ports S_AXIS]
endgroup
startgroup
create_bd_port -dir I -from 7 -to 0 FrameSize
connect_bd_net [get_bd_pins /sample_generator_0/FrameSize] [get_bd_ports FrameSize]
endgroup
startgroup
create_bd_port -dir I En
connect_bd_net [get_bd_pins /sample_generator_0/En] [get_bd_ports En]
endgroup
startgroup
create_bd_port -dir I AXI_En
connect_bd_net [get_bd_pins /sample_generator_0/AXI_En] [get_bd_ports AXI_En]
endgroup
startgroup
create_bd_port -dir I -type clk m_axis_aclk
connect_bd_net [get_bd_pins /sample_generator_0/m_axis_aclk] [get_bd_ports m_axis_aclk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports m_axis_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst m_axis_aresetn
connect_bd_net [get_bd_pins /sample_generator_0/m_axis_aresetn] [get_bd_ports m_axis_aresetn]
endgroup
startgroup
create_bd_port -dir I -type clk s_axis_aclk
connect_bd_net [get_bd_pins /sample_generator_0/s_axis_aclk] [get_bd_ports s_axis_aclk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports s_axis_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst s_axis_aresetn
connect_bd_net [get_bd_pins /sample_generator_0/s_axis_aresetn] [get_bd_ports s_axis_aresetn]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_ports M_AXIS]
endgroup
save_bd_design
delete_bd_objs [get_bd_nets s_axis_aresetn_1] [get_bd_ports s_axis_aresetn]
delete_bd_objs [get_bd_nets s_axis_aclk_1] [get_bd_ports s_axis_aclk]
connect_bd_net -net [get_bd_nets m_axis_aclk_1] [get_bd_ports m_axis_aclk] [get_bd_pins sample_generator_0/s_axis_aclk]
connect_bd_net -net [get_bd_nets m_axis_aresetn_1] [get_bd_ports m_axis_aresetn] [get_bd_pins sample_generator_0/s_axis_aresetn]
save_bd_design
make_wrapper -files [get_files /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
file mkdir /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v w ]
add_files -fileset sim_1 /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v
update_compile_order -fileset sim_1
remove_files -fileset sim_1 /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v
file delete -force /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v w ]
add_files -fileset sim_1 /home/alok/githum/Zedboard/learning/training/MSD/zynq_s07_v1.2/vivado/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v
update_compile_order -fileset sim_1
launch_simulation
source design_1_wrapper.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sample_generator_testbench.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
launch_simulation
