

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Mon Dec  1 20:03:27 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.21|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  132|    1|  132|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         2|          -|          -|    65|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    558|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    231|
|Register         |        -|      -|     305|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     305|    789|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |cordic_ctab_V_U  |cal_mag_phase_cordic_ctab_V  |        1|    64|   20|     1|         1280|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+
    |Total            |                             |        1|    64|   20|     1|         1280|
    +-----------------+-----------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_s_fu_204_p2            |     +    |      0|  0|  32|          32|          32|
    |step_fu_128_p2             |     +    |      0|  0|   7|           7|           1|
    |t_V_1_fu_172_p2            |     +    |      0|  0|  32|          32|          32|
    |y_V_fu_161_p2              |     +    |      0|  0|  32|          32|          32|
    |r_V_3_fu_210_p2            |     -    |      0|  0|  32|          32|          32|
    |t_V_fu_149_p2              |     -    |      0|  0|  32|          32|          32|
    |y_V_1_fu_178_p2            |     -    |      0|  0|  32|          32|          32|
    |current_angle_V_fu_216_p3  |  Select  |      0|  0|  32|           1|          32|
    |x_V_2_fu_184_p3            |  Select  |      0|  0|  32|           1|          32|
    |y_V_2_fu_192_p3            |  Select  |      0|  0|  32|           1|          32|
    |r_V_1_fu_155_p2            |   ashr   |      0|  0|  88|          32|          32|
    |r_V_fu_143_p2              |   ashr   |      0|  0|  88|          32|          32|
    |exitcond1_fu_122_p2        |   icmp   |      0|  0|   7|           7|           7|
    |tmp_fu_116_p2              |   icmp   |      0|  0|  40|          32|           1|
    |tmp_s_fu_134_p2            |   icmp   |      0|  0|  40|          32|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 558|         337|         393|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal1_reg_91    |  32|          2|   32|         64|
    |UnifiedRetVal_1_reg_103  |  32|          2|   32|         64|
    |ap_return_0              |  32|          2|   32|         64|
    |ap_return_1              |  32|          2|   32|         64|
    |p_Val2_3_reg_68          |  32|          2|   32|         64|
    |p_Val2_4_reg_56          |  32|          2|   32|         64|
    |p_Val2_s_reg_44          |  32|          2|   32|         64|
    |step_1_reg_80            |   7|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 231|         16|  231|        462|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+-----+-----------+
    |           Name          | FF | Bits| Const Bits|
    +-------------------------+----+-----+-----------+
    |UnifiedRetVal1_reg_91    |  32|   32|          0|
    |UnifiedRetVal_1_reg_103  |  32|   32|          0|
    |ap_CS_fsm                |   2|    2|          0|
    |ap_return_0_preg         |  32|   32|          0|
    |ap_return_1_preg         |  32|   32|          0|
    |p_Val2_3_reg_68          |  32|   32|          0|
    |p_Val2_4_reg_56          |  32|   32|          0|
    |p_Val2_s_reg_44          |  32|   32|          0|
    |step_1_reg_80            |   7|    7|          0|
    |step_reg_246             |   7|    7|          0|
    |tmp_s_reg_251            |   1|    1|          0|
    |x_V_2_reg_261            |  32|   32|          0|
    |y_V_2_reg_266            |  32|   32|          0|
    +-------------------------+----+-----+-----------+
    |Total                    | 305|  305|          0|
    +-------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+---------+--------------+--------------+
|  RTL Ports  | Dir | Bits| Protocol| Source Object|    C Type    |
+-------------+-----+-----+---------+--------------+--------------+
|ap_clk       |  in |    1|        -|    cordic    | return value |
|ap_rst       |  in |    1|        -|    cordic    | return value |
|ap_start     |  in |    1|        -|    cordic    | return value |
|ap_done      | out |    1|        -|    cordic    | return value |
|ap_idle      | out |    1|        -|    cordic    | return value |
|ap_ready     | out |    1|        -|    cordic    | return value |
|ap_return_0  | out |   32|        -|    cordic    | return value |
|ap_return_1  | out |   32|        -|    cordic    | return value |
|theta_V      |  in |   32| ap_none |    theta_V   |    scalar    |
+-------------+-----+-----+---------+--------------+--------------+

