Reading timing models for corner min_ss_125C_4v50…
Reading cell library for the 'min_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'min_ss_125C_4v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/53-openroad-rcx/min/tiny_tonegen.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000310    0.976897 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015098    0.344517    1.407481    2.384378 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.344517    0.000280    2.384658 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004868    0.533464    0.393917    2.778575 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.533464    0.000050    2.778625 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003450    0.292385    0.256524    3.035149 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.292385    0.000034    3.035182 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.035182   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000310    0.976897 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076897   clock uncertainty
                                  0.000000    1.076897   clock reconvergence pessimism
                                  0.196558    1.273455   library hold time
                                              1.273455   data required time
---------------------------------------------------------------------------------------------
                                              1.273455   data required time
                                             -3.035182   data arrival time
---------------------------------------------------------------------------------------------
                                              1.761727   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000366    0.973096 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017702    0.380765    1.436048    2.409144 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.380766    0.000440    2.409584 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006500    0.512135    0.429002    2.838585 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.512135    0.000135    2.838720 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003656    0.373338    0.332917    3.171638 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.373338    0.000036    3.171674 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.171674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000366    0.973096 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.073096   clock uncertainty
                                  0.000000    1.073096   clock reconvergence pessimism
                                  0.177506    1.250602   library hold time
                                              1.250602   data required time
---------------------------------------------------------------------------------------------
                                              1.250602   data required time
                                             -3.171674   data arrival time
---------------------------------------------------------------------------------------------
                                              1.921072   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171791    0.000149    0.976737 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024720    0.482117    1.511251    2.487988 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.482117    0.000159    2.488147 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006623    0.540803    0.580227    3.068373 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.540803    0.000138    3.068511 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004713    0.317445    0.281909    3.350420 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.317445    0.000094    3.350514 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.350514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171791    0.000149    0.976737 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076737   clock uncertainty
                                  0.000000    1.076737   clock reconvergence pessimism
                                  0.190975    1.267712   library hold time
                                              1.267712   data required time
---------------------------------------------------------------------------------------------
                                              1.267712   data required time
                                             -3.350514   data arrival time
---------------------------------------------------------------------------------------------
                                              2.082802   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316    0.976903 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.033359    1.034170    2.160819    3.137723 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.034170    0.000418    3.138141 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006747    0.419425    0.308408    3.446548 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.419425    0.000152    3.446701 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.446701   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316    0.976903 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076903   clock uncertainty
                                  0.000000    1.076903   clock reconvergence pessimism
                                  0.168256    1.245159   library hold time
                                              1.245159   data required time
---------------------------------------------------------------------------------------------
                                              1.245159   data required time
                                             -3.446701   data arrival time
---------------------------------------------------------------------------------------------
                                              2.201542   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000338    0.973068 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018747    0.395535    1.447868    2.420936 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.395535    0.000331    2.421267 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003163    0.270078    0.740105    3.161372 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.270078    0.000030    3.161402 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003326    0.205548    0.621703    3.783105 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.205548    0.000032    3.783137 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.783137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000338    0.973068 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.073068   clock uncertainty
                                  0.000000    1.073068   clock reconvergence pessimism
                                  0.216321    1.289389   library hold time
                                              1.289389   data required time
---------------------------------------------------------------------------------------------
                                              1.289389   data required time
                                             -3.783137   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493747   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000369    0.976956 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004613    0.311722    1.671965    2.648921 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.311722    0.000044    2.648965 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.008620    0.359408    0.312470    2.961435 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.359408    0.000212    2.961648 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015037    0.731019    0.542748    3.504396 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.731019    0.000128    3.504524 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003778    0.304745    0.222136    3.726660 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.304745    0.000040    3.726700 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004008    0.190325    0.495985    4.222685 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.190325    0.000043    4.222728 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.222728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156    0.972886 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.072886   clock uncertainty
                                  0.000000    1.072886   clock reconvergence pessimism
                                  0.220372    1.293258   library hold time
                                              1.293258   data required time
---------------------------------------------------------------------------------------------
                                              1.293258   data required time
                                             -4.222728   data arrival time
---------------------------------------------------------------------------------------------
                                              2.929471   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883445    0.003900    5.225317 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.079581    0.621953    0.877578    6.102894 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.621955    0.001986    6.104880 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.104880   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000392    0.976980 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076980   clock uncertainty
                                  0.000000    1.076980   clock reconvergence pessimism
                                  0.683972    1.760951   library removal time
                                              1.760951   data required time
---------------------------------------------------------------------------------------------
                                              1.760951   data required time
                                             -6.104880   data arrival time
---------------------------------------------------------------------------------------------
                                              4.343928   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683239    0.003636    6.133585 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133585   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316    0.976903 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076903   clock uncertainty
                                  0.000000    1.076903   clock reconvergence pessimism
                                  0.690290    1.767193   library removal time
                                              1.767193   data required time
---------------------------------------------------------------------------------------------
                                              1.767193   data required time
                                             -6.133585   data arrival time
---------------------------------------------------------------------------------------------
                                              4.366392   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683245    0.004064    6.134014 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171791    0.000149    0.976737 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076737   clock uncertainty
                                  0.000000    1.076737   clock reconvergence pessimism
                                  0.690291    1.767027   library removal time
                                              1.767027   data required time
---------------------------------------------------------------------------------------------
                                              1.767027   data required time
                                             -6.134014   data arrival time
---------------------------------------------------------------------------------------------
                                              4.366986   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683251    0.004442    6.134391 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000391    0.976978 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076978   clock uncertainty
                                  0.000000    1.076978   clock reconvergence pessimism
                                  0.690291    1.767269   library removal time
                                              1.767269   data required time
---------------------------------------------------------------------------------------------
                                              1.767269   data required time
                                             -6.134391   data arrival time
---------------------------------------------------------------------------------------------
                                              4.367122   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683251    0.004420    6.134369 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000369    0.976956 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076956   clock uncertainty
                                  0.000000    1.076956   clock reconvergence pessimism
                                  0.690291    1.767247   library removal time
                                              1.767247   data required time
---------------------------------------------------------------------------------------------
                                              1.767247   data required time
                                             -6.134369   data arrival time
---------------------------------------------------------------------------------------------
                                              4.367121   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683250    0.004368    6.134317 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134317   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000310    0.976897 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.076897   clock uncertainty
                                  0.000000    1.076897   clock reconvergence pessimism
                                  0.690291    1.767188   library removal time
                                              1.767188   data required time
---------------------------------------------------------------------------------------------
                                              1.767188   data required time
                                             -6.134317   data arrival time
---------------------------------------------------------------------------------------------
                                              4.367129   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.002981    7.161777 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161777   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000338    0.973068 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.073068   clock uncertainty
                                  0.000000    1.073068   clock reconvergence pessimism
                                  0.687197    1.760265   library removal time
                                              1.760265   data required time
---------------------------------------------------------------------------------------------
                                              1.760265   data required time
                                             -7.161777   data arrival time
---------------------------------------------------------------------------------------------
                                              5.401512   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.003087    7.161883 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000366    0.973096 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.073096   clock uncertainty
                                  0.000000    1.073096   clock reconvergence pessimism
                                  0.687197    1.760293   library removal time
                                              1.760293   data required time
---------------------------------------------------------------------------------------------
                                              1.760293   data required time
                                             -7.161883   data arrival time
---------------------------------------------------------------------------------------------
                                              5.401590   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.003067    7.161863 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156    0.972886 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.072886   clock uncertainty
                                  0.000000    1.072886   clock reconvergence pessimism
                                  0.687197    1.760083   library removal time
                                              1.760083   data required time
---------------------------------------------------------------------------------------------
                                              1.760083   data required time
                                             -7.161863   data arrival time
---------------------------------------------------------------------------------------------
                                              5.401781   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156    0.972886 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.034290    1.057583    2.174392    3.147278 ^ _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      1.057583    0.000224    3.147502 ^ fanout26/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042406    1.244784    1.075793    4.223295 ^ fanout26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net26 (net)
                      1.244784    0.000776    4.224072 ^ fanout25/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.052630    0.783170    0.790150    5.014221 ^ fanout25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net25 (net)
                      0.783170    0.000596    5.014818 ^ fanout24/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.057083    0.840369    0.794066    5.808884 ^ fanout24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net24 (net)
                      0.840385    0.002016    5.810900 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003778    0.598694    0.746114    6.557014 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.598694    0.000040    6.557054 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004008    0.261215    0.551298    7.108352 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.261215    0.000043    7.108395 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.108395   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156   20.972887 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.872887   clock uncertainty
                                  0.000000   20.872887   clock reconvergence pessimism
                                 -0.611986   20.260900   library setup time
                                             20.260900   data required time
---------------------------------------------------------------------------------------------
                                             20.260900   data required time
                                             -7.108395   data arrival time
---------------------------------------------------------------------------------------------
                                             13.152506   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.003067    7.161863 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161863   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156   20.972887 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.872887   clock uncertainty
                                  0.000000   20.872887   clock reconvergence pessimism
                                  0.396738   21.269625   library recovery time
                                             21.269625   data required time
---------------------------------------------------------------------------------------------
                                             21.269625   data required time
                                             -7.161863   data arrival time
---------------------------------------------------------------------------------------------
                                             14.107761   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.003087    7.161883 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161883   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000366   20.973095 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.873096   clock uncertainty
                                  0.000000   20.873096   clock reconvergence pessimism
                                  0.396738   21.269835   library recovery time
                                             21.269835   data required time
---------------------------------------------------------------------------------------------
                                             21.269835   data required time
                                             -7.161883   data arrival time
---------------------------------------------------------------------------------------------
                                             14.107951   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.002981    7.161777 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161777   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000339   20.973070 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.873070   clock uncertainty
                                  0.000000   20.873070   clock reconvergence pessimism
                                  0.396738   21.269808   library recovery time
                                             21.269808   data required time
---------------------------------------------------------------------------------------------
                                             21.269808   data required time
                                             -7.161777   data arrival time
---------------------------------------------------------------------------------------------
                                             14.108030   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004989    0.224086    0.080069    4.080069 ^ ena (in)
                                                         ena (net)
                      0.224086    0.000000    4.080069 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015110    0.498121    0.544649    4.624718 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.498121    0.000215    4.624933 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028960    0.845641    0.624678    5.249611 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.845641    0.000590    5.250201 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003656    0.727290    0.589729    5.839930 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.727290    0.000036    5.839966 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.839966   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000366   20.973095 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.873096   clock uncertainty
                                  0.000000   20.873096   clock reconvergence pessimism
                                 -0.697212   20.175884   library setup time
                                             20.175884   data required time
---------------------------------------------------------------------------------------------
                                             20.175884   data required time
                                             -5.839966   data arrival time
---------------------------------------------------------------------------------------------
                                             14.335917   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316    0.976903 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.033359    1.034170    2.160819    3.137723 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.034170    0.000486    3.138209 ^ _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.018677    0.679596    1.082892    4.221101 ^ _364_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _135_ (net)
                      0.679596    0.000256    4.221357 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012799    0.496168    0.364923    4.586280 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.496168    0.000206    4.586486 v _370_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004868    0.389829    0.902351    5.488837 v _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.389829    0.000050    5.488887 v _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003450    0.482776    0.352933    5.841820 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.482776    0.000034    5.841854 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.841854   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000309   20.976898 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876898   clock uncertainty
                                  0.000000   20.876898   clock reconvergence pessimism
                                 -0.656645   20.220253   library setup time
                                             20.220253   data required time
---------------------------------------------------------------------------------------------
                                             20.220253   data required time
                                             -5.841854   data arrival time
---------------------------------------------------------------------------------------------
                                             14.378399   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004989    0.224086    0.080069    4.080069 ^ ena (in)
                                                         ena (net)
                      0.224086    0.000000    4.080069 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015110    0.498121    0.544649    4.624718 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.498121    0.000215    4.624933 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028960    0.845641    0.624678    5.249611 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.845644    0.000947    5.250558 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006747    0.634581    0.535387    5.785945 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.634581    0.000152    5.786097 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.786097   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316   20.976904 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876904   clock uncertainty
                                  0.000000   20.876904   clock reconvergence pessimism
                                 -0.683035   20.193869   library setup time
                                             20.193869   data required time
---------------------------------------------------------------------------------------------
                                             20.193869   data required time
                                             -5.786097   data arrival time
---------------------------------------------------------------------------------------------
                                             14.407771   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004989    0.224086    0.080069    4.080069 ^ ena (in)
                                                         ena (net)
                      0.224086    0.000000    4.080069 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015110    0.498121    0.544649    4.624718 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.498121    0.000215    4.624933 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028960    0.845641    0.624678    5.249611 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.845644    0.000918    5.250529 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004713    0.543874    0.504500    5.755030 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.543874    0.000094    5.755123 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.755123   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171791    0.000149   20.976738 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876738   clock uncertainty
                                  0.000000   20.876738   clock reconvergence pessimism
                                 -0.669280   20.207458   library setup time
                                             20.207458   data required time
---------------------------------------------------------------------------------------------
                                             20.207458   data required time
                                             -5.755123   data arrival time
---------------------------------------------------------------------------------------------
                                             14.452334   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000731    0.557925 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662    0.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316    0.976903 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.033359    1.034170    2.160819    3.137723 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.034170    0.000486    3.138209 ^ _364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.018677    0.679596    1.082892    4.221101 ^ _364_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _135_ (net)
                      0.679596    0.000283    4.221385 ^ _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003163    0.216854    0.492656    4.714040 ^ _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.216854    0.000030    4.714070 ^ _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003326    0.329408    0.938172    5.652242 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.329408    0.000032    5.652274 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.652274   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000339   20.973070 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.873070   clock uncertainty
                                  0.000000   20.873070   clock reconvergence pessimism
                                 -0.626100   20.246969   library setup time
                                             20.246969   data required time
---------------------------------------------------------------------------------------------
                                             20.246969   data required time
                                             -5.652274   data arrival time
---------------------------------------------------------------------------------------------
                                             14.594695   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683250    0.004368    6.134317 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134317   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000309   20.976898 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876898   clock uncertainty
                                  0.000000   20.876898   clock reconvergence pessimism
                                  0.395369   21.272266   library recovery time
                                             21.272266   data required time
---------------------------------------------------------------------------------------------
                                             21.272266   data required time
                                             -6.134317   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137950   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683251    0.004442    6.134391 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134391   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000391   20.976978 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876980   clock uncertainty
                                  0.000000   20.876980   clock reconvergence pessimism
                                  0.395369   21.272348   library recovery time
                                             21.272348   data required time
---------------------------------------------------------------------------------------------
                                             21.272348   data required time
                                             -6.134391   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137957   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683251    0.004420    6.134369 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134369   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000368   20.976955 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876955   clock uncertainty
                                  0.000000   20.876955   clock reconvergence pessimism
                                  0.395369   21.272326   library recovery time
                                             21.272326   data required time
---------------------------------------------------------------------------------------------
                                             21.272326   data required time
                                             -6.134369   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137957   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683245    0.004064    6.134014 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.134014   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171791    0.000149   20.976738 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876738   clock uncertainty
                                  0.000000   20.876738   clock reconvergence pessimism
                                  0.395370   21.272106   library recovery time
                                             21.272106   data required time
---------------------------------------------------------------------------------------------
                                             21.272106   data required time
                                             -6.134014   data arrival time
---------------------------------------------------------------------------------------------
                                             15.138092   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883424    0.003094    5.224511 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089585    0.683225    0.905438    6.129949 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.683239    0.003636    6.133585 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.133585   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000316   20.976904 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876904   clock uncertainty
                                  0.000000   20.876904   clock reconvergence pessimism
                                  0.395370   21.272276   library recovery time
                                             21.272276   data required time
---------------------------------------------------------------------------------------------
                                             21.272276   data required time
                                             -6.133585   data arrival time
---------------------------------------------------------------------------------------------
                                             15.138689   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883445    0.003900    5.225317 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.079581    0.621953    0.877578    6.102894 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.621955    0.001986    6.104880 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.104880   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000732   20.557926 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028232    0.171791    0.418662   20.976587 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.171792    0.000393   20.976980 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.876980   clock uncertainty
                                  0.000000   20.876980   clock reconvergence pessimism
                                  0.401850   21.278830   library recovery time
                                             21.278830   data required time
---------------------------------------------------------------------------------------------
                                             21.278830   data required time
                                             -6.104880   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173949   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004229    0.207034    0.068054    4.068054 ^ rst_n (in)
                                                         rst_n (net)
                      0.207034    0.000000    4.068054 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006276    0.268551    0.400648    4.468702 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.268551    0.000124    4.468827 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060359    0.883389    0.752590    5.221417 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.883389    0.000290    5.221707 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.038431    1.137191    1.000443    6.222150 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      1.137196    0.001230    6.223380 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085772    0.662143    0.935417    7.158796 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.662149    0.003067    7.161863 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.161863   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156   20.972887 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.872887   clock uncertainty
                                  0.000000   20.872887   clock reconvergence pessimism
                                  0.396738   21.269625   library recovery time
                                             21.269625   data required time
---------------------------------------------------------------------------------------------
                                             21.269625   data required time
                                             -7.161863   data arrival time
---------------------------------------------------------------------------------------------
                                             14.107761   slack (MET)


Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026164    0.241225    0.106947    0.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000    0.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246    0.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684    0.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852    0.972730 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156    0.972886 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.034290    1.057583    2.174392    3.147278 ^ _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      1.057583    0.000224    3.147502 ^ fanout26/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.042406    1.244784    1.075793    4.223295 ^ fanout26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net26 (net)
                      1.244784    0.000776    4.224072 ^ fanout25/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.052630    0.783170    0.790150    5.014221 ^ fanout25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net25 (net)
                      0.783170    0.000596    5.014818 ^ fanout24/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.057083    0.840369    0.794066    5.808884 ^ fanout24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net24 (net)
                      0.840385    0.002016    5.810900 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003778    0.598694    0.746114    6.557014 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.598694    0.000040    6.557054 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004008    0.261215    0.551298    7.108352 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.261215    0.000043    7.108395 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.108395   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026164    0.241225    0.106947   20.106947 ^ clk (in)
                                                         clk (net)
                      0.241226    0.000000   20.106947 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047687    0.201219    0.450246   20.557194 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.201220    0.000684   20.557878 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025674    0.167027    0.414852   20.972731 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.167027    0.000156   20.972887 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.872887   clock uncertainty
                                  0.000000   20.872887   clock reconvergence pessimism
                                 -0.611986   20.260900   library setup time
                                             20.260900   data required time
---------------------------------------------------------------------------------------------
                                             20.260900   data required time
                                             -7.108395   data arrival time
---------------------------------------------------------------------------------------------
                                             13.152506   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ss_125C_4v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ss_125C_4v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _625_/CLK
  _626_/CLK
  _627_/CLK
  _628_/CLK
  _629_/CLK
  _630_/CLK
  _631_/CLK
  _632_/CLK
  _633_/CLK
  _634_/CLK
  _635_/CLK
  _636_/CLK
  _637_/CLK
  _638_/CLK
  _639_/CLK
  _640_/CLK
  _641_/CLK
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _625_/D
  _626_/D
  _627_/D
  _628_/D
  _629_/D
  _630_/D
  _631_/D
  _632_/D
  _633_/D
  _634_/D
  _635_/D
  _636_/D
  _637_/D
  _638_/D
  _639_/D
  _640_/D
  _641_/D
  _643_/D
  _644_/D
  _645_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           8.293046e-04 3.467489e-04 1.047384e-07 1.176158e-03  60.3%
Combinational        1.655620e-04 1.036405e-04 2.166887e-07 2.694192e-04  13.8%
Clock                4.019485e-04 1.028624e-04 5.020611e-07 5.053129e-04  25.9%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.396815e-03 5.532518e-04 8.234874e-07 1.950890e-03 100.0%
                            71.6%        28.4%         0.0%
%OL_METRIC_F power__internal__total 0.0013968150597065687
%OL_METRIC_F power__switching__total 0.0005532517679966986
%OL_METRIC_F power__leakage__total 8.234874258050695e-7
%OL_METRIC_F power__total 0.0019508902914822102

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ss_125C_4v50 -0.10383526277147868
======================= min_ss_125C_4v50 Corner ===================================

Clock clk
0.973068 source latency _649_/CLK ^
-0.976903 target latency _646_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.103835 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ss_125C_4v50 0.10409383372122677
======================= min_ss_125C_4v50 Corner ===================================

Clock clk
0.976980 source latency _651_/CLK ^
-0.972886 target latency _642_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.104094 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ss_125C_4v50 1.761727147362904
min_ss_125C_4v50: 1.761727147362904
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ss_125C_4v50 13.15250612315771
min_ss_125C_4v50: 13.15250612315771
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ss_125C_4v50 0
min_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ss_125C_4v50 0.0
min_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ss_125C_4v50 1.761727
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ss_125C_4v50 13.152506
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.972886         network latency _642_/CLK
        5.810843 network latency _689_/CLK
---------------
0.972886 5.810843 latency
        4.837957 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
3.375244         network latency _667_/CLK
        5.097800 network latency _689_/CLK
---------------
3.375244 5.097800 latency
        1.722556 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.898579         network latency _642_/CLK
        0.902942 network latency _651_/CLK
---------------
0.898579 0.902942 latency
        0.004363 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 6.85 fmax = 146.04
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ss_125C_4v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/54-openroad-stapostpnr/min_ss_125C_4v50/tiny_tonegen__min_ss_125C_4v50.lib…
