// Seed: 395513922
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    output tri1 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri1 id_9,
    output supply1 id_10,
    input wand id_11
    , id_17,
    output uwire id_12,
    output supply0 id_13,
    input uwire id_14,
    output tri1 id_15
);
  wire id_18;
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_15 = 0;
endmodule
