

================================================================
== Vitis HLS Report for 'write_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Fri Nov  8 21:38:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      67|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      550|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      550|     121|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_94_p2                 |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_88_p2                |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  67|          68|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   32|         64|
    |i_fu_46                  |   9|          2|   32|         64|
    |outStream3_blk_n         |   9|          2|    1|          2|
    |p1_blk_n_W               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_46                           |   32|   0|   32|          0|
    |icmp_ln35_reg_122                 |    1|   0|    1|          0|
    |tmp_reg_131                       |  512|   0|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  550|   0|  550|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|outStream3_dout            |   in|  512|     ap_fifo|                      outStream3|       pointer|
|outStream3_num_data_valid  |   in|    2|     ap_fifo|                      outStream3|       pointer|
|outStream3_fifo_cap        |   in|    2|     ap_fifo|                      outStream3|       pointer|
|outStream3_empty_n         |   in|    1|     ap_fifo|                      outStream3|       pointer|
|outStream3_read            |  out|    1|     ap_fifo|                      outStream3|       pointer|
|m_axi_p1_AWVALID           |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_AWREADY           |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_AWADDR            |  out|   64|       m_axi|                              p1|       pointer|
|m_axi_p1_AWID              |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_AWLEN             |  out|   32|       m_axi|                              p1|       pointer|
|m_axi_p1_AWSIZE            |  out|    3|       m_axi|                              p1|       pointer|
|m_axi_p1_AWBURST           |  out|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_AWLOCK            |  out|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_AWCACHE           |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_AWPROT            |  out|    3|       m_axi|                              p1|       pointer|
|m_axi_p1_AWQOS             |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_AWREGION          |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_AWUSER            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WVALID            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WREADY            |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WDATA             |  out|  512|       m_axi|                              p1|       pointer|
|m_axi_p1_WSTRB             |  out|   64|       m_axi|                              p1|       pointer|
|m_axi_p1_WLAST             |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WID               |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WUSER             |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_ARVALID           |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_ARREADY           |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_ARADDR            |  out|   64|       m_axi|                              p1|       pointer|
|m_axi_p1_ARID              |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_ARLEN             |  out|   32|       m_axi|                              p1|       pointer|
|m_axi_p1_ARSIZE            |  out|    3|       m_axi|                              p1|       pointer|
|m_axi_p1_ARBURST           |  out|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_ARLOCK            |  out|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_ARCACHE           |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_ARPROT            |  out|    3|       m_axi|                              p1|       pointer|
|m_axi_p1_ARQOS             |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_ARREGION          |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_ARUSER            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RVALID            |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RREADY            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RDATA             |   in|  512|       m_axi|                              p1|       pointer|
|m_axi_p1_RLAST             |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RID               |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RFIFONUM          |   in|    9|       m_axi|                              p1|       pointer|
|m_axi_p1_RUSER             |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RRESP             |   in|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_BVALID            |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_BREADY            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_BRESP             |   in|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_BID               |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_BUSER             |   in|    1|       m_axi|                              p1|       pointer|
|sext_ln35                  |   in|   58|     ap_none|                       sext_ln35|        scalar|
|numInputs_load             |   in|   32|     ap_none|                  numInputs_load|        scalar|
+---------------------------+-----+-----+------------+--------------------------------+--------------+

