{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500132031580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500132031585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 23:20:31 2017 " "Processing started: Sat Jul 15 23:20:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500132031585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500132031585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_Module -c LED_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_Module -c LED_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500132031585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1500132031896 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "LED_Module.v(61) " "Verilog HDL syntax warning at LED_Module.v(61): extra block comment delimiter characters /* within block comment" {  } { { "LED_Module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Modeling_LED/LED_Module.v" 61 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1500132043347 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LED_Module LED_Module.v(6) " "Verilog Module Declaration warning at LED_Module.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LED_Module\"" {  } { { "LED_Module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Modeling_LED/LED_Module.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1500132043348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Module " "Found entity 1: LED_Module" {  } { { "LED_Module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Modeling_LED/LED_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500132043349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500132043349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led1_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led1_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led1_module " "Found entity 1: led1_module" {  } { { "led1_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Modeling_LED/led1_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500132043350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500132043350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led0_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led0_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led0_module " "Found entity 1: led0_module" {  } { { "led0_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Modeling_LED/led0_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500132043351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500132043351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led2_module " "Found entity 1: led2_module" {  } { { "led2_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Modeling_LED/led2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500132043352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500132043352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led3_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led3_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led3_module " "Found entity 1: led3_module" {  } { { "led3_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Modeling_LED/led3_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500132043353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500132043353 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SM_DBr LED_Module.v(63) " "Verilog HDL error at LED_Module.v(63): object \"SM_DBr\" is not declared" {  } { { "LED_Module.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/Modeling_LED/LED_Module.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1500132043354 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500132043405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 15 23:20:43 2017 " "Processing ended: Sat Jul 15 23:20:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500132043405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500132043405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500132043405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500132043405 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500132043986 ""}
