// Seed: 2208776623
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign module_1.id_10 = 0;
  wire id_3, id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd74
) (
    input supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire _id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wand id_8
);
  tri0 [id_4 : 1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign id_10 = -1;
endmodule
module module_2 #(
    parameter id_3 = 32'd93,
    parameter id_5 = 32'd25
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout logic [7:0] id_4;
  inout wire _id_3;
  input wire id_2;
  inout tri1 id_1;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  logic [1 : id_3] id_6;
  ;
  buf primCall (id_4, id_1);
  assign id_1 = id_4[id_5] != id_6;
endmodule
