#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  2 12:19:12 2021
# Process ID: 8048
# Current directory: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13216 C:\Users\james\OneDrive\Dokumente\Vivado\SoC_Projects\unipolar_stepper_motor\unipolar_stepper_motor.xpr
# Log file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/vivado.log
# Journal file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 867.223 ; gain = 140.652
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar  2 12:33:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar  2 12:42:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  2 12:45:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar  2 13:01:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Mar  2 13:02:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  2 13:05:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'steppermotor_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim/cos_wave.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim/sine_wave.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj steppermotor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/rotary_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotary_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/spwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/stepper_motor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module steppermotor_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2e0c2bec2f8b4001873a27597b9a0d4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot steppermotor_tb_behav xil_defaultlib.steppermotor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spwm
Compiling module xil_defaultlib.rotary_encoder
Compiling module xil_defaultlib.steppermotor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot steppermotor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "steppermotor_tb_behav -key {Behavioral:sim_1:Functional:steppermotor_tb} -tclbatch {steppermotor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source steppermotor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'steppermotor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 928.184 ; gain = 24.152
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'steppermotor_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim/cos_wave.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim/sine_wave.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj steppermotor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/rotary_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotary_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/spwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/stepper_motor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module steppermotor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2e0c2bec2f8b4001873a27597b9a0d4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot steppermotor_tb_behav xil_defaultlib.steppermotor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spwm
Compiling module xil_defaultlib.rotary_encoder
Compiling module xil_defaultlib.steppermotor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot steppermotor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "steppermotor_tb_behav -key {Behavioral:sim_1:Functional:steppermotor_tb} -tclbatch {steppermotor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source steppermotor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'steppermotor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 938.230 ; gain = 0.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'steppermotor_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim/cos_wave.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim/sine_wave.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj steppermotor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/rotary_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rotary_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/spwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/stepper_motor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module steppermotor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2e0c2bec2f8b4001873a27597b9a0d4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot steppermotor_tb_behav xil_defaultlib.steppermotor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spwm
Compiling module xil_defaultlib.rotary_encoder
Compiling module xil_defaultlib.steppermotor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot steppermotor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "steppermotor_tb_behav -key {Behavioral:sim_1:Functional:steppermotor_tb} -tclbatch {steppermotor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source steppermotor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'steppermotor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 945.910 ; gain = 1.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'steppermotor_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim/cos_wave.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim/sine_wave.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L processing_system7_vip_v1_0_5 -L xilinx_vip -prj steppermotor_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2e0c2bec2f8b4001873a27597b9a0d4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot steppermotor_tb_behav xil_defaultlib.steppermotor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "steppermotor_tb_behav -key {Behavioral:sim_1:Functional:steppermotor_tb} -tclbatch {steppermotor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source steppermotor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'steppermotor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 950.238 ; gain = 2.152
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 953.059 ; gain = 2.820
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: unipolar_stepper_motor_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1064.223 ; gain = 108.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'unipolar_stepper_motor_top' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/.Xil/Vivado-8048-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/.Xil/Vivado-8048-DESKTOP-P7J4UQ2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-350] instance 'system_wrapper_i' of module 'system_wrapper' requires 23 connections, but only 22 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:73]
INFO: [Synth 8-6157] synthesizing module 'spwm' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/spwm.v:23]
	Parameter count_begin bound to: 16'b0000000000000000 
	Parameter count_max bound to: 16'b0111111111111111 
	Parameter bitlength bound to: 16 - type: integer 
	Parameter ROMlength bound to: 1024 - type: integer 
	Parameter a_wav_max bound to: 16'b1111111111111111 
	Parameter a_wav_mean bound to: 16'b1000000000000000 
INFO: [Synth 8-3876] $readmem data file 'sine_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/spwm.v:69]
INFO: [Synth 8-3876] $readmem data file 'cos_wave.mem' is read successfully [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/spwm.v:70]
INFO: [Synth 8-6155] done synthesizing module 'spwm' (5#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/spwm.v:23]
WARNING: [Synth 8-350] instance 'spwm_i' of module 'spwm' requires 13 connections, but only 7 given [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:133]
INFO: [Synth 8-6157] synthesizing module 'speed_ctrl' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/speed_ctrl.v:23]
	Parameter duty_inv bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'speed_ctrl' (6#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/speed_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'step_changer' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/step_changer.v:23]
	Parameter bitlength bound to: 3 - type: integer 
	Parameter stepcount bound to: 12'b000010000000 
	Parameter fullstep bound to: 1 - type: integer 
	Parameter halfstep bound to: 2 - type: integer 
	Parameter quarterstep bound to: 4 - type: integer 
	Parameter eighthstep bound to: 8 - type: integer 
	Parameter sixteenthstep bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'step_changer' (7#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/step_changer.v:23]
INFO: [Synth 8-6157] synthesizing module 'rotary_encoder' [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/rotary_encoder.v:23]
	Parameter count_max bound to: 8'b11111111 
	Parameter count_min bound to: 8'b00000001 
	Parameter overflow_max bound to: 4'b1111 
	Parameter overflow_min bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'rotary_encoder' (8#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/rotary_encoder.v:23]
WARNING: [Synth 8-3848] Net exp_p_out in module/entity unipolar_stepper_motor_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:106]
WARNING: [Synth 8-3848] Net a_sig in module/entity unipolar_stepper_motor_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:69]
WARNING: [Synth 8-3848] Net step_sig in module/entity unipolar_stepper_motor_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:59]
WARNING: [Synth 8-3848] Net CLK in module/entity unipolar_stepper_motor_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:63]
WARNING: [Synth 8-3848] Net DT in module/entity unipolar_stepper_motor_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:63]
WARNING: [Synth 8-3848] Net SW in module/entity unipolar_stepper_motor_top does not have driver. [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'unipolar_stepper_motor_top' (9#1) [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/new/unipolar_stepper_motor_top.v:23]
WARNING: [Synth 8-3331] design rotary_encoder has unconnected port SW
WARNING: [Synth 8-3331] design unipolar_stepper_motor_top has unconnected port exp_p_io[7]
WARNING: [Synth 8-3331] design unipolar_stepper_motor_top has unconnected port exp_p_io[6]
WARNING: [Synth 8-3331] design unipolar_stepper_motor_top has unconnected port exp_p_io[5]
WARNING: [Synth 8-3331] design unipolar_stepper_motor_top has unconnected port exp_n_io[7]
WARNING: [Synth 8-3331] design unipolar_stepper_motor_top has unconnected port exp_n_io[6]
WARNING: [Synth 8-3331] design unipolar_stepper_motor_top has unconnected port exp_n_io[5]
WARNING: [Synth 8-3331] design unipolar_stepper_motor_top has unconnected port exp_n_io[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1108.523 ; gain = 152.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.523 ; gain = 152.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.523 ; gain = 152.312
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_wrapper_i/system_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/unipolar_stepper_motor_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/unipolar_stepper_motor_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/unipolar_stepper_motor/unipolar_stepper_motor.srcs/constrs_1/new/Red_Pitaya.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1468.355 ; gain = 512.145
29 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1468.355 ; gain = 512.145
