/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* top =  1  *)
(* src = "../vtr/verilog/or1200.v:938.1-1577.10" *)
module or1200_flat(clk, rst, ic_en, icpu_adr_o, icpu_cycstb_o, icpu_sel_o, icpu_tag_o, icpu_dat_i, icpu_ack_i, icpu_rty_i, icpu_err_i, icpu_adr_i, icpu_tag_i, immu_en, ex_insn, ex_freeze, id_pc, branch_op, spr_dat_npc, rf_dataw, du_stall
, du_addr, du_dat_du, du_read, du_write, du_dsr, du_hwbkpt, du_except, du_dat_cpu, dc_en, dcpu_adr_o, dcpu_cycstb_o, dcpu_we_o, dcpu_sel_o, dcpu_tag_o, dcpu_dat_o, dcpu_dat_i, dcpu_ack_i, dcpu_rty_i, dcpu_err_i, dcpu_tag_i, dmmu_en
, sig_int, sig_tick, supv, spr_addr, spr_dat_cpu, spr_dat_pic, spr_dat_tt, spr_dat_pm, spr_dat_dmmu, spr_dat_immu, spr_dat_du, spr_cs, spr_we);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3491.1-3512.4" *)
  wire _0025_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3491.1-3512.4" *)
  wire _0026_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3459.1-3486.4" *)
  wire _0027_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3535.1-3552.4" *)
  wire _0028_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3459.1-3486.4" *)
  wire _0029_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3370.1-3426.4" *)
  wire [31:0] _0030_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3433.1-3454.4" *)
  wire [31:0] _0031_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3517.1-3530.4" *)
  wire [31:0] _0032_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3491.1-3512.4" *)
  wire _0033_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3491.1-3512.4" *)
  wire _0034_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3459.1-3486.4" *)
  wire _0035_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3535.1-3552.4" *)
  wire _0036_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3459.1-3486.4" *)
  wire _0037_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3370.1-3426.4" *)
  wire [31:0] _0038_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3433.1-3454.4" *)
  wire [31:0] _0039_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3517.1-3530.4" *)
  wire [31:0] _0040_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3370.1-3426.4" *)
  wire [31:0] _0041_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3433.1-3454.4" *)
  wire [31:0] _0042_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3359.16-3359.21" *)
  wire [31:0] _0043_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3360.21-3360.24" *)
  wire [31:0] _0044_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3361.17-3361.22" *)
  wire [32:0] _0045_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3361.17-3361.72" *)
  wire [32:0] _0046_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3362.22-3362.27" *)
  wire [32:0] _0047_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3362.22-3362.77" *)
  wire [32:0] _0048_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3364.21-3364.26" *)
  wire [31:0] _0049_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3446.19-3446.75" *)
  wire [31:0] _0050_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3356.18-3356.34" *)
  wire _0051_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3463.16-3463.66" *)
  wire _0052_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3468.16-3468.67" *)
  wire _0053_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3473.16-3473.66" *)
  wire _0054_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3357.18-3357.33" *)
  wire _0055_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3540.15-3540.22" *)
  wire _0056_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3542.15-3542.33" *)
  wire _0057_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3544.15-3544.22" *)
  wire _0058_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3399.14-3399.19" *)
  wire [31:0] _0059_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3444.19-3444.31" *)
  wire [31:0] _0060_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3542.17-3542.32" *)
  wire _0061_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3548.15-3548.30" *)
  wire _0062_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3409.15-3409.22" *)
  wire [31:0] _0063_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3520.24-3520.30" *)
  wire [31:0] _0064_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3526.24-3526.33" *)
  wire [31:0] _0065_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3528.24-3528.30" *)
  wire [31:0] _0066_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3522.24-3522.30" *)
  wire [31:0] _0067_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3393.14-3393.19" *)
  wire [31:0] _0068_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.402-3376.416" *)
  wire [31:0] _0069_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.389-3376.416" *)
  wire [31:0] _0070_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.376-3376.416" *)
  wire [31:0] _0071_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.363-3376.416" *)
  wire [31:0] _0072_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.350-3376.416" *)
  wire [31:0] _0073_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.337-3376.416" *)
  wire [31:0] _0074_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.324-3376.416" *)
  wire [31:0] _0075_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.311-3376.416" *)
  wire [31:0] _0076_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.298-3376.416" *)
  wire [31:0] _0077_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.285-3376.416" *)
  wire [31:0] _0078_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.272-3376.416" *)
  wire [31:0] _0079_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.259-3376.416" *)
  wire [31:0] _0080_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.246-3376.416" *)
  wire [31:0] _0081_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.233-3376.416" *)
  wire [31:0] _0082_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.220-3376.416" *)
  wire [31:0] _0083_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.207-3376.416" *)
  wire [31:0] _0084_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.194-3376.416" *)
  wire [31:0] _0085_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.181-3376.416" *)
  wire [31:0] _0086_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.168-3376.416" *)
  wire [31:0] _0087_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.155-3376.416" *)
  wire [31:0] _0088_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.142-3376.416" *)
  wire [31:0] _0089_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.129-3376.416" *)
  wire [31:0] _0090_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.117-3376.416" *)
  wire [31:0] _0091_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.106-3376.416" *)
  wire [31:0] _0092_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.95-3376.416" *)
  wire [31:0] _0093_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.84-3376.416" *)
  wire [31:0] _0094_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.73-3376.416" *)
  wire [31:0] _0095_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.62-3376.416" *)
  wire [31:0] _0096_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.51-3376.416" *)
  wire [31:0] _0097_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.40-3376.416" *)
  wire [31:0] _0098_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.29-3376.416" *)
  wire [31:0] _0099_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.18-3376.416" *)
  wire [31:0] _0100_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3418.18-3418.30" *)
  wire [31:0] _0101_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3350.23-3350.41" *)
  wire [28:0] _0102_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3353.25-3353.43" *)
  wire [28:0] _0103_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3396.14-3396.19" *)
  wire [31:0] _0104_;
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3446.24-3446.74" *)
  wire [31:0] _0105_;
  (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4599.1-4686.10" *)
  wire [31:0] _0106_;
  (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4599.1-4686.10" *)
  wire [31:0] _0107_;
  (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4599.1-4686.10" *)
  wire [31:0] _0108_;
  (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4600.6-4600.22" *)
  wire _0109_;
  (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4600.6-4600.22" *)
  wire _0110_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2544.1-2634.4" *)
  wire [3:0] _0111_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2824.1-2830.31" *)
  wire [2:0] _0112_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2886.1-2893.4" *)
  wire [3:0] _0113_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2427.1-2435.4" *)
  wire [31:0] _0114_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2240.1-2247.4" *)
  wire _0115_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2531.1-2539.4" *)
  wire _0116_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2413.1-2422.4" *)
  wire [31:0] _0117_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2322.1-2360.4" *)
  wire _0118_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2365.1-2379.4" *)
  wire [31:0] _0119_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2835.1-2881.4" *)
  wire [3:0] _0120_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2639.1-2663.4" *)
  wire [1:0] _0121_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2271.1-2317.4" *)
  wire [1:0] _0122_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2777.1-2819.4" *)
  wire [2:0] _0123_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2384.1-2398.4" *)
  wire [4:0] _0124_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2681.1-2772.4" *)
  wire [2:0] _0125_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2215.1-2221.17" *)
  wire [1:0] _0126_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2226.1-2234.17" *)
  wire [1:0] _0127_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2453.1-2526.4" *)
  wire _0128_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2668.1-2676.4" *)
  wire [1:0] _0129_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2898.1-2907.4" *)
  wire _0130_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2912.1-2922.4" *)
  wire _0131_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2251.1-2266.4" *)
  wire [15:0] _0132_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2440.1-2448.4" *)
  wire [31:0] _0133_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2403.1-2408.4" *)
  wire [4:0] _0134_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2322.1-2360.4" *)
  wire _0135_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2365.1-2379.4" *)
  wire [20:0] _0136_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2271.1-2317.4" *)
  wire [1:0] _0137_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2215.1-2221.17" *)
  wire [1:0] _0138_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2226.1-2234.17" *)
  wire [1:0] _0139_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2215.1-2221.17" *)
  wire [1:0] _0140_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2226.1-2234.17" *)
  wire [1:0] _0141_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2226.1-2234.17" *)
  wire [1:0] _0142_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.24-2181.45" *)
  wire _0143_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.24-2181.60" *)
  wire _0144_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2182.18-2182.61" *)
  wire _0145_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2183.18-2183.61" *)
  wire _0146_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2199.22-2199.65" *)
  wire _0147_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2243.11-2243.33" *)
  wire _0148_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2254.11-2254.33" *)
  wire _0149_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2387.11-2387.33" *)
  wire _0150_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2430.11-2430.33" *)
  wire _0151_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2534.11-2534.33" *)
  wire _0152_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2547.11-2547.33" *)
  wire _0153_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2642.11-2642.33" *)
  wire _0154_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2671.11-2671.33" *)
  wire _0155_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2684.12-2684.34" *)
  wire _0156_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2827.11-2827.33" *)
  wire _0157_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2838.11-2838.33" *)
  wire _0158_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2889.15-2889.37" *)
  wire _0159_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2901.11-2901.33" *)
  wire _0160_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2915.11-2915.33" *)
  wire _0161_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.64-2181.83" *)
  wire _0162_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2182.19-2182.46" *)
  wire _0163_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2183.19-2183.46" *)
  wire _0164_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2188.16-2188.38" *)
  wire _0165_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2199.23-2199.50" *)
  wire _0166_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2210.15-2210.38" *)
  wire _0167_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2210.43-2210.62" *)
  wire _0168_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2216.7-2216.33" *)
  wire _0169_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2218.12-2218.40" *)
  wire _0170_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2229.12-2229.38" *)
  wire _0171_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2231.12-2231.40" *)
  wire _0172_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2905.20-2905.57" *)
  wire _0173_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2919.17-2919.54" *)
  wire _0174_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2216.6-2216.48" *)
  wire _0175_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2218.11-2218.57" *)
  wire _0176_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2229.11-2229.53" *)
  wire _0177_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2231.11-2231.57" *)
  wire _0178_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.37-2181.45" *)
  wire _0179_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2243.11-2243.21" *)
  wire _0180_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2245.11-2245.21" *)
  wire _0181_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2254.11-2254.21" *)
  wire _0182_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2256.11-2256.21" *)
  wire _0183_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2387.11-2387.21" *)
  wire _0184_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2389.11-2389.21" *)
  wire _0185_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2406.11-2406.21" *)
  wire _0186_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2418.11-2418.21" *)
  wire _0187_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2430.11-2430.21" *)
  wire _0188_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2432.11-2432.21" *)
  wire _0189_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2445.11-2445.21" *)
  wire _0190_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2456.11-2456.21" *)
  wire _0191_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2534.11-2534.21" *)
  wire _0192_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2536.11-2536.21" *)
  wire _0193_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2547.11-2547.21" *)
  wire _0194_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2549.11-2549.21" *)
  wire _0195_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2642.11-2642.21" *)
  wire _0196_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2644.11-2644.21" *)
  wire _0197_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2671.11-2671.21" *)
  wire _0198_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2673.11-2673.21" *)
  wire _0199_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2684.12-2684.22" *)
  wire _0200_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2686.12-2686.22" *)
  wire _0201_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2782.11-2782.21" *)
  wire _0202_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2827.11-2827.21" *)
  wire _0203_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2829.11-2829.21" *)
  wire _0204_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2838.11-2838.21" *)
  wire _0205_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2840.11-2840.21" *)
  wire _0206_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2889.15-2889.25" *)
  wire _0207_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2891.11-2891.21" *)
  wire _0208_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2901.11-2901.21" *)
  wire _0209_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2903.11-2903.21" *)
  wire _0210_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2915.11-2915.21" *)
  wire _0211_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2917.11-2917.21" *)
  wire _0212_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.24-2181.84" *)
  wire _0213_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2210.14-2210.63" *)
  wire _0214_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2243.11-2243.45" *)
  wire _0215_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2254.11-2254.45" *)
  wire _0216_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2430.11-2430.45" *)
  wire _0217_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2534.11-2534.45" *)
  wire _0218_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2547.11-2547.45" *)
  wire _0219_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2642.11-2642.45" *)
  wire _0220_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2671.11-2671.45" *)
  wire _0221_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2684.12-2684.46" *)
  wire _0222_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2827.11-2827.45" *)
  wire _0223_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2838.11-2838.45" *)
  wire _0224_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2889.15-2889.49" *)
  wire _0225_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2901.11-2901.45" *)
  wire _0226_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2915.11-2915.45" *)
  wire _0227_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2919.16-2920.15" *)
  wire _0228_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.24-2181.34" *)
  wire _0229_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2188.15-2188.309" *)
  wire [31:0] _0230_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  wire _0231_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  wire _0232_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4397.1-4403.44" *)
  wire [2:0] _0233_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4413.1-4419.44" *)
  wire [2:0] _0234_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  wire [31:0] _0235_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  wire [31:0] _0236_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  wire [15:0] _0237_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  wire _0238_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  wire [2:0] _0239_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  wire [31:0] _0240_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  wire [3:0] _0241_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  wire _0242_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  wire _0243_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4374.1-4387.4" *)
  wire [2:0] _0244_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4374.1-4387.4" *)
  wire [31:0] _0245_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  wire [2:0] _0246_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4458.1-4465.4" *)
  wire [31:0] _0247_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4328.25-4328.52" *)
  wire _0248_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4332.23-4332.62" *)
  wire _0249_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.37" *)
  wire _0250_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.54" *)
  wire _0251_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.67" *)
  wire _0252_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.83" *)
  wire _0253_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.95" *)
  wire _0254_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.104" *)
  wire _0255_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.39" *)
  wire _0256_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.52" *)
  wire _0257_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.68" *)
  wire _0258_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.80" *)
  wire _0259_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.89" *)
  wire _0260_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4341.4-4341.30" *)
  wire _0261_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4342.4-4342.30" *)
  wire _0262_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4343.4-4343.34" *)
  wire _0263_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4344.4-4344.34" *)
  wire _0264_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4345.4-4345.34" *)
  wire _0265_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4346.4-4346.29" *)
  wire _0266_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4347.4-4347.27" *)
  wire _0267_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4348.4-4348.30" *)
  wire _0268_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4349.4-4349.31" *)
  wire _0269_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4350.4-4350.29" *)
  wire _0270_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4351.4-4351.28" *)
  wire _0271_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4352.4-4352.27" *)
  wire _0272_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4352.4-4352.40" *)
  wire _0273_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4353.4-4353.30" *)
  wire _0274_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4353.4-4353.43" *)
  wire _0275_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4356.4-4356.29" *)
  wire _0276_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4357.4-4357.29" *)
  wire _0277_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4358.4-4358.33" *)
  wire _0278_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4359.4-4359.33" *)
  wire _0279_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4360.4-4360.33" *)
  wire _0280_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4361.4-4361.28" *)
  wire _0281_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4362.4-4362.26" *)
  wire _0282_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4363.4-4363.29" *)
  wire _0283_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4364.4-4364.30" *)
  wire _0284_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4365.4-4365.28" *)
  wire _0285_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4366.4-4366.27" *)
  wire _0286_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4367.4-4367.26" *)
  wire _0287_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4367.4-4367.39" *)
  wire _0288_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4368.4-4368.29" *)
  wire _0289_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4368.4-4368.42" *)
  wire _0290_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4439.11-4439.33" *)
  wire _0291_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4477.27-4477.49" *)
  wire _0292_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4504.10-4504.30" *)
  wire _0293_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4509.15-4509.35" *)
  wire _0294_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4509.39-4509.59" *)
  wire _0295_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.15-4514.35" *)
  wire _0296_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.39-4514.59" *)
  wire _0297_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.63-4514.83" *)
  wire _0298_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4509.15-4509.59" *)
  wire _0299_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.15-4514.59" *)
  wire _0300_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.15-4514.83" *)
  wire _0301_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4560.9-4560.32" *)
  wire _0302_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4383.11-4383.21" *)
  wire _0303_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4400.11-4400.17" *)
  wire _0304_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4416.11-4416.17" *)
  wire _0305_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4439.11-4439.21" *)
  wire _0306_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4446.11-4446.21" *)
  wire _0307_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4462.11-4462.21" *)
  wire _0308_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4477.42-4477.49" *)
  wire _0309_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4560.9-4560.18" *)
  wire _0310_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4560.22-4560.32" *)
  wire _0311_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4332.24-4332.46" *)
  wire _0312_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.57-4333.67" *)
  wire _0313_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.70-4333.83" *)
  wire _0314_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.86-4333.95" *)
  wire _0315_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.98-4333.104" *)
  wire _0316_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.42-4334.52" *)
  wire _0317_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.55-4334.68" *)
  wire _0318_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.71-4334.80" *)
  wire _0319_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.83-4334.89" *)
  wire _0320_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4341.20-4341.30" *)
  wire _0321_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4342.20-4342.30" *)
  wire _0322_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4343.24-4343.34" *)
  wire _0323_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4344.24-4344.34" *)
  wire _0324_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4345.24-4345.34" *)
  wire _0325_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4346.19-4346.29" *)
  wire _0326_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4347.17-4347.27" *)
  wire _0327_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4348.20-4348.30" *)
  wire _0328_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4349.21-4349.31" *)
  wire _0329_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4350.19-4350.29" *)
  wire _0330_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4351.17-4351.28" *)
  wire _0331_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4352.16-4352.27" *)
  wire _0332_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4352.30-4352.40" *)
  wire _0333_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4353.19-4353.30" *)
  wire _0334_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4353.33-4353.43" *)
  wire _0335_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4367.29-4367.39" *)
  wire _0336_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4368.32-4368.42" *)
  wire _0337_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4335.19-4335.46" *)
  wire _0338_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4335.19-4335.61" *)
  wire _0339_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4335.19-4335.73" *)
  wire _0340_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4335.19-4335.87" *)
  wire _0341_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4470.20-4470.44" *)
  wire _0342_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4470.20-4470.59" *)
  wire _0343_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4545.9-4545.32" *)
  wire _0344_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4545.9-4545.47" *)
  wire _0345_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.40" *)
  wire [31:0] _0346_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.51" *)
  wire [31:0] _0347_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.64" *)
  wire [31:0] _0348_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.76" *)
  wire [31:0] _0349_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.85" *)
  wire [31:0] _0350_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.96" *)
  wire [31:0] _0351_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4477.27-4477.39" *)
  wire _0352_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4477.42-4477.49" *)
  wire _0353_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4331.22-4331.45" *)
  wire [31:0] _0354_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4502.14-4502.32" *)
  wire [15:0] _0355_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4507.65-4507.98" *)
  wire [31:0] _0356_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4507.37-4507.98" *)
  wire [31:0] _0357_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4507.18-4507.98" *)
  wire [31:0] _0358_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4512.63-4512.96" *)
  wire [31:0] _0359_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4512.35-4512.96" *)
  wire [31:0] _0360_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4512.16-4512.96" *)
  wire [31:0] _0361_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4522.16-4522.40" *)
  wire [31:0] _0362_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4523.16-4523.40" *)
  wire [31:0] _0363_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4186.1-4193.24" *)
  wire _0364_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4203.1-4209.33" *)
  wire [1:0] _0365_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.34-4178.57" *)
  wire _0366_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.34-4181.57" *)
  wire _0367_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4208.11-4208.35" *)
  wire _0368_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4192.11-4192.21" *)
  wire _0369_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4208.25-4208.35" *)
  wire _0370_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.34-4178.46" *)
  wire _0371_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.34-4181.46" *)
  wire _0372_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4175.23-4175.45" *)
  wire _0373_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4176.20-4176.44" *)
  wire _0374_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.21-4178.58" *)
  wire _0375_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.21-4178.78" *)
  wire _0376_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.21-4178.98" *)
  wire _0377_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.20-4178.110" *)
  wire _0378_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.20-4178.122" *)
  wire _0379_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.21-4181.58" *)
  wire _0380_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.21-4181.78" *)
  wire _0381_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.20-4181.90" *)
  wire _0382_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.20-4181.102" *)
  wire _0383_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.20-4181.113" *)
  wire _0384_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4189.11-4189.34" *)
  wire _0385_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4198.28-4198.43" *)
  wire _0386_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4206.11-4206.26" *)
  wire _0387_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4208.11-4208.22" *)
  wire _0388_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4207.22-4207.44" *)
  wire [1:0] _0389_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1682.1-1688.28" *)
  wire _0390_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1693.1-1784.4" *)
  wire [31:0] _0391_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1789.1-1797.22" *)
  wire [29:0] _0392_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1693.1-1784.4" *)
  wire _0393_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1693.1-1784.4" *)
  wire [31:0] _0394_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1693.1-1784.4" *)
  wire _0395_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1693.1-1784.4" *)
  wire [31:0] _0396_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1693.1-1784.4" *)
  wire _0397_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1693.1-1784.4" *)
  wire [31:0] _0398_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1693.1-1784.4" *)
  wire _0399_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1697.10-1697.52" *)
  wire [29:0] _0400_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1711.8-1711.35" *)
  wire [29:0] _0401_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1717.11-1717.38" *)
  wire [29:0] _0402_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1722.11-1722.53" *)
  wire [29:0] _0403_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1727.11-1727.53" *)
  wire [29:0] _0404_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1731.24-1731.51" *)
  wire [29:0] _0405_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.51" *)
  wire _0406_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.64" *)
  wire _0407_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.95" *)
  wire _0408_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.42-1795.69" *)
  wire _0409_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.42-1795.86" *)
  wire _0410_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1800.19-1800.48" *)
  wire _0411_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.35" *)
  wire _0412_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.38-1666.51" *)
  wire _0413_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.54-1666.64" *)
  wire _0414_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1673.24-1673.37" *)
  wire _0415_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.42-1795.55" *)
  wire _0416_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.58-1795.69" *)
  wire _0417_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.72-1795.86" *)
  wire _0418_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.68-1666.94" *)
  wire _0419_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.11-1795.39" *)
  wire _0420_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.11-1795.86" *)
  wire _0421_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1800.19-1800.70" *)
  wire _0422_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1800.19-1800.33" *)
  wire _0423_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1800.36-1800.48" *)
  wire _0424_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1792.13-1792.84" *)
  wire [35:0] _0425_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1792.14-1792.78" *)
  wire [35:0] _0426_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.113" *)
  wire [31:0] _0427_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1740.11-1740.48" *)
  wire [19:0] _0428_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1745.32-1745.69" *)
  wire [19:0] _0429_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1750.32-1750.69" *)
  wire [19:0] _0430_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1755.32-1755.69" *)
  wire [19:0] _0431_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1760.32-1760.69" *)
  wire [19:0] _0432_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1765.32-1765.69" *)
  wire [19:0] _0433_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1770.32-1770.69" *)
  wire [19:0] _0434_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1775.32-1775.69" *)
  wire [19:0] _0435_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1792.16-1792.53" *)
  wire [19:0] _0436_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1943.1-1951.29" *)
  wire [31:0] _0437_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1930.1-1938.43" *)
  wire [31:0] _0438_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1917.1-1925.18" *)
  wire _0439_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.19-1908.44" *)
  wire _0440_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.19-1908.53" *)
  wire _0441_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1909.24-1909.42" *)
  wire _0442_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1910.26-1910.84" *)
  wire _0443_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1910.26-1910.101" *)
  wire _0444_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1911.27-1911.87" *)
  wire _0445_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1911.27-1911.104" *)
  wire _0446_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1912.25-1912.84" *)
  wire _0447_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1912.25-1912.101" *)
  wire _0448_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1922.11-1922.33" *)
  wire _0449_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1922.11-1922.42" *)
  wire _0450_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1935.11-1935.33" *)
  wire _0451_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1935.11-1935.42" *)
  wire _0452_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1948.11-1948.33" *)
  wire _0453_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1948.11-1948.42" *)
  wire _0454_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1910.40-1910.58" *)
  wire _0455_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1911.41-1911.59" *)
  wire _0456_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1912.39-1912.57" *)
  wire _0457_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.19-1908.30" *)
  wire _0458_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.33-1908.44" *)
  wire _0459_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.47-1908.53" *)
  wire _0460_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1910.87-1910.101" *)
  wire _0461_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1911.90-1911.104" *)
  wire _0462_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1912.87-1912.101" *)
  wire _0463_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1922.36-1922.42" *)
  wire _0464_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1924.11-1924.21" *)
  wire _0465_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1935.36-1935.42" *)
  wire _0466_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1937.11-1937.21" *)
  wire _0467_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1948.36-1948.42" *)
  wire _0468_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1950.11-1950.21" *)
  wire _0469_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.18-1905.44" *)
  wire _0470_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.18-1905.50" *)
  wire _0471_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.101-1905.151" *)
  wire [31:0] _0472_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.80-1905.151" *)
  wire [31:0] _0473_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.18-1905.151" *)
  wire [31:0] _0474_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1906.16-1906.47" *)
  wire [31:0] _0475_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4844.1-4868.9" *)
  wire [3:0] _0476_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4844.1-4868.9" *)
  wire [3:0] _0477_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4840.21-4840.39" *)
  wire [31:0] _0478_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4829.20-4829.46" *)
  wire _0479_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.23-4831.104" *)
  wire _0480_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.6-4832.90" *)
  wire _0481_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4833.26-4833.84" *)
  wire _0482_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4834.27-4834.87" *)
  wire _0483_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4835.25-4835.84" *)
  wire _0484_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.25-4831.42" *)
  wire _0485_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.47-4831.64" *)
  wire _0486_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.69-4831.86" *)
  wire _0487_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.8-4832.25" *)
  wire _0488_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.30-4832.47" *)
  wire _0489_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.52-4832.69" *)
  wire _0490_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4833.40-4833.58" *)
  wire _0491_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4834.41-4834.59" *)
  wire _0492_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4835.39-4835.57" *)
  wire _0493_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.24-4831.65" *)
  wire _0494_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.24-4831.87" *)
  wire _0495_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.23-4832.90" *)
  wire _0496_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.7-4832.48" *)
  wire _0497_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.7-4832.70" *)
  wire _0498_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4841.24-4841.46" *)
  wire _0499_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4841.24-4841.61" *)
  wire _0500_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.74-4832.90" *)
  wire _0501_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4841.71-4841.78" *)
  wire _0502_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4841.24-4841.78" *)
  wire _0503_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4843.21-4843.66" *)
  wire [3:0] _0504_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5196.1-5207.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [31:0] _0505_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] _0506_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5134.1-5158.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] _0507_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5102.1-5129.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] _0508_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5079.1-5097.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] _0509_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4987.1-5000.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] _0510_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5005.1-5022.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] _0511_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5027.1-5048.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] _0512_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5053.1-5074.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] _0513_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5196.1-5207.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [31:0] _0514_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] _0515_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5134.1-5158.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] _0516_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5102.1-5129.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] _0517_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5079.1-5097.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] _0518_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4987.1-5000.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] _0519_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5005.1-5022.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] _0520_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5027.1-5048.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] _0521_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5053.1-5074.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] _0522_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4920.1-4926.4|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] _0523_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4931.1-4936.4|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] _0524_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4941.1-4946.4|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] _0525_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4951.1-4952.28|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] _0526_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4920.1-4926.4|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] _0527_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4931.1-4936.4|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] _0528_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4941.1-4946.4|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] _0529_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3695.1-3720.5" *)
  wire [5:0] _0530_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3695.1-3720.5" *)
  wire _0531_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3725.1-3729.24" *)
  wire [1:0] _0532_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3734.1-3738.27" *)
  wire [1:0] _0533_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3743.1-3747.27" *)
  wire [1:0] _0534_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3752.1-3766.34" *)
  wire [63:0] _0535_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3776.1-3784.6" *)
  wire _0536_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3695.1-3720.5" *)
  wire [63:0] _0537_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3655.1-3672.9" *)
  wire [31:0] _0538_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3655.1-3672.9" *)
  wire [31:0] _0539_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.35-3642.44" *)
  wire [31:0] _0540_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.35-3643.44" *)
  wire [31:0] _0541_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3659.29-3659.53" *)
  wire [31:0] _0542_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3762.13-3762.31" *)
  wire [63:0] _0543_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3638.23-3638.41" *)
  wire _0544_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3638.23-3638.96" *)
  wire _0545_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3639.23-3639.41" *)
  wire _0546_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3639.23-3639.97" *)
  wire _0547_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.13-3642.31" *)
  wire _0548_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.13-3643.31" *)
  wire _0549_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3765.11-3765.32" *)
  wire _0550_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.19-3780.72" *)
  wire _0551_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.66-3642.83" *)
  wire _0552_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.66-3643.83" *)
  wire _0553_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3644.22-3644.39" *)
  wire _0554_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3645.40-3645.57" *)
  wire _0555_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3761.11-3761.29" *)
  wire _0556_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3763.11-3763.29" *)
  wire _0557_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3711.11-3711.38" *)
  wire _0558_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3639.44-3639.97" *)
  wire _0559_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3717.22-3717.32" *)
  wire _0560_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3765.22-3765.32" *)
  wire _0561_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3679.19-3679.24" *)
  wire [63:0] _0562_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.35-3642.37" *)
  wire [31:0] _0563_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.35-3643.37" *)
  wire [31:0] _0564_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3659.29-3659.46" *)
  wire [31:0] _0565_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.47-3642.84" *)
  wire _0566_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.47-3642.96" *)
  wire _0567_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.47-3643.84" *)
  wire _0568_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.47-3643.96" *)
  wire _0569_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3645.26-3645.58" *)
  wire _0570_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3717.11-3717.32" *)
  wire _0571_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.20-3780.42" *)
  wire _0572_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.20-3780.57" *)
  wire _0573_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.19-3782.18" *)
  wire _0574_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.88-3642.95" *)
  wire _0575_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.88-3643.95" *)
  wire _0576_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3704.11-3704.20" *)
  wire _0577_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3775.17-3775.26" *)
  wire _0578_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.20-3780.27" *)
  wire _0579_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.31-3780.41" *)
  wire _0580_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.46-3780.56" *)
  wire _0581_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3782.8-3782.17" *)
  wire _0582_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3646.18-3646.39" *)
  wire [31:0] _0583_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3709.16-3709.31" *)
  wire [5:0] _0584_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3764.13-3764.31" *)
  wire [63:0] _0585_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3640.20-3640.101" *)
  wire [31:0] _0586_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.47-3642.115" *)
  wire [31:0] _0587_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.12-3642.115" *)
  wire [31:0] _0588_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.47-3643.115" *)
  wire [31:0] _0589_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.12-3643.115" *)
  wire [31:0] _0590_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3659.13-3659.72" *)
  wire [31:0] _0591_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3659.13-3659.26" *)
  wire _0592_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3258.1-3268.4" *)
  wire [31:0] _0593_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3273.1-3286.4" *)
  wire [31:0] _0594_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3226.1-3237.4" *)
  wire [31:0] _0595_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3242.1-3253.4" *)
  wire [31:0] _0596_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3226.1-3237.4" *)
  wire _0597_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3242.1-3253.4" *)
  wire _0598_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3258.1-3268.4" *)
  wire [31:0] _0599_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3273.1-3286.4" *)
  wire [31:0] _0600_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3230.15-3230.38" *)
  wire _0601_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3230.15-3230.50" *)
  wire _0602_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3233.15-3233.37" *)
  wire _0603_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3235.15-3235.39" *)
  wire _0604_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3246.15-3246.38" *)
  wire _0605_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3246.15-3246.50" *)
  wire _0606_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3249.15-3249.37" *)
  wire _0607_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3251.15-3251.39" *)
  wire _0608_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3230.15-3230.25" *)
  wire _0609_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3230.42-3230.50" *)
  wire _0610_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3233.15-3233.25" *)
  wire _0611_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3233.29-3233.37" *)
  wire _0612_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3235.15-3235.25" *)
  wire _0613_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3235.29-3235.39" *)
  wire _0614_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3246.15-3246.25" *)
  wire _0615_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3246.42-3246.50" *)
  wire _0616_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3249.15-3249.25" *)
  wire _0617_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3249.29-3249.37" *)
  wire _0618_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3251.15-3251.25" *)
  wire _0619_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3251.29-3251.39" *)
  wire _0620_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3065.1-3073.55" *)
  wire [32:0] _0621_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3078.1-3086.57" *)
  wire [32:0] _0622_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3038.1-3042.29" *)
  wire _0623_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3003.20-3003.74" *)
  wire _0624_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3023.20-3023.42" *)
  wire _0625_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3028.20-3028.41" *)
  wire _0626_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3033.20-3033.41" *)
  wire _0627_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.18-3044.39" *)
  wire _0628_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.44-3044.59" *)
  wire _0629_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.16-3044.75" *)
  wire _0630_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.16-3044.98" *)
  wire _0631_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3050.17-3050.33" *)
  wire _0632_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3058.17-3058.33" *)
  wire _0633_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3069.11-3069.39" *)
  wire _0634_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3082.11-3082.39" *)
  wire _0635_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3003.30-3003.57" *)
  wire _0636_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3023.32-3023.42" *)
  wire _0637_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3069.23-3069.39" *)
  wire _0638_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3072.11-3072.21" *)
  wire _0639_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3082.23-3082.39" *)
  wire _0640_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3085.11-3085.21" *)
  wire _0641_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3041.11-3041.21" *)
  wire _0642_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3042.18-3042.28" *)
  wire _0643_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.49-3044.59" *)
  wire _0644_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3050.23-3050.33" *)
  wire _0645_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3058.23-3058.33" *)
  wire _0646_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.17-3044.60" *)
  wire _0647_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.79-3044.97" *)
  wire _0648_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3050.17-3050.45" *)
  wire _0649_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3058.17-3058.45" *)
  wire _0650_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.87-3044.96" *)
  wire _0651_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3179.17-3179.26" *)
  wire _0652_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3013.16-3013.64" *)
  wire [31:0] _0653_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3018.16-3018.64" *)
  wire [31:0] _0654_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3023.19-3023.67" *)
  wire [4:0] _0655_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3028.19-3028.66" *)
  wire [4:0] _0656_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3033.19-3033.62" *)
  wire [31:0] _0657_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4064.1-4102.4" *)
  wire _0658_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4048.1-4059.24" *)
  wire [15:0] _0659_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4064.1-4102.4" *)
  wire [31:0] _0660_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3940.1-3974.9" *)
  wire [31:0] _0661_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4064.1-4102.4" *)
  wire _0662_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4064.1-4102.4" *)
  wire _0663_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4064.1-4102.4" *)
  wire [31:0] _0664_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3940.1-3974.9" *)
  wire [31:0] _0665_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4064.1-4102.4" *)
  wire _0666_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4064.1-4102.4" *)
  wire [31:0] _0667_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.17-3935.771" *)
  wire [31:0] _0668_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.37-4026.56" *)
  wire _0669_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.20-4026.58" *)
  wire [31:0] _0670_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4027.21-4027.38" *)
  wire _0671_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4027.6-4027.40" *)
  wire [31:0] _0672_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4028.22-4028.40" *)
  wire _0673_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4028.6-4028.42" *)
  wire [31:0] _0674_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4029.22-4029.40" *)
  wire _0675_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4029.6-4029.42" *)
  wire [31:0] _0676_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4030.40-4030.57" *)
  wire _0677_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4030.6-4030.59" *)
  wire [31:0] _0678_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4031.15-4031.34" *)
  wire _0679_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4031.6-4031.36" *)
  wire [31:0] _0680_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4032.15-4032.34" *)
  wire _0681_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4032.6-4032.36" *)
  wire [31:0] _0682_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4033.41-4033.59" *)
  wire _0683_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4033.6-4033.61" *)
  wire [31:0] _0684_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3984.4-3984.23" *)
  wire _0685_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3988.4-3988.23" *)
  wire _0686_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3993.4-3993.23" *)
  wire _0687_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3998.4-3998.23" *)
  wire _0688_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4005.41-4005.69" *)
  wire _0689_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4006.39-4006.66" *)
  wire _0690_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4007.40-4007.73" *)
  wire _0691_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4008.40-4008.73" *)
  wire _0692_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4009.39-4009.72" *)
  wire _0693_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4010.41-4010.74" *)
  wire _0694_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4011.41-4011.74" *)
  wire _0695_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4012.40-4012.73" *)
  wire _0696_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.41-4017.60" *)
  wire _0697_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3985.4-3985.23" *)
  wire _0698_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3990.4-3990.23" *)
  wire _0699_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3995.4-3995.23" *)
  wire _0700_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3999.4-3999.23" *)
  wire _0701_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4005.20-4005.70" *)
  wire _0702_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4006.18-4006.83" *)
  wire _0703_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4007.19-4007.74" *)
  wire _0704_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4008.19-4008.74" *)
  wire _0705_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4009.18-4009.73" *)
  wire _0706_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4010.20-4010.75" *)
  wire _0707_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4011.20-4011.75" *)
  wire _0708_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4012.19-4012.74" *)
  wire _0709_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.17-4017.36" *)
  wire _0710_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4018.17-4018.49" *)
  wire _0711_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4019.19-4019.40" *)
  wire _0712_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4020.19-4020.40" *)
  wire _0713_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4021.18-4021.38" *)
  wire _0714_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3901.20-3901.38" *)
  wire _0715_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3912.41-3912.71" *)
  wire [31:0] _0716_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3930.17-3930.37" *)
  wire _0717_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.749-3935.769" *)
  wire _0718_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.726-3935.746" *)
  wire _0719_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.703-3935.723" *)
  wire _0720_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.680-3935.700" *)
  wire _0721_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.657-3935.677" *)
  wire _0722_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.634-3935.654" *)
  wire _0723_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.611-3935.631" *)
  wire _0724_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.588-3935.608" *)
  wire _0725_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.565-3935.585" *)
  wire _0726_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.542-3935.562" *)
  wire _0727_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.519-3935.539" *)
  wire _0728_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.496-3935.516" *)
  wire _0729_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.473-3935.493" *)
  wire _0730_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.450-3935.470" *)
  wire _0731_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.427-3935.447" *)
  wire _0732_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.404-3935.424" *)
  wire _0733_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.381-3935.401" *)
  wire _0734_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.358-3935.378" *)
  wire _0735_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.335-3935.355" *)
  wire _0736_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.312-3935.332" *)
  wire _0737_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.289-3935.309" *)
  wire _0738_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.266-3935.286" *)
  wire _0739_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.243-3935.263" *)
  wire _0740_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.220-3935.240" *)
  wire _0741_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.197-3935.217" *)
  wire _0742_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.174-3935.194" *)
  wire _0743_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.151-3935.171" *)
  wire _0744_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.128-3935.148" *)
  wire _0745_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.105-3935.125" *)
  wire _0746_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.82-3935.102" *)
  wire _0747_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.59-3935.79" *)
  wire _0748_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.36-3935.56" *)
  wire _0749_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.16-4017.61" *)
  wire _0750_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.16-4017.71" *)
  wire _0751_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.16-4017.79" *)
  wire _0752_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4018.31-4018.48" *)
  wire _0753_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4027.41" *)
  wire [31:0] _0754_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4028.43" *)
  wire [31:0] _0755_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4029.43" *)
  wire [31:0] _0756_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4030.60" *)
  wire [31:0] _0757_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4031.37" *)
  wire [31:0] _0758_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4032.37" *)
  wire [31:0] _0759_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4033.62" *)
  wire [31:0] _0760_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3906.39-3906.65" *)
  wire [3:0] _0761_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3906.18-3906.65" *)
  wire [3:0] _0762_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3912.19-3912.71" *)
  wire [31:0] _0763_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3917.20-3917.48" *)
  wire [31:0] _0764_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3925.44-3925.70" *)
  wire [31:0] _0765_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3925.21-3925.70" *)
  wire [31:0] _0766_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3984.3-3986.25" *)
  wire [4:0] _0767_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3985.3-3986.25" *)
  wire [4:0] _0768_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3988.3-3991.22" *)
  wire _0769_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3989.3-3991.22" *)
  wire _0770_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3990.3-3991.22" *)
  wire _0771_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3993.3-3996.8" *)
  wire _0772_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3994.3-3996.8" *)
  wire _0773_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3995.3-3996.8" *)
  wire _0774_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3998.3-4000.10" *)
  wire [8:0] _0775_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3999.3-4000.10" *)
  wire [8:0] _0776_;
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4753.1-4766.4" *)
  wire [31:0] _0777_;
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4739.1-4748.4" *)
  wire [31:0] _0778_;
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4739.1-4748.4" *)
  wire _0779_;
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4753.1-4766.4" *)
  wire [31:0] _0780_;
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4763.13-4763.59" *)
  wire [31:0] _0781_;
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4744.11-4744.21" *)
  wire _0782_;
  wire _0783_;
  wire [2:0] _0784_;
  wire _0785_;
  wire [2:0] _0786_;
  wire _0787_;
  wire _0788_;
  wire [2:0] _0789_;
  wire _0790_;
  wire [15:0] _0791_;
  wire _0792_;
  wire [15:0] _0793_;
  wire _0794_;
  wire [15:0] _0795_;
  wire _0796_;
  wire [15:0] _0797_;
  wire _0798_;
  wire [15:0] _0799_;
  wire _0800_;
  wire [31:0] _0801_;
  wire _0802_;
  wire [31:0] _0803_;
  wire _0804_;
  wire [31:0] _0805_;
  wire _0806_;
  wire [31:0] _0807_;
  wire _0808_;
  wire [31:0] _0809_;
  wire _0810_;
  wire [31:0] _0811_;
  wire _0812_;
  wire [31:0] _0813_;
  wire _0814_;
  wire [31:0] _0815_;
  wire _0816_;
  wire [31:0] _0817_;
  wire _0818_;
  wire [31:0] _0819_;
  wire _0820_;
  wire [31:0] _0821_;
  wire _0822_;
  wire [31:0] _0823_;
  wire _0824_;
  wire [31:0] _0825_;
  wire _0826_;
  wire [31:0] _0827_;
  wire _0828_;
  wire [31:0] _0829_;
  wire _0830_;
  wire [31:0] _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire [3:0] _0842_;
  wire _0843_;
  wire [3:0] _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire [3:0] _0849_;
  wire _0850_;
  wire [3:0] _0851_;
  wire _0852_;
  wire [3:0] _0853_;
  wire _0854_;
  wire [3:0] _0855_;
  wire _0856_;
  wire _0857_;
  wire [3:0] _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire [1:0] _0866_;
  wire _0867_;
  wire [1:0] _0868_;
  wire _0869_;
  wire [1:0] _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire [31:0] _0876_;
  wire _0877_;
  wire [31:0] _0878_;
  wire _0879_;
  wire [31:0] _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire [3:0] _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire [31:0] _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire [7:0] _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire [7:0] _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire [7:0] _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire [7:0] _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire [3:0] _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire [3:0] _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire [3:0] _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire [3:0] _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire [7:0] _0966_;
  wire _0967_;
  wire [7:0] _0968_;
  wire _0969_;
  wire [7:0] _0970_;
  wire _0971_;
  wire _0972_;
  wire [31:0] _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire [8:0] _1006_;
  wire _1007_;
  wire [8:0] _1008_;
  wire _1009_;
  wire [8:0] _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire [1:0] _1018_;
  wire _1019_;
  wire [1:0] _1020_;
  wire _1021_;
  wire [1:0] _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire [31:0] _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire [31:0] _1057_;
  wire _1058_;
  wire [31:0] _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire [31:0] _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire [5:0] _1069_;
  wire _1070_;
  wire [5:0] _1071_;
  wire _1072_;
  wire [5:0] _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire [63:0] _1083_;
  wire _1084_;
  wire [63:0] _1085_;
  wire _1086_;
  wire [63:0] _1087_;
  wire _1088_;
  wire [63:0] _1089_;
  wire _1090_;
  wire [63:0] _1091_;
  wire _1092_;
  wire [1:0] _1093_;
  wire _1094_;
  wire [1:0] _1095_;
  wire _1096_;
  wire [1:0] _1097_;
  wire _1098_;
  wire [31:0] _1099_;
  wire _1100_;
  wire [31:0] _1101_;
  wire _1102_;
  wire [31:0] _1103_;
  wire _1104_;
  wire [31:0] _1105_;
  wire _1106_;
  wire [31:0] _1107_;
  wire _1108_;
  wire [31:0] _1109_;
  wire _1110_;
  wire [31:0] _1111_;
  wire _1112_;
  wire [31:0] _1113_;
  wire _1114_;
  wire [31:0] _1115_;
  wire _1116_;
  wire [31:0] _1117_;
  wire _1118_;
  wire [31:0] _1119_;
  wire _1120_;
  wire [31:0] _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire [31:0] _1125_;
  wire _1126_;
  wire [31:0] _1127_;
  wire _1128_;
  wire [31:0] _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire [31:0] _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire [31:0] _1147_;
  wire _1148_;
  wire [31:0] _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire [31:0] _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire [31:0] _1188_;
  wire _1189_;
  wire [31:0] _1190_;
  wire _1191_;
  wire [31:0] _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire [31:0] _1202_;
  wire _1203_;
  wire [31:0] _1204_;
  wire _1205_;
  wire [31:0] _1206_;
  wire _1207_;
  wire [31:0] _1208_;
  wire _1209_;
  wire _1210_;
  wire [31:0] _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire [32:0] _1219_;
  wire _1220_;
  wire [32:0] _1221_;
  wire _1222_;
  wire [32:0] _1223_;
  wire _1224_;
  wire [32:0] _1225_;
  wire _1226_;
  wire [32:0] _1227_;
  wire _1228_;
  wire [32:0] _1229_;
  wire _1230_;
  wire [1:0] _1231_;
  wire _1232_;
  wire [1:0] _1233_;
  wire _1234_;
  wire [1:0] _1235_;
  wire _1236_;
  wire [1:0] _1237_;
  wire _1238_;
  wire [1:0] _1239_;
  wire _1240_;
  wire [1:0] _1241_;
  wire _1242_;
  wire [1:0] _1243_;
  wire _1244_;
  wire [1:0] _1245_;
  wire _1246_;
  wire [1:0] _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire [15:0] _1255_;
  wire _1256_;
  wire [15:0] _1257_;
  wire _1258_;
  wire [15:0] _1259_;
  wire _1260_;
  wire [15:0] _1261_;
  wire _1262_;
  wire [1:0] _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire [20:0] _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire [4:0] _1284_;
  wire _1285_;
  wire _1286_;
  wire [4:0] _1287_;
  wire _1288_;
  wire [4:0] _1289_;
  wire _1290_;
  wire [4:0] _1291_;
  wire _1292_;
  wire [4:0] _1293_;
  wire _1294_;
  wire [4:0] _1295_;
  wire _1296_;
  wire [31:0] _1297_;
  wire _1298_;
  wire [31:0] _1299_;
  wire _1300_;
  wire [31:0] _1301_;
  wire _1302_;
  wire [31:0] _1303_;
  wire _1304_;
  wire [31:0] _1305_;
  wire _1306_;
  wire [31:0] _1307_;
  wire _1308_;
  wire [31:0] _1309_;
  wire _1310_;
  wire [31:0] _1311_;
  wire _1312_;
  wire [31:0] _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire _1327_;
  wire _1328_;
  wire _1329_;
  wire _1330_;
  wire _1331_;
  wire _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire [3:0] _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire _1355_;
  wire [3:0] _1356_;
  wire _1357_;
  wire [3:0] _1358_;
  wire _1359_;
  wire [3:0] _1360_;
  wire _1361_;
  wire [1:0] _1362_;
  wire _1363_;
  wire _1364_;
  wire [1:0] _1365_;
  wire _1366_;
  wire [1:0] _1367_;
  wire _1368_;
  wire [1:0] _1369_;
  wire _1370_;
  wire [1:0] _1371_;
  wire _1372_;
  wire [1:0] _1373_;
  wire _1374_;
  wire [1:0] _1375_;
  wire _1376_;
  wire [2:0] _1377_;
  wire _1378_;
  wire _1379_;
  wire _1380_;
  wire _1381_;
  wire _1382_;
  wire _1383_;
  wire _1384_;
  wire _1385_;
  wire _1386_;
  wire _1387_;
  wire _1388_;
  wire _1389_;
  wire _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire _1395_;
  wire [2:0] _1396_;
  wire _1397_;
  wire [2:0] _1398_;
  wire _1399_;
  wire [2:0] _1400_;
  wire _1401_;
  wire [2:0] _1402_;
  wire _1403_;
  wire _1404_;
  wire _1405_;
  wire _1406_;
  wire _1407_;
  wire _1408_;
  wire _1409_;
  wire [2:0] _1410_;
  wire _1411_;
  wire [2:0] _1412_;
  wire _1413_;
  wire [2:0] _1414_;
  wire _1415_;
  wire [2:0] _1416_;
  wire _1417_;
  wire [2:0] _1418_;
  wire _1419_;
  wire [2:0] _1420_;
  wire _1421_;
  wire [3:0] _1422_;
  wire _1423_;
  wire _1424_;
  wire _1425_;
  wire _1426_;
  wire _1427_;
  wire _1428_;
  wire _1429_;
  wire _1430_;
  wire [3:0] _1431_;
  wire _1432_;
  wire [3:0] _1433_;
  wire _1434_;
  wire [3:0] _1435_;
  wire _1436_;
  wire [3:0] _1437_;
  wire _1438_;
  wire [3:0] _1439_;
  wire _1440_;
  wire [3:0] _1441_;
  wire _1442_;
  wire _1443_;
  wire _1444_;
  wire _1445_;
  wire _1446_;
  wire _1447_;
  wire _1448_;
  wire _1449_;
  wire _1450_;
  wire _1451_;
  wire _1452_;
  wire _1453_;
  wire _1454_;
  wire _1455_;
  wire _1456_;
  wire _1457_;
  wire _1458_;
  wire _1459_;
  wire _1460_;
  wire _1461_;
  wire _1462_;
  wire [31:0] _1463_;
  wire _1464_;
  wire [31:0] _1465_;
  wire _1466_;
  wire [31:0] _1467_;
  wire _1468_;
  wire [31:0] _1469_;
  wire _1470_;
  wire [31:0] _1471_;
  wire _1472_;
  wire [31:0] _1473_;
  wire _1474_;
  wire [31:0] _1475_;
  wire _1476_;
  wire [31:0] _1477_;
  wire _1478_;
  wire _1479_;
  wire _1480_;
  wire _1481_;
  wire _1482_;
  wire _1483_;
  wire _1484_;
  wire _1485_;
  wire _1486_;
  wire [31:0] _1487_;
  wire _1488_;
  wire [31:0] _1489_;
  wire _1490_;
  wire _1491_;
  wire _1492_;
  wire _1493_;
  wire _1494_;
  wire [31:0] _1495_;
  wire _1496_;
  wire [31:0] _1497_;
  wire _1498_;
  wire _1499_;
  wire _1500_;
  wire _1501_;
  wire _1502_;
  wire _1503_;
  wire _1504_;
  wire _1505_;
  wire _1506_;
  wire _1507_;
  wire _1508_;
  wire _1509_;
  wire _1510_;
  wire _1511_;
  wire _1512_;
  wire _1513_;
  wire [31:0] _1514_;
  wire _1515_;
  wire _1516_;
  wire _1517_;
  wire _1518_;
  wire _1519_;
  wire _1520_;
  wire _1521_;
  wire _1522_;
  wire _1523_;
  wire _1524_;
  wire _1525_;
  wire _1526_;
  wire _1527_;
  wire _1528_;
  wire _1529_;
  wire [29:0] _1530_;
  wire _1531_;
  wire [29:0] _1532_;
  wire _1533_;
  wire [29:0] _1534_;
  wire _1535_;
  wire [7:0] _1536_;
  wire _1537_;
  wire [7:0] _1538_;
  wire _1539_;
  wire _1540_;
  wire _1541_;
  wire _1542_;
  wire _1543_;
  wire _1544_;
  wire _1545_;
  wire _1546_;
  wire _1547_;
  wire _1548_;
  wire _1549_;
  wire _1550_;
  wire _1551_;
  wire _1552_;
  wire _1553_;
  wire _1554_;
  wire _1555_;
  wire _1556_;
  wire _1557_;
  wire _1558_;
  wire _1559_;
  wire _1560_;
  wire _1561_;
  wire _1562_;
  wire _1563_;
  wire _1564_;
  wire _1565_;
  wire _1566_;
  wire _1567_;
  wire _1568_;
  wire _1569_;
  wire _1570_;
  wire _1571_;
  wire _1572_;
  wire _1573_;
  wire _1574_;
  wire _1575_;
  wire _1576_;
  wire _1577_;
  wire _1578_;
  wire _1579_;
  wire _1580_;
  wire [1:0] _1581_;
  wire _1582_;
  wire _1583_;
  wire _1584_;
  wire _1585_;
  wire _1586_;
  wire _1587_;
  wire _1588_;
  wire _1589_;
  wire _1590_;
  wire _1591_;
  wire _1592_;
  wire _1593_;
  wire _1594_;
  wire _1595_;
  wire _1596_;
  wire _1597_;
  wire _1598_;
  wire _1599_;
  wire _1600_;
  wire _1601_;
  wire _1602_;
  wire _1603_;
  wire _1604_;
  wire _1605_;
  wire _1606_;
  wire _1607_;
  wire _1608_;
  wire [6:0] _1609_;
  wire _1610_;
  wire _1611_;
  wire _1612_;
  wire _1613_;
  wire _1614_;
  wire _1615_;
  wire [31:0] _1616_;
  wire _1617_;
  wire [2:0] _1618_;
  wire _1619_;
  wire [2:0] _1620_;
  wire _1621_;
  wire [2:0] _1622_;
  wire _1623_;
  wire [31:0] _1624_;
  wire _1625_;
  wire [31:0] _1626_;
  wire _1627_;
  wire [31:0] _1628_;
  wire _1629_;
  wire [2:0] _1630_;
  wire _1631_;
  wire [2:0] _1632_;
  wire _1633_;
  wire [2:0] _1634_;
  wire _1635_;
  wire [2:0] _1636_;
  wire _1637_;
  wire _1638_;
  wire _1639_;
  wire _1640_;
  wire _1641_;
  wire _1642_;
  wire _1643_;
  wire _1644_;
  wire _1645_;
  wire _1646_;
  wire _1647_;
  wire _1648_;
  wire _1649_;
  wire _1650_;
  wire _1651_;
  wire _1652_;
  wire _1653_;
  wire _1654_;
  wire _1655_;
  wire _1656_;
  wire _1657_;
  wire _1658_;
  wire _1659_;
  wire _1660_;
  wire _1661_;
  wire [2:0] _1662_;
  wire _1663_;
  wire [2:0] _1664_;
  wire _1665_;
  wire [2:0] _1666_;
  wire _1667_;
  wire [2:0] _1668_;
  wire _1669_;
  wire [31:0] _1670_;
  wire _1671_;
  wire [31:0] _1672_;
  wire _1673_;
  wire [31:0] _1674_;
  wire _1675_;
  wire [31:0] _1676_;
  wire _1677_;
  wire [31:0] _1678_;
  wire _1679_;
  wire [31:0] _1680_;
  wire _1681_;
  wire _1682_;
  wire _1683_;
  wire _1684_;
  wire _1685_;
  wire _1686_;
  wire _1687_;
  wire _1688_;
  wire _1689_;
  wire _1690_;
  wire _1691_;
  wire [2:0] _1692_;
  wire _1693_;
  wire [2:0] _1694_;
  wire _1695_;
  wire _1696_;
  wire _1697_;
  wire [2:0] _1698_;
  wire _1699_;
  (* src = "../vtr/verilog/or1200.v:1157.9-1157.17" *)
  wire abort_ex;
  (* src = "../vtr/verilog/or1200.v:1097.16-1097.27" *)
  wire [31:0] alu_dataout;
  (* src = "../vtr/verilog/or1200.v:1076.14-1076.20" *)
  wire [3:0] alu_op;
  (* src = "../vtr/verilog/or1200.v:1075.16-1075.30" *)
  wire [31:2] branch_addrofs;
  (* src = "../vtr/verilog/or1200.v:1007.16-1007.25" *)
  output [2:0] branch_op;
  wire [2:0] branch_op;
  (* src = "../vtr/verilog/or1200.v:1107.9-1107.21" *)
  wire branch_taken;
  (* src = "../vtr/verilog/or1200.v:978.11-978.14" *)
  input clk;
  wire clk;
  (* src = "../vtr/verilog/or1200.v:1078.14-1078.21" *)
  wire [3:0] comp_op;
  (* src = "../vtr/verilog/or1200.v:1104.14-1104.24" *)
  wire [5:0] cust5_limm;
  (* src = "../vtr/verilog/or1200.v:1103.14-1103.22" *)
  wire [4:0] cust5_op;
  (* src = "../vtr/verilog/or1200.v:1113.9-1113.14" *)
  wire cy_we;
  (* src = "../vtr/verilog/or1200.v:1112.9-1112.15" *)
  wire cyforw;
  (* src = "../vtr/verilog/or1200.v:1034.11-1034.16" *)
  output dc_en;
  wire dc_en;
  (* src = "../vtr/verilog/or1200.v:1030.10-1030.20" *)
  input dcpu_ack_i;
  wire dcpu_ack_i;
  (* src = "../vtr/verilog/or1200.v:1023.17-1023.27" *)
  output [31:0] dcpu_adr_o;
  wire [31:0] dcpu_adr_o;
  (* src = "../vtr/verilog/or1200.v:1024.11-1024.24" *)
  output dcpu_cycstb_o;
  wire dcpu_cycstb_o;
  (* src = "../vtr/verilog/or1200.v:1029.16-1029.26" *)
  input [31:0] dcpu_dat_i;
  wire [31:0] dcpu_dat_i;
  (* src = "../vtr/verilog/or1200.v:1028.17-1028.27" *)
  output [31:0] dcpu_dat_o;
  wire [31:0] dcpu_dat_o;
  (* src = "../vtr/verilog/or1200.v:1032.10-1032.20" *)
  input dcpu_err_i;
  wire dcpu_err_i;
  (* src = "../vtr/verilog/or1200.v:1031.10-1031.20" *)
  input dcpu_rty_i;
  wire dcpu_rty_i;
  (* src = "../vtr/verilog/or1200.v:1026.16-1026.26" *)
  output [3:0] dcpu_sel_o;
  wire [3:0] dcpu_sel_o;
  (* src = "../vtr/verilog/or1200.v:1033.15-1033.25" *)
  input [3:0] dcpu_tag_i;
  wire [3:0] dcpu_tag_i;
  (* src = "../vtr/verilog/or1200.v:1027.16-1027.26" *)
  output [3:0] dcpu_tag_o;
  wire [3:0] dcpu_tag_o;
  (* src = "../vtr/verilog/or1200.v:1025.11-1025.20" *)
  output dcpu_we_o;
  wire dcpu_we_o;
  (* src = "../vtr/verilog/or1200.v:1039.11-1039.18" *)
  output dmmu_en;
  wire dmmu_en;
  (* src = "../vtr/verilog/or1200.v:1010.17-1010.24" *)
  input [31:0] du_addr;
  wire [31:0] du_addr;
  (* src = "../vtr/verilog/or1200.v:1017.18-1017.28" *)
  output [31:0] du_dat_cpu;
  wire [31:0] du_dat_cpu;
  (* src = "../vtr/verilog/or1200.v:1011.17-1011.26" *)
  input [31:0] du_dat_du;
  wire [31:0] du_dat_du;
  (* src = "../vtr/verilog/or1200.v:1014.16-1014.22" *)
  input [13:0] du_dsr;
  wire [13:0] du_dsr;
  (* src = "../vtr/verilog/or1200.v:1016.17-1016.26" *)
  output [12:0] du_except;
  wire [12:0] du_except;
  (* src = "../vtr/verilog/or1200.v:1015.10-1015.19" *)
  input du_hwbkpt;
  wire du_hwbkpt;
  (* src = "../vtr/verilog/or1200.v:1012.10-1012.17" *)
  input du_read;
  wire du_read;
  (* src = "../vtr/verilog/or1200.v:1009.10-1009.18" *)
  input du_stall;
  wire du_stall;
  (* src = "../vtr/verilog/or1200.v:1013.10-1013.18" *)
  input du_write;
  wire du_write;
  (* src = "../vtr/verilog/or1200.v:1120.15-1120.19" *)
  wire [31:0] eear;
  (* src = "../vtr/verilog/or1200.v:1116.9-1116.16" *)
  wire eear_we;
  (* src = "../vtr/verilog/or1200.v:1119.15-1119.19" *)
  wire [31:0] epcr;
  (* src = "../vtr/verilog/or1200.v:1115.9-1115.16" *)
  wire epcr_we;
  (* src = "../vtr/verilog/or1200.v:1121.15-1121.18" *)
  wire [15:0] esr;
  (* src = "../vtr/verilog/or1200.v:1117.9-1117.15" *)
  wire esr_we;
  (* src = "../vtr/verilog/or1200.v:1005.11-1005.20" *)
  output ex_freeze;
  wire ex_freeze;
  (* src = "../vtr/verilog/or1200.v:1004.17-1004.24" *)
  output [31:0] ex_insn;
  wire [31:0] ex_insn;
  (* src = "../vtr/verilog/or1200.v:1141.9-1141.20" *)
  wire ex_macrc_op;
  (* src = "../vtr/verilog/or1200.v:1138.9-1138.16" *)
  wire ex_void;
  (* src = "../vtr/verilog/or1200.v:1149.9-1149.21" *)
  wire except_align;
  (* src = "../vtr/verilog/or1200.v:1156.9-1156.23" *)
  wire except_dbuserr;
  (* src = "../vtr/verilog/or1200.v:1151.9-1151.25" *)
  wire except_dmmufault;
  (* src = "../vtr/verilog/or1200.v:1150.9-1150.24" *)
  wire except_dtlbmiss;
  (* src = "../vtr/verilog/or1200.v:1155.9-1155.23" *)
  wire except_ibuserr;
  (* src = "../vtr/verilog/or1200.v:1152.9-1152.23" *)
  wire except_illegal;
  (* src = "../vtr/verilog/or1200.v:1154.9-1154.25" *)
  wire except_immufault;
  (* src = "../vtr/verilog/or1200.v:1153.9-1153.24" *)
  wire except_itlbmiss;
  (* src = "../vtr/verilog/or1200.v:1125.9-1125.21" *)
  wire except_start;
  (* src = "../vtr/verilog/or1200.v:1126.9-1126.23" *)
  wire except_started;
  (* src = "../vtr/verilog/or1200.v:1145.15-1145.26" *)
  wire [12:0] except_stop;
  (* src = "../vtr/verilog/or1200.v:1102.14-1102.25" *)
  wire [3:0] except_type;
  (* src = "../vtr/verilog/or1200.v:1106.9-1106.21" *)
  wire extend_flush;
  (* src = "../vtr/verilog/or1200.v:1108.9-1108.13" *)
  wire flag;
  (* src = "../vtr/verilog/or1200.v:1110.9-1110.16" *)
  wire flag_we;
  (* src = "../vtr/verilog/or1200.v:1109.9-1109.17" *)
  wire flagforw;
  (* src = "../vtr/verilog/or1200.v:1105.9-1105.18" *)
  wire flushpipe;
  (* src = "../vtr/verilog/or1200.v:1136.9-1136.26" *)
  wire force_dslot_fetch;
  (* src = "../vtr/verilog/or1200.v:1081.9-1081.21" *)
  wire genpc_freeze;
  (* src = "../vtr/verilog/or1200.v:1146.9-1146.22" *)
  wire genpc_refetch;
  (* src = "../vtr/verilog/or1200.v:984.11-984.16" *)
  output ic_en;
  wire ic_en;
  (* src = "../vtr/verilog/or1200.v:990.10-990.20" *)
  input icpu_ack_i;
  wire icpu_ack_i;
  (* src = "../vtr/verilog/or1200.v:993.16-993.26" *)
  input [31:0] icpu_adr_i;
  wire [31:0] icpu_adr_i;
  (* src = "../vtr/verilog/or1200.v:985.17-985.27" *)
  output [31:0] icpu_adr_o;
  wire [31:0] icpu_adr_o;
  (* src = "../vtr/verilog/or1200.v:986.11-986.24" *)
  output icpu_cycstb_o;
  wire icpu_cycstb_o;
  (* src = "../vtr/verilog/or1200.v:989.16-989.26" *)
  input [31:0] icpu_dat_i;
  wire [31:0] icpu_dat_i;
  (* src = "../vtr/verilog/or1200.v:992.10-992.20" *)
  input icpu_err_i;
  wire icpu_err_i;
  (* src = "../vtr/verilog/or1200.v:991.10-991.20" *)
  input icpu_rty_i;
  wire icpu_rty_i;
  (* src = "../vtr/verilog/or1200.v:987.16-987.26" *)
  output [3:0] icpu_sel_o;
  wire [3:0] icpu_sel_o;
  (* src = "../vtr/verilog/or1200.v:994.15-994.25" *)
  input [3:0] icpu_tag_i;
  wire [3:0] icpu_tag_i;
  (* src = "../vtr/verilog/or1200.v:988.16-988.26" *)
  output [3:0] icpu_tag_o;
  wire [3:0] icpu_tag_o;
  (* src = "../vtr/verilog/or1200.v:1083.9-1083.18" *)
  wire id_freeze;
  (* src = "../vtr/verilog/or1200.v:1140.9-1140.20" *)
  wire id_macrc_op;
  (* src = "../vtr/verilog/or1200.v:1006.17-1006.22" *)
  output [31:0] id_pc;
  wire [31:0] id_pc;
  (* src = "../vtr/verilog/or1200.v:1082.9-1082.18" *)
  wire if_freeze;
  (* src = "../vtr/verilog/or1200.v:1066.15-1066.22" *)
  wire [31:0] if_insn;
  (* src = "../vtr/verilog/or1200.v:1067.15-1067.20" *)
  wire [31:0] if_pc;
  (* src = "../vtr/verilog/or1200.v:1139.9-1139.17" *)
  wire if_stall;
  (* src = "../vtr/verilog/or1200.v:999.11-999.18" *)
  output immu_en;
  wire immu_en;
  (* src = "../vtr/verilog/or1200.v:1111.9-1111.16" *)
  wire k_carry;
  (* src = "../vtr/verilog/or1200.v:1068.15-1068.21" *)
  wire [31:2] lr_sav;
  (* src = "../vtr/verilog/or1200.v:1100.15-1100.26" *)
  wire [31:0] lsu_addrofs;
  (* src = "../vtr/verilog/or1200.v:1098.16-1098.27" *)
  wire [31:0] lsu_dataout;
  (* src = "../vtr/verilog/or1200.v:1080.14-1080.20" *)
  wire [3:0] lsu_op;
  (* src = "../vtr/verilog/or1200.v:1114.9-1114.18" *)
  wire lsu_stall;
  (* src = "../vtr/verilog/or1200.v:1148.9-1148.20" *)
  wire lsu_unstall;
  (* src = "../vtr/verilog/or1200.v:1142.14-1142.20" *)
  wire [1:0] mac_op;
  (* src = "../vtr/verilog/or1200.v:1144.9-1144.18" *)
  wire mac_stall;
  (* src = "../vtr/verilog/or1200.v:1143.15-1143.30" *)
  wire [31:0] mult_mac_result;
  (* src = "../vtr/verilog/or1200.v:1101.14-1101.24" *)
  wire [1:0] multicycle;
  (* src = "../vtr/verilog/or1200.v:1092.16-1092.23" *)
  wire [31:0] muxed_b;
  (* src = "../vtr/verilog/or1200.v:1137.9-1137.22" *)
  wire no_more_dslot;
  (* src = "../vtr/verilog/or1200.v:1095.16-1095.25" *)
  wire [31:0] operand_a;
  (* src = "../vtr/verilog/or1200.v:1096.16-1096.25" *)
  wire [31:0] operand_b;
  (* hdlname = "or1200_alu a" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3305.17-3305.18" *)
  wire [31:0] \or1200_alu.a ;
  (* hdlname = "or1200_alu a_eq_b" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3335.9-3335.15" *)
  wire \or1200_alu.a_eq_b ;
  (* hdlname = "or1200_alu a_lt_b" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3336.9-3336.15" *)
  wire \or1200_alu.a_lt_b ;
  (* hdlname = "or1200_alu alu_op" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3309.15-3309.21" *)
  wire [3:0] \or1200_alu.alu_op ;
  (* hdlname = "or1200_alu b" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3306.17-3306.18" *)
  wire [31:0] \or1200_alu.b ;
  (* hdlname = "or1200_alu comp_a" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3332.16-3332.22" *)
  wire [31:0] \or1200_alu.comp_a ;
  (* hdlname = "or1200_alu comp_b" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3333.16-3333.22" *)
  wire [31:0] \or1200_alu.comp_b ;
  (* hdlname = "or1200_alu comp_op" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3311.15-3311.22" *)
  wire [3:0] \or1200_alu.comp_op ;
  (* hdlname = "or1200_alu cust5_limm" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3313.15-3313.25" *)
  wire [5:0] \or1200_alu.cust5_limm ;
  (* hdlname = "or1200_alu cust5_op" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3312.15-3312.23" *)
  wire [4:0] \or1200_alu.cust5_op ;
  (* hdlname = "or1200_alu cy_csum" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3341.9-3341.16" *)
  wire \or1200_alu.cy_csum ;
  (* hdlname = "or1200_alu cy_sum" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3344.9-3344.15" *)
  wire \or1200_alu.cy_sum ;
  (* hdlname = "or1200_alu cy_we" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3318.11-3318.16" *)
  wire \or1200_alu.cy_we ;
  (* hdlname = "or1200_alu cyforw" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3317.11-3317.17" *)
  wire \or1200_alu.cyforw ;
  (* hdlname = "or1200_alu flag" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3320.15-3320.19" *)
  wire \or1200_alu.flag ;
  (* hdlname = "or1200_alu flag_we" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3316.11-3316.18" *)
  wire \or1200_alu.flag_we ;
  (* hdlname = "or1200_alu flagcomp" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3329.8-3329.16" *)
  wire \or1200_alu.flagcomp ;
  (* hdlname = "or1200_alu flagforw" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3315.11-3315.19" *)
  wire \or1200_alu.flagforw ;
  (* hdlname = "or1200_alu k_carry" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3319.10-3319.17" *)
  wire \or1200_alu.k_carry ;
  (* hdlname = "or1200_alu macrc_op" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3308.10-3308.18" *)
  wire \or1200_alu.macrc_op ;
  (* hdlname = "or1200_alu mult_mac_result" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3307.17-3307.32" *)
  wire [31:0] \or1200_alu.mult_mac_result ;
  (* hdlname = "or1200_alu result" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3314.18-3314.24" *)
  wire [31:0] \or1200_alu.result ;
  (* hdlname = "or1200_alu result_and" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3343.16-3343.26" *)
  wire [31:0] \or1200_alu.result_and ;
  (* hdlname = "or1200_alu result_csum" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3340.16-3340.27" *)
  wire [31:0] \or1200_alu.result_csum ;
  (* hdlname = "or1200_alu result_cust5" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3327.15-3327.27" *)
  wire [31:0] \or1200_alu.result_cust5 ;
  (* hdlname = "or1200_alu result_sum" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3338.16-3338.26" *)
  wire [31:0] \or1200_alu.result_sum ;
  (* hdlname = "or1200_alu shifted_rotated" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3326.15-3326.30" *)
  wire [31:0] \or1200_alu.shifted_rotated ;
  (* hdlname = "or1200_alu shrot_op" *)
  (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3310.15-3310.23" *)
  wire [1:0] \or1200_alu.shrot_op ;
  (* hdlname = "or1200_cfgr spr_addr" *)
  (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4586.14-4586.22" *)
  wire [31:0] \or1200_cfgr.spr_addr ;
  (* hdlname = "or1200_cfgr spr_dat_o" *)
  (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4587.15-4587.24" *)
  reg [31:0] \or1200_cfgr.spr_dat_o ;
  (* hdlname = "or1200_ctrl alu_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2107.17-2107.23" *)
  reg [3:0] \or1200_ctrl.alu_op ;
  (* hdlname = "or1200_ctrl branch_addrofs" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2113.18-2113.32" *)
  wire [31:2] \or1200_ctrl.branch_addrofs ;
  (* hdlname = "or1200_ctrl branch_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2100.17-2100.26" *)
  reg [2:0] \or1200_ctrl.branch_op ;
  (* hdlname = "or1200_ctrl branch_taken" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2101.12-2101.24" *)
  wire \or1200_ctrl.branch_taken ;
  (* hdlname = "or1200_ctrl clk" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2092.11-2092.14" *)
  wire \or1200_ctrl.clk ;
  (* hdlname = "or1200_ctrl comp_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2118.17-2118.24" *)
  reg [3:0] \or1200_ctrl.comp_op ;
  (* hdlname = "or1200_ctrl cust5_limm" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2121.17-2121.27" *)
  wire [5:0] \or1200_ctrl.cust5_limm ;
  (* hdlname = "or1200_ctrl cust5_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2120.17-2120.25" *)
  wire [4:0] \or1200_ctrl.cust5_op ;
  (* hdlname = "or1200_ctrl du_hwbkpt" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2124.11-2124.20" *)
  wire \or1200_ctrl.du_hwbkpt ;
  (* hdlname = "or1200_ctrl ex_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2095.11-2095.20" *)
  wire \or1200_ctrl.ex_freeze ;
  (* hdlname = "or1200_ctrl ex_insn" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2099.18-2099.25" *)
  reg [31:0] \or1200_ctrl.ex_insn ;
  (* hdlname = "or1200_ctrl ex_macrc_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2131.12-2131.23" *)
  reg \or1200_ctrl.ex_macrc_op ;
  (* hdlname = "or1200_ctrl ex_void" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2129.12-2129.19" *)
  wire \or1200_ctrl.ex_void ;
  (* hdlname = "or1200_ctrl except_illegal" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2133.12-2133.26" *)
  reg \or1200_ctrl.except_illegal ;
  (* hdlname = "or1200_ctrl flushpipe" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2097.11-2097.20" *)
  wire \or1200_ctrl.flushpipe ;
  (* hdlname = "or1200_ctrl force_dslot_fetch" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2127.12-2127.29" *)
  wire \or1200_ctrl.force_dslot_fetch ;
  (* hdlname = "or1200_ctrl id_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2094.11-2094.20" *)
  wire \or1200_ctrl.id_freeze ;
  (* hdlname = "or1200_ctrl id_insn" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2146.15-2146.22" *)
  reg [31:0] \or1200_ctrl.id_insn ;
  (* hdlname = "or1200_ctrl id_macrc_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2130.12-2130.23" *)
  wire \or1200_ctrl.id_macrc_op ;
  (* hdlname = "or1200_ctrl id_void" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2164.10-2164.17" *)
  wire \or1200_ctrl.id_void ;
  (* hdlname = "or1200_ctrl if_insn" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2098.17-2098.24" *)
  wire [31:0] \or1200_ctrl.if_insn ;
  (* hdlname = "or1200_ctrl imm_signextend" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2159.9-2159.23" *)
  wire \or1200_ctrl.imm_signextend ;
  (* hdlname = "or1200_ctrl lsu_addrofs" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2114.18-2114.29" *)
  wire [31:0] \or1200_ctrl.lsu_addrofs ;
  (* hdlname = "or1200_ctrl lsu_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2117.17-2117.23" *)
  reg [3:0] \or1200_ctrl.lsu_op ;
  (* hdlname = "or1200_ctrl mac_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2108.17-2108.23" *)
  reg [1:0] \or1200_ctrl.mac_op ;
  (* hdlname = "or1200_ctrl multicycle" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2119.17-2119.27" *)
  wire [1:0] \or1200_ctrl.multicycle ;
  (* hdlname = "or1200_ctrl no_more_dslot" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2128.12-2128.25" *)
  wire \or1200_ctrl.no_more_dslot ;
  (* hdlname = "or1200_ctrl pre_branch_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2138.14-2138.27" *)
  reg [2:0] \or1200_ctrl.pre_branch_op ;
  (* hdlname = "or1200_ctrl rf_addra" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2103.16-2103.24" *)
  wire [4:0] \or1200_ctrl.rf_addra ;
  (* hdlname = "or1200_ctrl rf_addrb" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2104.16-2104.24" *)
  wire [4:0] \or1200_ctrl.rf_addrb ;
  (* hdlname = "or1200_ctrl rf_addrw" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2102.16-2102.24" *)
  reg [4:0] \or1200_ctrl.rf_addrw ;
  (* hdlname = "or1200_ctrl rf_rda" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2105.12-2105.18" *)
  wire \or1200_ctrl.rf_rda ;
  (* hdlname = "or1200_ctrl rf_rdb" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2106.12-2106.18" *)
  wire \or1200_ctrl.rf_rdb ;
  (* hdlname = "or1200_ctrl rfe" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2132.12-2132.15" *)
  wire \or1200_ctrl.rfe ;
  (* hdlname = "or1200_ctrl rfwb_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2110.17-2110.24" *)
  reg [2:0] \or1200_ctrl.rfwb_op ;
  (* hdlname = "or1200_ctrl rst" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2093.11-2093.14" *)
  wire \or1200_ctrl.rst ;
  (* hdlname = "or1200_ctrl sel_a" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2115.17-2115.22" *)
  wire [1:0] \or1200_ctrl.sel_a ;
  (* hdlname = "or1200_ctrl sel_b" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2116.17-2116.22" *)
  wire [1:0] \or1200_ctrl.sel_b ;
  (* hdlname = "or1200_ctrl sel_imm" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2155.9-2155.16" *)
  reg \or1200_ctrl.sel_imm ;
  (* hdlname = "or1200_ctrl shrot_op" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2109.17-2109.25" *)
  reg [1:0] \or1200_ctrl.shrot_op ;
  (* hdlname = "or1200_ctrl sig_syscall" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2125.12-2125.23" *)
  reg \or1200_ctrl.sig_syscall ;
  (* hdlname = "or1200_ctrl sig_trap" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2126.12-2126.20" *)
  reg \or1200_ctrl.sig_trap ;
  (* hdlname = "or1200_ctrl simm" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2112.18-2112.22" *)
  wire [31:0] \or1200_ctrl.simm ;
  (* hdlname = "or1200_ctrl spr_addrimm" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2122.18-2122.29" *)
  reg [15:0] \or1200_ctrl.spr_addrimm ;
  (* hdlname = "or1200_ctrl wb_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2096.11-2096.20" *)
  wire \or1200_ctrl.wb_freeze ;
  (* hdlname = "or1200_ctrl wb_insn" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2111.18-2111.25" *)
  reg [31:0] \or1200_ctrl.wb_insn ;
  (* hdlname = "or1200_ctrl wb_rfaddrw" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2150.13-2150.23" *)
  reg [4:0] \or1200_ctrl.wb_rfaddrw ;
  (* hdlname = "or1200_ctrl wbforw_valid" *)
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2123.11-2123.23" *)
  wire \or1200_ctrl.wbforw_valid ;
  (* hdlname = "or1200_except abort_ex" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4293.11-4293.19" *)
  wire \or1200_except.abort_ex ;
  (* hdlname = "or1200_except branch_taken" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4262.10-4262.22" *)
  wire \or1200_except.branch_taken ;
  (* hdlname = "or1200_except clk" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4247.10-4247.13" *)
  wire \or1200_except.clk ;
  (* hdlname = "or1200_except datain" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4271.16-4271.22" *)
  wire [31:0] \or1200_except.datain ;
  (* hdlname = "or1200_except dcpu_ack_i" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4296.10-4296.20" *)
  wire \or1200_except.dcpu_ack_i ;
  (* hdlname = "or1200_except dcpu_err_i" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4297.10-4297.20" *)
  wire \or1200_except.dcpu_err_i ;
  (* hdlname = "or1200_except delayed1_ex_dslot" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4315.8-4315.25" *)
  reg \or1200_except.delayed1_ex_dslot ;
  (* hdlname = "or1200_except delayed2_ex_dslot" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4316.8-4316.25" *)
  reg \or1200_except.delayed2_ex_dslot ;
  (* hdlname = "or1200_except delayed_iee" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4320.13-4320.24" *)
  reg [2:0] \or1200_except.delayed_iee ;
  (* hdlname = "or1200_except delayed_tee" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4321.13-4321.24" *)
  reg [2:0] \or1200_except.delayed_tee ;
  (* hdlname = "or1200_except du_dsr" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4272.22-4272.28" *)
  wire [13:0] \or1200_except.du_dsr ;
  (* hdlname = "or1200_except eear" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4278.17-4278.21" *)
  reg [31:0] \or1200_except.eear ;
  (* hdlname = "or1200_except eear_we" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4274.10-4274.17" *)
  wire \or1200_except.eear_we ;
  (* hdlname = "or1200_except epcr" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4277.17-4277.21" *)
  reg [31:0] \or1200_except.epcr ;
  (* hdlname = "or1200_except epcr_we" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4273.10-4273.17" *)
  wire \or1200_except.epcr_we ;
  (* hdlname = "or1200_except esr" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4279.17-4279.20" *)
  reg [15:0] \or1200_except.esr ;
  (* hdlname = "or1200_except esr_we" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4275.10-4275.16" *)
  wire \or1200_except.esr_we ;
  (* hdlname = "or1200_except ex_dslot" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4314.8-4314.16" *)
  reg \or1200_except.ex_dslot ;
  (* hdlname = "or1200_except ex_exceptflags" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4310.13-4310.27" *)
  reg [2:0] \or1200_except.ex_exceptflags ;
  (* hdlname = "or1200_except ex_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4265.10-4265.19" *)
  wire \or1200_except.ex_freeze ;
  (* hdlname = "or1200_except ex_pc" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4304.14-4304.19" *)
  reg [31:0] \or1200_except.ex_pc ;
  (* hdlname = "or1200_except ex_void" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4290.10-4290.17" *)
  wire \or1200_except.ex_void ;
  (* hdlname = "or1200_except except_flushpipe" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4319.9-4319.25" *)
  wire \or1200_except.except_flushpipe ;
  (* hdlname = "or1200_except except_start" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4287.11-4287.23" *)
  wire \or1200_except.except_start ;
  (* hdlname = "or1200_except except_started" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4288.11-4288.25" *)
  wire \or1200_except.except_started ;
  (* hdlname = "or1200_except except_stop" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4289.17-4289.28" *)
  wire [12:0] \or1200_except.except_stop ;
  (* hdlname = "or1200_except except_trig" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4318.15-4318.26" *)
  wire [12:0] \or1200_except.except_trig ;
  (* hdlname = "or1200_except except_type" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4286.16-4286.27" *)
  reg [3:0] \or1200_except.except_type ;
  (* hdlname = "or1200_except extend_flush" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4285.11-4285.23" *)
  reg \or1200_except.extend_flush ;
  (* hdlname = "or1200_except extend_flush_last" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4313.8-4313.25" *)
  reg \or1200_except.extend_flush_last ;
  (* hdlname = "or1200_except flushpipe" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4284.11-4284.20" *)
  wire \or1200_except.flushpipe ;
  (* hdlname = "or1200_except genpc_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4263.10-4263.22" *)
  wire \or1200_except.genpc_freeze ;
  (* hdlname = "or1200_except icpu_ack_i" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4294.10-4294.20" *)
  wire \or1200_except.icpu_ack_i ;
  (* hdlname = "or1200_except icpu_err_i" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4295.10-4295.20" *)
  wire \or1200_except.icpu_err_i ;
  (* hdlname = "or1200_except id_exceptflags" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4309.13-4309.27" *)
  reg [2:0] \or1200_except.id_exceptflags ;
  (* hdlname = "or1200_except id_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4264.10-4264.19" *)
  wire \or1200_except.id_freeze ;
  (* hdlname = "or1200_except id_pc" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4269.17-4269.22" *)
  reg [31:0] \or1200_except.id_pc ;
  (* hdlname = "or1200_except if_pc" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4268.16-4268.21" *)
  wire [31:0] \or1200_except.if_pc ;
  (* hdlname = "or1200_except if_stall" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4267.10-4267.18" *)
  wire \or1200_except.if_stall ;
  (* hdlname = "or1200_except int_pending" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4322.9-4322.20" *)
  wire \or1200_except.int_pending ;
  (* hdlname = "or1200_except lr_sav" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4270.17-4270.23" *)
  wire [31:2] \or1200_except.lr_sav ;
  (* hdlname = "or1200_except lsu_addr" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4283.16-4283.24" *)
  wire [31:0] \or1200_except.lsu_addr ;
  (* hdlname = "or1200_except pc_we" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4276.10-4276.15" *)
  wire \or1200_except.pc_we ;
  (* hdlname = "or1200_except rst" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4248.10-4248.13" *)
  wire \or1200_except.rst ;
  (* hdlname = "or1200_except sig_align" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4252.10-4252.19" *)
  wire \or1200_except.sig_align ;
  (* hdlname = "or1200_except sig_dbuserr" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4250.10-4250.21" *)
  wire \or1200_except.sig_dbuserr ;
  (* hdlname = "or1200_except sig_dmmufault" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4255.10-4255.23" *)
  wire \or1200_except.sig_dmmufault ;
  (* hdlname = "or1200_except sig_dtlbmiss" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4254.10-4254.22" *)
  wire \or1200_except.sig_dtlbmiss ;
  (* hdlname = "or1200_except sig_ibuserr" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4249.10-4249.21" *)
  wire \or1200_except.sig_ibuserr ;
  (* hdlname = "or1200_except sig_illegal" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4251.10-4251.21" *)
  wire \or1200_except.sig_illegal ;
  (* hdlname = "or1200_except sig_immufault" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4260.10-4260.23" *)
  wire \or1200_except.sig_immufault ;
  (* hdlname = "or1200_except sig_int" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4256.10-4256.17" *)
  wire \or1200_except.sig_int ;
  (* hdlname = "or1200_except sig_itlbmiss" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4259.10-4259.22" *)
  wire \or1200_except.sig_itlbmiss ;
  (* hdlname = "or1200_except sig_range" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4253.10-4253.19" *)
  wire \or1200_except.sig_range ;
  (* hdlname = "or1200_except sig_syscall" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4257.10-4257.21" *)
  wire \or1200_except.sig_syscall ;
  (* hdlname = "or1200_except sig_tick" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4261.10-4261.18" *)
  wire \or1200_except.sig_tick ;
  (* hdlname = "or1200_except sig_trap" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4258.10-4258.18" *)
  wire \or1200_except.sig_trap ;
  (* hdlname = "or1200_except spr_dat_npc" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4292.17-4292.28" *)
  wire [31:0] \or1200_except.spr_dat_npc ;
  (* hdlname = "or1200_except spr_dat_ppc" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4291.17-4291.28" *)
  wire [31:0] \or1200_except.spr_dat_ppc ;
  (* hdlname = "or1200_except sr" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4282.16-4282.18" *)
  wire [15:0] \or1200_except.sr ;
  (* hdlname = "or1200_except sr_we" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4281.10-4281.15" *)
  wire \or1200_except.sr_we ;
  (* hdlname = "or1200_except state" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4311.13-4311.18" *)
  reg [2:0] \or1200_except.state ;
  (* hdlname = "or1200_except tick_pending" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4323.9-4323.21" *)
  wire \or1200_except.tick_pending ;
  (* hdlname = "or1200_except to_sr" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4280.16-4280.21" *)
  wire [15:0] \or1200_except.to_sr ;
  (* hdlname = "or1200_except unused" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4570.6-4570.12" *)
  wire \or1200_except.unused ;
  (* hdlname = "or1200_except wb_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4266.10-4266.19" *)
  wire \or1200_except.wb_freeze ;
  (* hdlname = "or1200_except wb_pc" *)
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4305.14-4305.19" *)
  reg [31:0] \or1200_except.wb_pc ;
  (* hdlname = "or1200_freeze abort_ex" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4143.10-4143.18" *)
  wire \or1200_freeze.abort_ex ;
  (* hdlname = "or1200_freeze clk" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4134.10-4134.13" *)
  wire \or1200_freeze.clk ;
  (* hdlname = "or1200_freeze du_stall" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4144.10-4144.18" *)
  wire \or1200_freeze.du_stall ;
  (* hdlname = "or1200_freeze ex_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4149.11-4149.20" *)
  wire \or1200_freeze.ex_freeze ;
  (* hdlname = "or1200_freeze extend_flush" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4138.10-4138.22" *)
  wire \or1200_freeze.extend_flush ;
  (* hdlname = "or1200_freeze flushpipe" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4137.10-4137.19" *)
  wire \or1200_freeze.flushpipe ;
  (* hdlname = "or1200_freeze flushpipe_r" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4159.8-4159.19" *)
  reg \or1200_freeze.flushpipe_r ;
  (* hdlname = "or1200_freeze force_dslot_fetch" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4142.10-4142.27" *)
  wire \or1200_freeze.force_dslot_fetch ;
  (* hdlname = "or1200_freeze genpc_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4146.11-4146.23" *)
  wire \or1200_freeze.genpc_freeze ;
  (* hdlname = "or1200_freeze icpu_ack_i" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4151.10-4151.20" *)
  wire \or1200_freeze.icpu_ack_i ;
  (* hdlname = "or1200_freeze icpu_err_i" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4152.10-4152.20" *)
  wire \or1200_freeze.icpu_err_i ;
  (* hdlname = "or1200_freeze id_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4148.11-4148.20" *)
  wire \or1200_freeze.id_freeze ;
  (* hdlname = "or1200_freeze if_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4147.11-4147.20" *)
  wire \or1200_freeze.if_freeze ;
  (* hdlname = "or1200_freeze if_stall" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4140.10-4140.18" *)
  wire \or1200_freeze.if_stall ;
  (* hdlname = "or1200_freeze lsu_stall" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4139.10-4139.19" *)
  wire \or1200_freeze.lsu_stall ;
  (* hdlname = "or1200_freeze lsu_unstall" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4141.10-4141.21" *)
  wire \or1200_freeze.lsu_unstall ;
  (* hdlname = "or1200_freeze mac_stall" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4145.10-4145.19" *)
  wire \or1200_freeze.mac_stall ;
  (* hdlname = "or1200_freeze multicycle" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4136.15-4136.25" *)
  wire [1:0] \or1200_freeze.multicycle ;
  (* hdlname = "or1200_freeze multicycle_cnt" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4158.13-4158.27" *)
  reg [1:0] \or1200_freeze.multicycle_cnt ;
  (* hdlname = "or1200_freeze multicycle_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4157.9-4157.26" *)
  wire \or1200_freeze.multicycle_freeze ;
  (* hdlname = "or1200_freeze rst" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4135.10-4135.13" *)
  wire \or1200_freeze.rst ;
  (* hdlname = "or1200_freeze wb_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4150.11-4150.20" *)
  wire \or1200_freeze.wb_freeze ;
  (* hdlname = "or1200_genpc binsn_addr" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1646.16-1646.26" *)
  wire [31:2] \or1200_genpc.binsn_addr ;
  (* hdlname = "or1200_genpc branch_addrofs" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1641.16-1641.30" *)
  wire [31:2] \or1200_genpc.branch_addrofs ;
  (* hdlname = "or1200_genpc branch_op" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1637.15-1637.24" *)
  wire [2:0] \or1200_genpc.branch_op ;
  (* hdlname = "or1200_genpc clk" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1621.10-1621.13" *)
  wire \or1200_genpc.clk ;
  (* hdlname = "or1200_genpc epcr" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1647.16-1647.20" *)
  wire [31:0] \or1200_genpc.epcr ;
  (* hdlname = "or1200_genpc except_prefix" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1640.11-1640.24" *)
  wire \or1200_genpc.except_prefix ;
  (* hdlname = "or1200_genpc except_start" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1639.10-1639.22" *)
  wire \or1200_genpc.except_start ;
  (* hdlname = "or1200_genpc except_type" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1638.15-1638.26" *)
  wire [3:0] \or1200_genpc.except_type ;
  (* hdlname = "or1200_genpc flag" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1643.10-1643.14" *)
  wire \or1200_genpc.flag ;
  (* hdlname = "or1200_genpc genpc_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1651.10-1651.22" *)
  wire \or1200_genpc.genpc_freeze ;
  (* hdlname = "or1200_genpc genpc_refetch" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1650.10-1650.23" *)
  wire \or1200_genpc.genpc_refetch ;
  (* hdlname = "or1200_genpc genpc_refetch_r" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1661.8-1661.23" *)
  reg \or1200_genpc.genpc_refetch_r ;
  (* hdlname = "or1200_genpc genpc_stop_prefetch" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1652.10-1652.29" *)
  wire \or1200_genpc.genpc_stop_prefetch ;
  (* hdlname = "or1200_genpc icpu_adr_i" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1632.16-1632.26" *)
  wire [31:0] \or1200_genpc.icpu_adr_i ;
  (* hdlname = "or1200_genpc icpu_adr_o" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1627.17-1627.27" *)
  wire [31:0] \or1200_genpc.icpu_adr_o ;
  (* hdlname = "or1200_genpc icpu_cycstb_o" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1628.11-1628.24" *)
  wire \or1200_genpc.icpu_cycstb_o ;
  (* hdlname = "or1200_genpc icpu_rty_i" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1631.10-1631.20" *)
  wire \or1200_genpc.icpu_rty_i ;
  (* hdlname = "or1200_genpc icpu_sel_o" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1629.16-1629.26" *)
  wire [3:0] \or1200_genpc.icpu_sel_o ;
  (* hdlname = "or1200_genpc icpu_tag_o" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1630.16-1630.26" *)
  wire [3:0] \or1200_genpc.icpu_tag_o ;
  (* hdlname = "or1200_genpc lr_restor" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1642.16-1642.25" *)
  wire [31:0] \or1200_genpc.lr_restor ;
  (* hdlname = "or1200_genpc no_more_dslot" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1653.10-1653.23" *)
  wire \or1200_genpc.no_more_dslot ;
  (* hdlname = "or1200_genpc pc" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1659.14-1659.16" *)
  wire [31:0] \or1200_genpc.pc ;
  (* hdlname = "or1200_genpc pcreg" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1658.14-1658.19" *)
  reg [31:2] \or1200_genpc.pcreg ;
  (* hdlname = "or1200_genpc rst" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1622.10-1622.13" *)
  wire \or1200_genpc.rst ;
  (* hdlname = "or1200_genpc spr_dat_i" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1648.16-1648.25" *)
  wire [31:0] \or1200_genpc.spr_dat_i ;
  (* hdlname = "or1200_genpc spr_pc_we" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1649.10-1649.19" *)
  wire \or1200_genpc.spr_pc_we ;
  (* hdlname = "or1200_genpc taken" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1644.11-1644.16" *)
  wire \or1200_genpc.taken ;
  (* hdlname = "or1200_genpc unused" *)
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1799.8-1799.14" *)
  wire \or1200_genpc.unused ;
  (* hdlname = "or1200_if addr_saved" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1899.14-1899.24" *)
  reg [31:0] \or1200_if.addr_saved ;
  (* hdlname = "or1200_if clk" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1868.10-1868.13" *)
  wire \or1200_if.clk ;
  (* hdlname = "or1200_if except_ibuserr" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1893.11-1893.25" *)
  wire \or1200_if.except_ibuserr ;
  (* hdlname = "or1200_if except_immufault" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1892.11-1892.27" *)
  wire \or1200_if.except_immufault ;
  (* hdlname = "or1200_if except_itlbmiss" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1891.11-1891.26" *)
  wire \or1200_if.except_itlbmiss ;
  (* hdlname = "or1200_if flushpipe" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1886.10-1886.19" *)
  wire \or1200_if.flushpipe ;
  (* hdlname = "or1200_if genpc_refetch" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1889.11-1889.24" *)
  wire \or1200_if.genpc_refetch ;
  (* hdlname = "or1200_if icpu_ack_i" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1875.10-1875.20" *)
  wire \or1200_if.icpu_ack_i ;
  (* hdlname = "or1200_if icpu_adr_i" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1877.16-1877.26" *)
  wire [31:0] \or1200_if.icpu_adr_i ;
  (* hdlname = "or1200_if icpu_dat_i" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1874.16-1874.26" *)
  wire [31:0] \or1200_if.icpu_dat_i ;
  (* hdlname = "or1200_if icpu_err_i" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1876.10-1876.20" *)
  wire \or1200_if.icpu_err_i ;
  (* hdlname = "or1200_if icpu_tag_i" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1878.15-1878.25" *)
  wire [3:0] \or1200_if.icpu_tag_i ;
  (* hdlname = "or1200_if if_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1883.10-1883.19" *)
  wire \or1200_if.if_freeze ;
  (* hdlname = "or1200_if if_insn" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1884.17-1884.24" *)
  wire [31:0] \or1200_if.if_insn ;
  (* hdlname = "or1200_if if_pc" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1885.17-1885.22" *)
  wire [31:0] \or1200_if.if_pc ;
  (* hdlname = "or1200_if if_stall" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1887.11-1887.19" *)
  wire \or1200_if.if_stall ;
  (* hdlname = "or1200_if insn_saved" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1898.14-1898.24" *)
  reg [31:0] \or1200_if.insn_saved ;
  (* hdlname = "or1200_if no_more_dslot" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1888.10-1888.23" *)
  wire \or1200_if.no_more_dslot ;
  (* hdlname = "or1200_if rfe" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1890.10-1890.13" *)
  wire \or1200_if.rfe ;
  (* hdlname = "or1200_if rst" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1869.10-1869.13" *)
  wire \or1200_if.rst ;
  (* hdlname = "or1200_if saved" *)
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1900.8-1900.13" *)
  reg \or1200_if.saved ;
  (* hdlname = "or1200_lsu addrbase" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4793.16-4793.24" *)
  wire [31:0] \or1200_lsu.addrbase ;
  (* hdlname = "or1200_lsu addrofs" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4794.16-4794.23" *)
  wire [31:0] \or1200_lsu.addrofs ;
  (* hdlname = "or1200_lsu dcpu_ack_i" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4816.10-4816.20" *)
  wire \or1200_lsu.dcpu_ack_i ;
  (* hdlname = "or1200_lsu dcpu_adr_o" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4809.17-4809.27" *)
  wire [31:0] \or1200_lsu.dcpu_adr_o ;
  (* hdlname = "or1200_lsu dcpu_cycstb_o" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4810.11-4810.24" *)
  wire \or1200_lsu.dcpu_cycstb_o ;
  (* hdlname = "or1200_lsu dcpu_dat_i" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4815.16-4815.26" *)
  wire [31:0] \or1200_lsu.dcpu_dat_i ;
  (* hdlname = "or1200_lsu dcpu_dat_o" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4814.17-4814.27" *)
  wire [31:0] \or1200_lsu.dcpu_dat_o ;
  (* hdlname = "or1200_lsu dcpu_err_i" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4818.10-4818.20" *)
  wire \or1200_lsu.dcpu_err_i ;
  (* hdlname = "or1200_lsu dcpu_rty_i" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4817.10-4817.20" *)
  wire \or1200_lsu.dcpu_rty_i ;
  (* hdlname = "or1200_lsu dcpu_sel_o" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4812.16-4812.26" *)
  wire [3:0] \or1200_lsu.dcpu_sel_o ;
  (* hdlname = "or1200_lsu dcpu_tag_i" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4819.15-4819.25" *)
  wire [3:0] \or1200_lsu.dcpu_tag_i ;
  (* hdlname = "or1200_lsu dcpu_tag_o" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4813.16-4813.26" *)
  wire [3:0] \or1200_lsu.dcpu_tag_o ;
  (* hdlname = "or1200_lsu dcpu_we_o" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4811.11-4811.20" *)
  wire \or1200_lsu.dcpu_we_o ;
  (* hdlname = "or1200_lsu du_stall" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4800.33-4800.41" *)
  wire \or1200_lsu.du_stall ;
  (* hdlname = "or1200_lsu except_align" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4801.11-4801.23" *)
  wire \or1200_lsu.except_align ;
  (* hdlname = "or1200_lsu except_dbuserr" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4804.11-4804.25" *)
  wire \or1200_lsu.except_dbuserr ;
  (* hdlname = "or1200_lsu except_dmmufault" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4803.11-4803.27" *)
  wire \or1200_lsu.except_dmmufault ;
  (* hdlname = "or1200_lsu except_dtlbmiss" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4802.11-4802.26" *)
  wire \or1200_lsu.except_dtlbmiss ;
  (* hdlname = "or1200_lsu lsu_datain" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4796.17-4796.27" *)
  wire [31:0] \or1200_lsu.lsu_datain ;
  (* hdlname = "or1200_lsu lsu_dataout" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4797.18-4797.29" *)
  wire [31:0] \or1200_lsu.lsu_dataout ;
  (* hdlname = "or1200_lsu lsu_op" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4795.15-4795.21" *)
  wire [3:0] \or1200_lsu.lsu_op ;
  (* hdlname = "or1200_lsu lsu_stall" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4798.11-4798.20" *)
  wire \or1200_lsu.lsu_stall ;
  (* hdlname = "or1200_lsu lsu_unstall" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4799.11-4799.22" *)
  wire \or1200_lsu.lsu_unstall ;
  (* hdlname = "or1200_lsu or1200_mem2reg addr" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4965.15-4965.19|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [1:0] \or1200_lsu.or1200_mem2reg.addr ;
  (* hdlname = "or1200_lsu or1200_mem2reg aligned" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4978.15-4978.22|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [31:0] \or1200_lsu.or1200_mem2reg.aligned ;
  (* hdlname = "or1200_lsu or1200_mem2reg lsu_op" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4966.15-4966.21|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] \or1200_lsu.or1200_mem2reg.lsu_op ;
  (* hdlname = "or1200_lsu or1200_mem2reg memdata" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4967.17-4967.24|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [31:0] \or1200_lsu.or1200_mem2reg.memdata ;
  (* hdlname = "or1200_lsu or1200_mem2reg regdata" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4968.18-4968.25|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [31:0] \or1200_lsu.or1200_mem2reg.regdata ;
  (* hdlname = "or1200_lsu or1200_mem2reg regdata_hh" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4974.13-4974.23|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  reg [7:0] \or1200_lsu.or1200_mem2reg.regdata_hh ;
  (* hdlname = "or1200_lsu or1200_mem2reg regdata_hl" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4975.13-4975.23|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] \or1200_lsu.or1200_mem2reg.regdata_hl ;
  (* hdlname = "or1200_lsu or1200_mem2reg regdata_lh" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4976.13-4976.23|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] \or1200_lsu.or1200_mem2reg.regdata_lh ;
  (* hdlname = "or1200_lsu or1200_mem2reg regdata_ll" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4977.13-4977.23|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [7:0] \or1200_lsu.or1200_mem2reg.regdata_ll ;
  (* hdlname = "or1200_lsu or1200_mem2reg sel_byte0" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4979.13-4979.22|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] \or1200_lsu.or1200_mem2reg.sel_byte0 ;
  (* hdlname = "or1200_lsu or1200_mem2reg sel_byte1" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4979.24-4979.33|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] \or1200_lsu.or1200_mem2reg.sel_byte1 ;
  (* hdlname = "or1200_lsu or1200_mem2reg sel_byte2" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4980.5-4980.14|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] \or1200_lsu.or1200_mem2reg.sel_byte2 ;
  (* hdlname = "or1200_lsu or1200_mem2reg sel_byte3" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4980.16-4980.25|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [3:0] \or1200_lsu.or1200_mem2reg.sel_byte3 ;
  (* hdlname = "or1200_lsu or1200_mem2reg unused_signal" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5236.11-5236.24|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  wire [8:0] \or1200_lsu.or1200_mem2reg.unused_signal ;
  (* hdlname = "or1200_lsu or1200_reg2mem addr" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4902.15-4902.19|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [1:0] \or1200_lsu.or1200_reg2mem.addr ;
  (* hdlname = "or1200_lsu or1200_reg2mem lsu_op" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4903.15-4903.21|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [3:0] \or1200_lsu.or1200_reg2mem.lsu_op ;
  (* hdlname = "or1200_lsu or1200_reg2mem memdata" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4905.18-4905.25|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [31:0] \or1200_lsu.or1200_reg2mem.memdata ;
  (* hdlname = "or1200_lsu or1200_reg2mem memdata_hh" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4910.13-4910.23|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] \or1200_lsu.or1200_reg2mem.memdata_hh ;
  (* hdlname = "or1200_lsu or1200_reg2mem memdata_hl" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4911.13-4911.23|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] \or1200_lsu.or1200_reg2mem.memdata_hl ;
  (* hdlname = "or1200_lsu or1200_reg2mem memdata_lh" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4912.13-4912.23|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] \or1200_lsu.or1200_reg2mem.memdata_lh ;
  (* hdlname = "or1200_lsu or1200_reg2mem memdata_ll" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4913.13-4913.23|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [7:0] \or1200_lsu.or1200_reg2mem.memdata_ll ;
  (* hdlname = "or1200_lsu or1200_reg2mem regdata" *)
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4904.17-4904.24|../vtr/verilog/or1200.v:4883.16-4888.2" *)
  wire [31:0] \or1200_lsu.or1200_reg2mem.regdata ;
  (* hdlname = "or1200_mult_mac a" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3590.17-3590.18" *)
  wire [31:0] \or1200_mult_mac.a ;
  (* hdlname = "or1200_mult_mac alu_op" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3593.15-3593.21" *)
  wire [3:0] \or1200_mult_mac.alu_op ;
  (* hdlname = "or1200_mult_mac alu_op_div" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3627.9-3627.19" *)
  wire \or1200_mult_mac.alu_op_div ;
  (* hdlname = "or1200_mult_mac alu_op_div_divu" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3626.9-3626.24" *)
  wire \or1200_mult_mac.alu_op_div_divu ;
  (* hdlname = "or1200_mult_mac b" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3591.17-3591.18" *)
  wire [31:0] \or1200_mult_mac.b ;
  (* hdlname = "or1200_mult_mac clk" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3581.10-3581.13" *)
  wire \or1200_mult_mac.clk ;
  (* hdlname = "or1200_mult_mac div_cntr" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3631.13-3631.21" *)
  reg [5:0] \or1200_mult_mac.div_cntr ;
  (* hdlname = "or1200_mult_mac div_free" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3628.8-3628.16" *)
  reg \or1200_mult_mac.div_free ;
  (* hdlname = "or1200_mult_mac div_tmp" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3630.16-3630.23" *)
  wire [31:0] \or1200_mult_mac.div_tmp ;
  (* hdlname = "or1200_mult_mac ex_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3587.10-3587.19" *)
  wire \or1200_mult_mac.ex_freeze ;
  (* hdlname = "or1200_mult_mac id_macrc_op" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3588.10-3588.21" *)
  wire \or1200_mult_mac.id_macrc_op ;
  (* hdlname = "or1200_mult_mac mac_op" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3592.15-3592.21" *)
  wire [1:0] \or1200_mult_mac.mac_op ;
  (* hdlname = "or1200_mult_mac mac_op_r1" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3616.13-3616.22" *)
  reg [1:0] \or1200_mult_mac.mac_op_r1 ;
  (* hdlname = "or1200_mult_mac mac_op_r2" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3617.13-3617.22" *)
  reg [1:0] \or1200_mult_mac.mac_op_r2 ;
  (* hdlname = "or1200_mult_mac mac_op_r3" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3618.13-3618.22" *)
  reg [1:0] \or1200_mult_mac.mac_op_r3 ;
  (* hdlname = "or1200_mult_mac mac_r" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3620.17-3620.22" *)
  reg [63:0] \or1200_mult_mac.mac_r ;
  (* hdlname = "or1200_mult_mac mac_stall_r" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3595.11-3595.22" *)
  reg \or1200_mult_mac.mac_stall_r ;
  (* hdlname = "or1200_mult_mac macrc_op" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3589.10-3589.18" *)
  wire \or1200_mult_mac.macrc_op ;
  (* hdlname = "or1200_mult_mac mul_prod" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3613.18-3613.26" *)
  wire [63:0] \or1200_mult_mac.mul_prod ;
  (* hdlname = "or1200_mult_mac mul_prod_r" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3611.17-3611.27" *)
  reg [63:0] \or1200_mult_mac.mul_prod_r ;
  (* hdlname = "or1200_mult_mac result" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3594.18-3594.24" *)
  wire [31:0] \or1200_mult_mac.result ;
  (* hdlname = "or1200_mult_mac rst" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3582.10-3582.13" *)
  wire \or1200_mult_mac.rst ;
  (* hdlname = "or1200_mult_mac spr_addr" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3602.16-3602.24" *)
  wire [31:0] \or1200_mult_mac.spr_addr ;
  (* hdlname = "or1200_mult_mac spr_cs" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3600.10-3600.16" *)
  wire \or1200_mult_mac.spr_cs ;
  (* hdlname = "or1200_mult_mac spr_dat_i" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3603.16-3603.25" *)
  wire [31:0] \or1200_mult_mac.spr_dat_i ;
  (* hdlname = "or1200_mult_mac spr_dat_o" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3604.17-3604.26" *)
  wire [31:0] \or1200_mult_mac.spr_dat_o ;
  (* hdlname = "or1200_mult_mac spr_machi_we" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3625.9-3625.21" *)
  wire \or1200_mult_mac.spr_machi_we ;
  (* hdlname = "or1200_mult_mac spr_maclo_we" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3624.9-3624.21" *)
  wire \or1200_mult_mac.spr_maclo_we ;
  (* hdlname = "or1200_mult_mac spr_write" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3601.10-3601.19" *)
  wire \or1200_mult_mac.spr_write ;
  (* hdlname = "or1200_mult_mac unused" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3774.6-3774.12" *)
  wire \or1200_mult_mac.unused ;
  (* hdlname = "or1200_mult_mac x" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3622.16-3622.17" *)
  wire [31:0] \or1200_mult_mac.x ;
  (* hdlname = "or1200_mult_mac y" *)
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3623.16-3623.17" *)
  wire [31:0] \or1200_mult_mac.y ;
  (* hdlname = "or1200_operandmuxes clk" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3198.10-3198.13" *)
  wire \or1200_operandmuxes.clk ;
  (* hdlname = "or1200_operandmuxes ex_forw" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3204.17-3204.24" *)
  wire [31:0] \or1200_operandmuxes.ex_forw ;
  (* hdlname = "or1200_operandmuxes ex_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3201.10-3201.19" *)
  wire \or1200_operandmuxes.ex_freeze ;
  (* hdlname = "or1200_operandmuxes id_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3200.10-3200.19" *)
  wire \or1200_operandmuxes.id_freeze ;
  (* hdlname = "or1200_operandmuxes muxed_a" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3218.15-3218.22" *)
  wire [31:0] \or1200_operandmuxes.muxed_a ;
  (* hdlname = "or1200_operandmuxes muxed_b" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3211.18-3211.25" *)
  wire [31:0] \or1200_operandmuxes.muxed_b ;
  (* hdlname = "or1200_operandmuxes operand_a" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3209.18-3209.27" *)
  reg [31:0] \or1200_operandmuxes.operand_a ;
  (* hdlname = "or1200_operandmuxes operand_b" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3210.18-3210.27" *)
  reg [31:0] \or1200_operandmuxes.operand_b ;
  (* hdlname = "or1200_operandmuxes rf_dataa" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3202.17-3202.25" *)
  wire [31:0] \or1200_operandmuxes.rf_dataa ;
  (* hdlname = "or1200_operandmuxes rf_datab" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3203.17-3203.25" *)
  wire [31:0] \or1200_operandmuxes.rf_datab ;
  (* hdlname = "or1200_operandmuxes rst" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3199.10-3199.13" *)
  wire \or1200_operandmuxes.rst ;
  (* hdlname = "or1200_operandmuxes saved_a" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3220.8-3220.15" *)
  reg \or1200_operandmuxes.saved_a ;
  (* hdlname = "or1200_operandmuxes saved_b" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3221.8-3221.15" *)
  reg \or1200_operandmuxes.saved_b ;
  (* hdlname = "or1200_operandmuxes sel_a" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3207.15-3207.20" *)
  wire [1:0] \or1200_operandmuxes.sel_a ;
  (* hdlname = "or1200_operandmuxes sel_b" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3208.15-3208.20" *)
  wire [1:0] \or1200_operandmuxes.sel_b ;
  (* hdlname = "or1200_operandmuxes simm" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3206.17-3206.21" *)
  wire [31:0] \or1200_operandmuxes.simm ;
  (* hdlname = "or1200_operandmuxes wb_forw" *)
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3205.17-3205.24" *)
  wire [31:0] \or1200_operandmuxes.wb_forw ;
  (* hdlname = "or1200_rf addra" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2967.16-2967.21" *)
  wire [4:0] \or1200_rf.addra ;
  (* hdlname = "or1200_rf addrb" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2968.16-2968.21" *)
  wire [4:0] \or1200_rf.addrb ;
  (* hdlname = "or1200_rf addrw" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2958.16-2958.21" *)
  wire [4:0] \or1200_rf.addrw ;
  (* hdlname = "or1200_rf clk" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2950.10-2950.13" *)
  wire \or1200_rf.clk ;
  (* hdlname = "or1200_rf const_one" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3093.6-3093.15" *)
  wire \or1200_rf.const_one ;
  (* hdlname = "or1200_rf const_zero" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3094.6-3094.16" *)
  wire \or1200_rf.const_zero ;
  (* hdlname = "or1200_rf const_zero_data" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3097.13-3097.28" *)
  wire [31:0] \or1200_rf.const_zero_data ;
  (* hdlname = "or1200_rf dataa" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2969.18-2969.23" *)
  wire [31:0] \or1200_rf.dataa ;
  (* hdlname = "or1200_rf dataa_saved" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2988.14-2988.25" *)
  reg [32:0] \or1200_rf.dataa_saved ;
  (* hdlname = "or1200_rf datab" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2970.18-2970.23" *)
  wire [31:0] \or1200_rf.datab ;
  (* hdlname = "or1200_rf datab_saved" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2989.14-2989.25" *)
  reg [32:0] \or1200_rf.datab_saved ;
  (* hdlname = "or1200_rf dataw" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2959.17-2959.22" *)
  wire [31:0] \or1200_rf.dataw ;
  (* hdlname = "or1200_rf dont_care_out" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3099.13-3099.26" *)
  wire [31:0] \or1200_rf.dont_care_out ;
  (* hdlname = "or1200_rf dont_care_out2" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3100.13-3100.27" *)
  wire [31:0] \or1200_rf.dont_care_out2 ;
  (* hdlname = "or1200_rf flushpipe" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2961.10-2961.19" *)
  wire \or1200_rf.flushpipe ;
  (* hdlname = "or1200_rf from_rfa" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2986.16-2986.24" *)
  wire [31:0] \or1200_rf.from_rfa ;
  (* hdlname = "or1200_rf from_rfb" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2987.16-2987.24" *)
  wire [31:0] \or1200_rf.from_rfb ;
  (* hdlname = "or1200_rf id_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2966.10-2966.19" *)
  wire \or1200_rf.id_freeze ;
  (* hdlname = "or1200_rf rda" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2971.10-2971.13" *)
  wire \or1200_rf.rda ;
  (* hdlname = "or1200_rf rdb" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2972.10-2972.13" *)
  wire \or1200_rf.rdb ;
  (* hdlname = "or1200_rf rf_addra" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2990.15-2990.23" *)
  wire [4:0] \or1200_rf.rf_addra ;
  (* hdlname = "or1200_rf rf_addrw" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2991.15-2991.23" *)
  wire [4:0] \or1200_rf.rf_addrw ;
  (* hdlname = "or1200_rf rf_dataw" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2992.16-2992.24" *)
  wire [31:0] \or1200_rf.rf_dataw ;
  (* hdlname = "or1200_rf rf_ena" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2995.9-2995.15" *)
  wire \or1200_rf.rf_ena ;
  (* hdlname = "or1200_rf rf_enb" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2996.9-2996.15" *)
  wire \or1200_rf.rf_enb ;
  (* hdlname = "or1200_rf rf_we" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2993.9-2993.14" *)
  wire \or1200_rf.rf_we ;
  (* hdlname = "or1200_rf rf_we_allow" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2997.8-2997.19" *)
  reg \or1200_rf.rf_we_allow ;
  (* hdlname = "or1200_rf rst" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2951.10-2951.13" *)
  wire \or1200_rf.rst ;
  (* hdlname = "or1200_rf spr_addr" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2979.16-2979.24" *)
  wire [31:0] \or1200_rf.spr_addr ;
  (* hdlname = "or1200_rf spr_cs" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2977.10-2977.16" *)
  wire \or1200_rf.spr_cs ;
  (* hdlname = "or1200_rf spr_dat_i" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2980.16-2980.25" *)
  wire [31:0] \or1200_rf.spr_dat_i ;
  (* hdlname = "or1200_rf spr_dat_o" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2981.17-2981.26" *)
  wire [31:0] \or1200_rf.spr_dat_o ;
  (* hdlname = "or1200_rf spr_valid" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2994.9-2994.18" *)
  wire \or1200_rf.spr_valid ;
  (* hdlname = "or1200_rf spr_write" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2978.10-2978.19" *)
  wire \or1200_rf.spr_write ;
  (* hdlname = "or1200_rf supv" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2956.10-2956.14" *)
  wire \or1200_rf.supv ;
  (* hdlname = "or1200_rf unused" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3178.6-3178.12" *)
  wire \or1200_rf.unused ;
  (* hdlname = "or1200_rf wb_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2957.10-2957.19" *)
  wire \or1200_rf.wb_freeze ;
  (* hdlname = "or1200_rf we" *)
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:2960.10-2960.12" *)
  wire \or1200_rf.we ;
  (* hdlname = "or1200_sprs addrbase" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3832.18-3832.26" *)
  wire [31:0] \or1200_sprs.addrbase ;
  (* hdlname = "or1200_sprs addrofs" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3833.17-3833.24" *)
  wire [15:0] \or1200_sprs.addrofs ;
  (* hdlname = "or1200_sprs alu_op" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3835.15-3835.21" *)
  wire [3:0] \or1200_sprs.alu_op ;
  (* hdlname = "or1200_sprs branch_op" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3836.15-3836.24" *)
  wire [2:0] \or1200_sprs.branch_op ;
  (* hdlname = "or1200_sprs carry" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3831.12-3831.17" *)
  wire \or1200_sprs.carry ;
  (* hdlname = "or1200_sprs cfgr_sel" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3885.9-3885.17" *)
  wire \or1200_sprs.cfgr_sel ;
  (* hdlname = "or1200_sprs clk" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3824.10-3824.13" *)
  wire \or1200_sprs.clk ;
  (* hdlname = "or1200_sprs cy_we" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3830.11-3830.16" *)
  wire \or1200_sprs.cy_we ;
  (* hdlname = "or1200_sprs cyforw" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3829.11-3829.17" *)
  wire \or1200_sprs.cyforw ;
  (* hdlname = "or1200_sprs dat_i" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3834.17-3834.22" *)
  wire [31:0] \or1200_sprs.dat_i ;
  (* hdlname = "or1200_sprs du_access" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3894.9-3894.18" *)
  wire \or1200_sprs.du_access ;
  (* hdlname = "or1200_sprs du_addr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3872.17-3872.24" *)
  wire [31:0] \or1200_sprs.du_addr ;
  (* hdlname = "or1200_sprs du_dat_cpu" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3876.18-3876.28" *)
  wire [31:0] \or1200_sprs.du_dat_cpu ;
  (* hdlname = "or1200_sprs du_dat_du" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3873.17-3873.26" *)
  wire [31:0] \or1200_sprs.du_dat_du ;
  (* hdlname = "or1200_sprs du_read" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3874.10-3874.17" *)
  wire \or1200_sprs.du_read ;
  (* hdlname = "or1200_sprs du_write" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3875.10-3875.18" *)
  wire \or1200_sprs.du_write ;
  (* hdlname = "or1200_sprs eear" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3838.18-3838.22" *)
  wire [31:0] \or1200_sprs.eear ;
  (* hdlname = "or1200_sprs eear_sel" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3891.10-3891.18" *)
  wire \or1200_sprs.eear_sel ;
  (* hdlname = "or1200_sprs eear_we" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3843.11-3843.18" *)
  wire \or1200_sprs.eear_we ;
  (* hdlname = "or1200_sprs epcr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3837.18-3837.22" *)
  wire [31:0] \or1200_sprs.epcr ;
  (* hdlname = "or1200_sprs epcr_sel" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3890.10-3890.18" *)
  wire \or1200_sprs.epcr_sel ;
  (* hdlname = "or1200_sprs epcr_we" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3842.11-3842.18" *)
  wire \or1200_sprs.epcr_we ;
  (* hdlname = "or1200_sprs esr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3839.17-3839.20" *)
  wire [15:0] \or1200_sprs.esr ;
  (* hdlname = "or1200_sprs esr_sel" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3892.10-3892.17" *)
  wire \or1200_sprs.esr_sel ;
  (* hdlname = "or1200_sprs esr_we" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3844.11-3844.17" *)
  wire \or1200_sprs.esr_we ;
  (* hdlname = "or1200_sprs except_started" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3840.11-3840.25" *)
  wire \or1200_sprs.except_started ;
  (* hdlname = "or1200_sprs flag" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3828.12-3828.16" *)
  wire \or1200_sprs.flag ;
  (* hdlname = "or1200_sprs flag_we" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3827.11-3827.18" *)
  wire \or1200_sprs.flag_we ;
  (* hdlname = "or1200_sprs flagforw" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3826.11-3826.19" *)
  wire \or1200_sprs.flagforw ;
  (* hdlname = "or1200_sprs npc_sel" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3887.9-3887.16" *)
  wire \or1200_sprs.npc_sel ;
  (* hdlname = "or1200_sprs pc_we" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3845.11-3845.16" *)
  wire \or1200_sprs.pc_we ;
  (* hdlname = "or1200_sprs ppc_sel" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3888.9-3888.16" *)
  wire \or1200_sprs.ppc_sel ;
  (* hdlname = "or1200_sprs read_spr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3883.8-3883.16" *)
  wire \or1200_sprs.read_spr ;
  (* hdlname = "or1200_sprs rf_sel" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3886.9-3886.15" *)
  wire \or1200_sprs.rf_sel ;
  (* hdlname = "or1200_sprs rst" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3825.11-3825.14" *)
  wire \or1200_sprs.rst ;
  (* hdlname = "or1200_sprs spr_addr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3864.17-3864.25" *)
  wire [31:0] \or1200_sprs.spr_addr ;
  (* hdlname = "or1200_sprs spr_cs" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3866.17-3866.23" *)
  wire [31:0] \or1200_sprs.spr_cs ;
  (* hdlname = "or1200_sprs spr_dat_cfgr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3849.16-3849.28" *)
  wire [31:0] \or1200_sprs.spr_dat_cfgr ;
  (* hdlname = "or1200_sprs spr_dat_dmmu" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3861.16-3861.28" *)
  wire [31:0] \or1200_sprs.spr_dat_dmmu ;
  (* hdlname = "or1200_sprs spr_dat_du" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3863.16-3863.26" *)
  wire [31:0] \or1200_sprs.spr_dat_du ;
  (* hdlname = "or1200_sprs spr_dat_immu" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3862.16-3862.28" *)
  wire [31:0] \or1200_sprs.spr_dat_immu ;
  (* hdlname = "or1200_sprs spr_dat_mac" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3853.16-3853.27" *)
  wire [31:0] \or1200_sprs.spr_dat_mac ;
  (* hdlname = "or1200_sprs spr_dat_npc" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3851.16-3851.27" *)
  wire [31:0] \or1200_sprs.spr_dat_npc ;
  (* hdlname = "or1200_sprs spr_dat_o" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3865.17-3865.26" *)
  wire [31:0] \or1200_sprs.spr_dat_o ;
  (* hdlname = "or1200_sprs spr_dat_pic" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3858.16-3858.27" *)
  wire [31:0] \or1200_sprs.spr_dat_pic ;
  (* hdlname = "or1200_sprs spr_dat_pm" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3860.16-3860.26" *)
  wire [31:0] \or1200_sprs.spr_dat_pm ;
  (* hdlname = "or1200_sprs spr_dat_ppc" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3852.16-3852.27" *)
  wire [31:0] \or1200_sprs.spr_dat_ppc ;
  (* hdlname = "or1200_sprs spr_dat_rf" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3850.16-3850.26" *)
  wire [31:0] \or1200_sprs.spr_dat_rf ;
  (* hdlname = "or1200_sprs spr_dat_tt" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3859.16-3859.26" *)
  wire [31:0] \or1200_sprs.spr_dat_tt ;
  (* hdlname = "or1200_sprs spr_we" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3867.11-3867.17" *)
  wire \or1200_sprs.spr_we ;
  (* hdlname = "or1200_sprs sprs_op" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3895.14-3895.21" *)
  wire [3:0] \or1200_sprs.sprs_op ;
  (* hdlname = "or1200_sprs sr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3848.17-3848.19" *)
  reg [15:0] \or1200_sprs.sr ;
  (* hdlname = "or1200_sprs sr_sel" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3889.10-3889.16" *)
  wire \or1200_sprs.sr_sel ;
  (* hdlname = "or1200_sprs sr_we" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3846.12-3846.17" *)
  wire \or1200_sprs.sr_we ;
  (* hdlname = "or1200_sprs sys_data" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3893.15-3893.23" *)
  wire [31:0] \or1200_sprs.sys_data ;
  (* hdlname = "or1200_sprs to_sr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3847.17-3847.22" *)
  wire [15:0] \or1200_sprs.to_sr ;
  (* hdlname = "or1200_sprs to_wbmux" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3841.18-3841.26" *)
  wire [31:0] \or1200_sprs.to_wbmux ;
  (* hdlname = "or1200_sprs unqualified_cs" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3896.14-3896.28" *)
  wire [31:0] \or1200_sprs.unqualified_cs ;
  (* hdlname = "or1200_sprs write_spr" *)
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3882.8-3882.17" *)
  wire \or1200_sprs.write_spr ;
  (* hdlname = "or1200_wbmux clk" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4713.10-4713.13" *)
  wire \or1200_wbmux.clk ;
  (* hdlname = "or1200_wbmux muxin_a" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4721.17-4721.24" *)
  wire [31:0] \or1200_wbmux.muxin_a ;
  (* hdlname = "or1200_wbmux muxin_b" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4722.17-4722.24" *)
  wire [31:0] \or1200_wbmux.muxin_b ;
  (* hdlname = "or1200_wbmux muxin_c" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4723.17-4723.24" *)
  wire [31:0] \or1200_wbmux.muxin_c ;
  (* hdlname = "or1200_wbmux muxin_d" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4724.17-4724.24" *)
  wire [31:0] \or1200_wbmux.muxin_d ;
  (* hdlname = "or1200_wbmux muxout" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4725.18-4725.24" *)
  wire [31:0] \or1200_wbmux.muxout ;
  (* hdlname = "or1200_wbmux muxreg" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4726.18-4726.24" *)
  reg [31:0] \or1200_wbmux.muxreg ;
  (* hdlname = "or1200_wbmux muxreg_valid" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4727.11-4727.23" *)
  reg \or1200_wbmux.muxreg_valid ;
  (* hdlname = "or1200_wbmux rfwb_op" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4720.15-4720.22" *)
  wire [2:0] \or1200_wbmux.rfwb_op ;
  (* hdlname = "or1200_wbmux rst" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4714.10-4714.13" *)
  wire \or1200_wbmux.rst ;
  (* hdlname = "or1200_wbmux wb_freeze" *)
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4719.10-4719.19" *)
  wire \or1200_wbmux.wb_freeze ;
  (* src = "../vtr/verilog/or1200.v:1118.9-1118.14" *)
  wire pc_we;
  (* src = "../vtr/verilog/or1200.v:1070.16-1070.24" *)
  wire [4:0] rf_addra;
  (* src = "../vtr/verilog/or1200.v:1071.16-1071.24" *)
  wire [4:0] rf_addrb;
  (* src = "../vtr/verilog/or1200.v:1069.15-1069.23" *)
  wire [4:0] rf_addrw;
  (* src = "../vtr/verilog/or1200.v:1090.16-1090.24" *)
  wire [31:0] rf_dataa;
  (* src = "../vtr/verilog/or1200.v:1091.16-1091.24" *)
  wire [31:0] rf_datab;
  (* src = "../vtr/verilog/or1200.v:1018.18-1018.26" *)
  output [31:0] rf_dataw;
  wire [31:0] rf_dataw;
  (* src = "../vtr/verilog/or1200.v:1072.9-1072.15" *)
  wire rf_rda;
  (* src = "../vtr/verilog/or1200.v:1073.9-1073.15" *)
  wire rf_rdb;
  (* src = "../vtr/verilog/or1200.v:1147.9-1147.12" *)
  wire rfe;
  (* src = "../vtr/verilog/or1200.v:1088.14-1088.21" *)
  wire [2:0] rfwb_op;
  (* src = "../vtr/verilog/or1200.v:979.11-979.14" *)
  input rst;
  wire rst;
  (* src = "../vtr/verilog/or1200.v:1086.14-1086.19" *)
  wire [1:0] sel_a;
  (* src = "../vtr/verilog/or1200.v:1087.14-1087.19" *)
  wire [1:0] sel_b;
  (* src = "../vtr/verilog/or1200.v:1077.14-1077.22" *)
  wire [1:0] shrot_op;
  (* src = "../vtr/verilog/or1200.v:1060.10-1060.17" *)
  input sig_int;
  wire sig_int;
  (* src = "../vtr/verilog/or1200.v:1129.9-1129.20" *)
  wire sig_syscall;
  (* src = "../vtr/verilog/or1200.v:1061.10-1061.18" *)
  input sig_tick;
  wire sig_tick;
  (* src = "../vtr/verilog/or1200.v:1130.9-1130.17" *)
  wire sig_trap;
  (* src = "../vtr/verilog/or1200.v:1074.16-1074.20" *)
  wire [31:0] simm;
  (* src = "../vtr/verilog/or1200.v:1051.18-1051.26" *)
  output [31:0] spr_addr;
  wire [31:0] spr_addr;
  (* src = "../vtr/verilog/or1200.v:1128.15-1128.26" *)
  wire [15:0] spr_addrimm;
  (* src = "../vtr/verilog/or1200.v:1054.17-1054.23" *)
  output [31:0] spr_cs;
  wire [31:0] spr_cs;
  (* src = "../vtr/verilog/or1200.v:1131.15-1131.27" *)
  wire [31:0] spr_dat_cfgr;
  (* src = "../vtr/verilog/or1200.v:1052.18-1052.29" *)
  output [31:0] spr_dat_cpu;
  wire [31:0] spr_dat_cpu;
  (* src = "../vtr/verilog/or1200.v:1048.17-1048.29" *)
  input [31:0] spr_dat_dmmu;
  wire [31:0] spr_dat_dmmu;
  (* src = "../vtr/verilog/or1200.v:1050.17-1050.27" *)
  input [31:0] spr_dat_du;
  wire [31:0] spr_dat_du;
  (* src = "../vtr/verilog/or1200.v:1049.17-1049.29" *)
  input [31:0] spr_dat_immu;
  wire [31:0] spr_dat_immu;
  (* src = "../vtr/verilog/or1200.v:1135.15-1135.26" *)
  wire [31:0] spr_dat_mac;
  (* src = "../vtr/verilog/or1200.v:1053.18-1053.29" *)
  output [31:0] spr_dat_npc;
  wire [31:0] spr_dat_npc;
  (* src = "../vtr/verilog/or1200.v:1045.17-1045.28" *)
  input [31:0] spr_dat_pic;
  wire [31:0] spr_dat_pic;
  (* src = "../vtr/verilog/or1200.v:1047.17-1047.27" *)
  input [31:0] spr_dat_pm;
  wire [31:0] spr_dat_pm;
  (* src = "../vtr/verilog/or1200.v:1134.15-1134.26" *)
  wire [31:0] spr_dat_ppc;
  (* src = "../vtr/verilog/or1200.v:1132.15-1132.25" *)
  wire [31:0] spr_dat_rf;
  (* src = "../vtr/verilog/or1200.v:1046.17-1046.27" *)
  input [31:0] spr_dat_tt;
  wire [31:0] spr_dat_tt;
  (* src = "../vtr/verilog/or1200.v:1055.11-1055.17" *)
  output spr_we;
  wire spr_we;
  (* src = "../vtr/verilog/or1200.v:1099.16-1099.28" *)
  wire [31:0] sprs_dataout;
  (* src = "../vtr/verilog/or1200.v:1124.15-1124.17" *)
  wire [15:0] sr;
  (* src = "../vtr/verilog/or1200.v:1122.9-1122.14" *)
  wire sr_we;
  (* src = "../vtr/verilog/or1200.v:1044.11-1044.15" *)
  output supv;
  wire supv;
  (* src = "../vtr/verilog/or1200.v:1123.15-1123.20" *)
  wire [15:0] to_sr;
  (* src = "../vtr/verilog/or1200.v:1093.16-1093.23" *)
  wire [31:0] wb_forw;
  (* src = "../vtr/verilog/or1200.v:1085.9-1085.18" *)
  wire wb_freeze;
  (* src = "../vtr/verilog/or1200.v:1127.15-1127.22" *)
  wire [31:0] wb_insn;
  (* src = "../vtr/verilog/or1200.v:1094.9-1094.21" *)
  wire wbforw_valid;
  assign _0002_ = ~ (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0918_;
  assign _0003_ = ~ (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0917_;
  assign _0004_ = ~ (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0916_;
  assign _0005_ = ~ (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0915_;
  assign _0006_ = ~ (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0914_;
  assign _0007_ = ~ (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0913_;
  assign _0020_ = _0006_ & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0012_;
  assign _0021_ = _0005_ & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0013_;
  assign _0022_ = _0004_ & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0014_;
  assign _0023_ = _0003_ & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0015_;
  assign _0024_ = _0002_ & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *) _0016_;
  (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4599.1-4686.10" *)
  always @*
    if (!_0010_) \or1200_cfgr.spr_dat_o  = _1616_;
  assign _0001_ = ~ _0010_;
  (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:5163.1-5185.4|../vtr/verilog/or1200.v:4873.16-4878.2" *)
  always @*
    if (!_0017_) \or1200_lsu.or1200_mem2reg.regdata_hh  = _0912_;
  assign _0008_ = ~ _0017_;
  assign _0043_ = \or1200_alu.a  + (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3359.16-3359.21" *) \or1200_alu.b ;
  assign _0044_ = \or1200_alu.a  + (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3360.21-3360.24" *) \or1200_alu.b ;
  assign _0045_ = \or1200_alu.a  + (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3361.17-3361.22" *) \or1200_alu.b ;
  assign _0046_ = _0045_ + (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3361.17-3361.72" *) { 32'h00000000, \or1200_alu.k_carry  };
  assign _0047_ = \or1200_alu.a  + (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3362.22-3362.27" *) \or1200_alu.b ;
  assign _0048_ = _0047_ + (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3362.22-3362.77" *) { 32'h00000000, \or1200_alu.k_carry  };
  assign _0049_ = \or1200_alu.a  & (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3364.21-3364.26" *) \or1200_alu.b ;
  assign _0050_ = \or1200_alu.a  & (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3446.19-3446.75" *) _0105_;
  assign _0051_ = \or1200_alu.comp_a  == (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3356.18-3356.34" *) \or1200_alu.comp_b ;
  assign _0052_ = ! (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3463.16-3463.66" *) \or1200_alu.result_sum ;
  assign _0053_ = ! (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3468.16-3468.67" *) \or1200_alu.result_csum ;
  assign _0054_ = ! (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3473.16-3473.66" *) \or1200_alu.result_and ;
  assign _0055_ = \or1200_alu.comp_a  < (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3357.18-3357.33" *) \or1200_alu.comp_b ;
  assign _0056_ = ~ (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3540.15-3540.22" *) \or1200_alu.a_eq_b ;
  assign _0057_ = ~ (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3542.15-3542.33" *) _0061_;
  assign _0058_ = ~ (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3544.15-3544.22" *) \or1200_alu.a_lt_b ;
  assign _0059_ = \or1200_alu.a  | (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3399.14-3399.19" *) \or1200_alu.b ;
  assign _0060_ = \or1200_alu.a  | (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3444.19-3444.31" *) 32'd16;
  assign _0061_ = \or1200_alu.a_eq_b  | (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3542.17-3542.32" *) \or1200_alu.a_lt_b ;
  assign _0062_ = \or1200_alu.a_eq_b  | (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3548.15-3548.30" *) \or1200_alu.a_lt_b ;
  assign _0068_ = \or1200_alu.a  - (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3393.14-3393.19" *) \or1200_alu.b ;
  assign _0069_ = \or1200_alu.a [31] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.402-3376.416" *) 32'd32 : 32'd0;
  assign _0070_ = \or1200_alu.a [30] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.389-3376.416" *) 32'd31 : _0069_;
  assign _0071_ = \or1200_alu.a [29] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.376-3376.416" *) 32'd30 : _0070_;
  assign _0072_ = \or1200_alu.a [28] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.363-3376.416" *) 32'd29 : _0071_;
  assign _0073_ = \or1200_alu.a [27] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.350-3376.416" *) 32'd28 : _0072_;
  assign _0074_ = \or1200_alu.a [26] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.337-3376.416" *) 32'd27 : _0073_;
  assign _0075_ = \or1200_alu.a [25] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.324-3376.416" *) 32'd26 : _0074_;
  assign _0076_ = \or1200_alu.a [24] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.311-3376.416" *) 32'd25 : _0075_;
  assign _0077_ = \or1200_alu.a [23] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.298-3376.416" *) 32'd24 : _0076_;
  assign _0078_ = \or1200_alu.a [22] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.285-3376.416" *) 32'd23 : _0077_;
  assign _0079_ = \or1200_alu.a [21] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.272-3376.416" *) 32'd22 : _0078_;
  assign _0080_ = \or1200_alu.a [20] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.259-3376.416" *) 32'd21 : _0079_;
  assign _0081_ = \or1200_alu.a [19] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.246-3376.416" *) 32'd20 : _0080_;
  assign _0082_ = \or1200_alu.a [18] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.233-3376.416" *) 32'd19 : _0081_;
  assign _0083_ = \or1200_alu.a [17] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.220-3376.416" *) 32'd18 : _0082_;
  assign _0084_ = \or1200_alu.a [16] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.207-3376.416" *) 32'd17 : _0083_;
  assign _0085_ = \or1200_alu.a [15] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.194-3376.416" *) 32'd16 : _0084_;
  assign _0086_ = \or1200_alu.a [14] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.181-3376.416" *) 32'd15 : _0085_;
  assign _0087_ = \or1200_alu.a [13] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.168-3376.416" *) 32'd14 : _0086_;
  assign _0088_ = \or1200_alu.a [12] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.155-3376.416" *) 32'd13 : _0087_;
  assign _0089_ = \or1200_alu.a [11] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.142-3376.416" *) 32'd12 : _0088_;
  assign _0090_ = \or1200_alu.a [10] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.129-3376.416" *) 32'd11 : _0089_;
  assign _0091_ = \or1200_alu.a [9] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.117-3376.416" *) 32'd10 : _0090_;
  assign _0092_ = \or1200_alu.a [8] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.106-3376.416" *) 32'd9 : _0091_;
  assign _0093_ = \or1200_alu.a [7] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.95-3376.416" *) 32'd8 : _0092_;
  assign _0094_ = \or1200_alu.a [6] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.84-3376.416" *) 32'd7 : _0093_;
  assign _0095_ = \or1200_alu.a [5] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.73-3376.416" *) 32'd6 : _0094_;
  assign _0096_ = \or1200_alu.a [4] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.62-3376.416" *) 32'd5 : _0095_;
  assign _0097_ = \or1200_alu.a [3] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.51-3376.416" *) 32'd4 : _0096_;
  assign _0098_ = \or1200_alu.a [2] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.40-3376.416" *) 32'd3 : _0097_;
  assign _0099_ = \or1200_alu.a [1] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.29-3376.416" *) 32'd2 : _0098_;
  assign _0100_ = \or1200_alu.a [0] ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3376.18-3376.416" *) 32'd1 : _0099_;
  assign _0101_ = \or1200_alu.flag  ? (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3418.18-3418.30" *) \or1200_alu.a  : \or1200_alu.b ;
  assign _0102_ = \or1200_alu.a [31] ^ (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3350.23-3350.41" *) \or1200_alu.comp_op [3];
  assign _0103_ = \or1200_alu.b [31] ^ (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3353.25-3353.43" *) \or1200_alu.comp_op [3];
  assign _0104_ = \or1200_alu.a  ^ (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3396.14-3396.19" *) \or1200_alu.b ;
  assign _0105_ = 32'd4294967295 ^ (* src = "../vtr/verilog/or1200.v:1342.12-1359.2|../vtr/verilog/or1200.v:3446.24-3446.74" *) \or1200_alu.cust5_limm ;
  assign _0109_ = ! (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4600.6-4600.22" *) _0110_;
  assign _0110_ = | (* src = "../vtr/verilog/or1200.v:1572.13-1575.2|../vtr/verilog/or1200.v:4600.6-4600.22" *) \or1200_cfgr.spr_addr [31:4];
  assign _0143_ = _0229_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.24-2181.45" *) _0179_;
  assign _0144_ = _0143_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.24-2181.60" *) \or1200_ctrl.branch_taken ;
  assign _0145_ = _0163_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2182.18-2182.61" *) \or1200_ctrl.id_insn [16];
  assign _0146_ = _0164_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2183.18-2183.61" *) \or1200_ctrl.ex_insn [16];
  assign _0147_ = _0166_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2199.22-2199.65" *) \or1200_ctrl.id_insn [16];
  assign _0148_ = _0180_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2243.11-2243.33" *) \or1200_ctrl.id_freeze ;
  assign _0149_ = _0182_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2254.11-2254.33" *) \or1200_ctrl.id_freeze ;
  assign _0150_ = _0184_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2387.11-2387.33" *) \or1200_ctrl.id_freeze ;
  assign _0151_ = _0188_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2430.11-2430.33" *) \or1200_ctrl.id_freeze ;
  assign _0152_ = _0192_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2534.11-2534.33" *) \or1200_ctrl.id_freeze ;
  assign _0153_ = _0194_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2547.11-2547.33" *) \or1200_ctrl.id_freeze ;
  assign _0154_ = _0196_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2642.11-2642.33" *) \or1200_ctrl.id_freeze ;
  assign _0155_ = _0198_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2671.11-2671.33" *) \or1200_ctrl.id_freeze ;
  assign _0156_ = _0200_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2684.12-2684.34" *) \or1200_ctrl.id_freeze ;
  assign _0157_ = _0203_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2827.11-2827.33" *) \or1200_ctrl.id_freeze ;
  assign _0158_ = _0205_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2838.11-2838.33" *) \or1200_ctrl.id_freeze ;
  assign _0159_ = _0207_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2889.15-2889.37" *) \or1200_ctrl.id_freeze ;
  assign _0160_ = _0209_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2901.11-2901.33" *) \or1200_ctrl.id_freeze ;
  assign _0161_ = _0211_ & (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2915.11-2915.33" *) \or1200_ctrl.id_freeze ;
  assign _0162_ = \or1200_ctrl.branch_op  == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.64-2181.83" *) 3'h6;
  assign _0163_ = \or1200_ctrl.id_insn [31:26] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2182.19-2182.46" *) 6'h05;
  assign _0164_ = \or1200_ctrl.ex_insn [31:26] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2183.19-2183.46" *) 6'h05;
  assign _0166_ = \or1200_ctrl.id_insn [31:26] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2199.23-2199.50" *) 6'h06;
  assign _0167_ = \or1200_ctrl.pre_branch_op  == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2210.15-2210.38" *) 3'h6;
  assign _0168_ = \or1200_ctrl.branch_op  == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2210.43-2210.62" *) 3'h6;
  assign _0169_ = \or1200_ctrl.id_insn [20:16] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2216.7-2216.33" *) \or1200_ctrl.rf_addrw ;
  assign _0170_ = \or1200_ctrl.id_insn [20:16] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2218.12-2218.40" *) \or1200_ctrl.wb_rfaddrw ;
  assign _0171_ = \or1200_ctrl.id_insn [15:11] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2229.12-2229.38" *) \or1200_ctrl.rf_addrw ;
  assign _0172_ = \or1200_ctrl.id_insn [15:11] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2231.12-2231.40" *) \or1200_ctrl.wb_rfaddrw ;
  assign _0173_ = \or1200_ctrl.id_insn [31:23] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2905.20-2905.57" *) 9'h040;
  assign _0174_ = \or1200_ctrl.id_insn [31:23] == (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2919.17-2919.54" *) 9'h042;
  assign _0175_ = _0169_ && (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2216.6-2216.48" *) \or1200_ctrl.rfwb_op [0];
  assign _0176_ = _0170_ && (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2218.11-2218.57" *) \or1200_ctrl.wbforw_valid ;
  assign _0177_ = _0171_ && (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2229.11-2229.53" *) \or1200_ctrl.rfwb_op [0];
  assign _0178_ = _0172_ && (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2231.11-2231.57" *) \or1200_ctrl.wbforw_valid ;
  assign _0179_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.37-2181.45" *) \or1200_ctrl.id_void ;
  assign _0180_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2243.11-2243.21" *) \or1200_ctrl.ex_freeze ;
  assign _0181_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2245.11-2245.21" *) \or1200_ctrl.ex_freeze ;
  assign _0182_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2254.11-2254.21" *) \or1200_ctrl.ex_freeze ;
  assign _0183_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2256.11-2256.21" *) \or1200_ctrl.ex_freeze ;
  assign _0184_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2387.11-2387.21" *) \or1200_ctrl.ex_freeze ;
  assign _0185_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2389.11-2389.21" *) \or1200_ctrl.ex_freeze ;
  assign _0186_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2406.11-2406.21" *) \or1200_ctrl.wb_freeze ;
  assign _0187_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2418.11-2418.21" *) \or1200_ctrl.id_freeze ;
  assign _0188_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2430.11-2430.21" *) \or1200_ctrl.ex_freeze ;
  assign _0189_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2432.11-2432.21" *) \or1200_ctrl.ex_freeze ;
  assign _0190_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2445.11-2445.21" *) \or1200_ctrl.wb_freeze ;
  assign _0191_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2456.11-2456.21" *) \or1200_ctrl.id_freeze ;
  assign _0192_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2534.11-2534.21" *) \or1200_ctrl.ex_freeze ;
  assign _0193_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2536.11-2536.21" *) \or1200_ctrl.ex_freeze ;
  assign _0194_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2547.11-2547.21" *) \or1200_ctrl.ex_freeze ;
  assign _0195_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2549.11-2549.21" *) \or1200_ctrl.ex_freeze ;
  assign _0196_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2642.11-2642.21" *) \or1200_ctrl.ex_freeze ;
  assign _0197_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2644.11-2644.21" *) \or1200_ctrl.ex_freeze ;
  assign _0198_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2671.11-2671.21" *) \or1200_ctrl.ex_freeze ;
  assign _0199_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2673.11-2673.21" *) \or1200_ctrl.ex_freeze ;
  assign _0200_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2684.12-2684.22" *) \or1200_ctrl.ex_freeze ;
  assign _0201_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2686.12-2686.22" *) \or1200_ctrl.ex_freeze ;
  assign _0202_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2782.11-2782.21" *) \or1200_ctrl.id_freeze ;
  assign _0203_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2827.11-2827.21" *) \or1200_ctrl.ex_freeze ;
  assign _0204_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2829.11-2829.21" *) \or1200_ctrl.ex_freeze ;
  assign _0205_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2838.11-2838.21" *) \or1200_ctrl.ex_freeze ;
  assign _0206_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2840.11-2840.21" *) \or1200_ctrl.ex_freeze ;
  assign _0207_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2889.15-2889.25" *) \or1200_ctrl.ex_freeze ;
  assign _0208_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2891.11-2891.21" *) \or1200_ctrl.ex_freeze ;
  assign _0209_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2901.11-2901.21" *) \or1200_ctrl.ex_freeze ;
  assign _0210_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2903.11-2903.21" *) \or1200_ctrl.ex_freeze ;
  assign _0211_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2915.11-2915.21" *) \or1200_ctrl.ex_freeze ;
  assign _0212_ = ! (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2917.11-2917.21" *) \or1200_ctrl.ex_freeze ;
  assign _0213_ = _0144_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.24-2181.84" *) _0162_;
  assign _0214_ = _0167_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2210.14-2210.63" *) _0168_;
  assign _0215_ = _0148_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2243.11-2243.45" *) \or1200_ctrl.flushpipe ;
  assign _0216_ = _0149_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2254.11-2254.45" *) \or1200_ctrl.flushpipe ;
  assign _0217_ = _0151_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2430.11-2430.45" *) \or1200_ctrl.flushpipe ;
  assign _0218_ = _0152_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2534.11-2534.45" *) \or1200_ctrl.flushpipe ;
  assign _0219_ = _0153_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2547.11-2547.45" *) \or1200_ctrl.flushpipe ;
  assign _0220_ = _0154_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2642.11-2642.45" *) \or1200_ctrl.flushpipe ;
  assign _0221_ = _0155_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2671.11-2671.45" *) \or1200_ctrl.flushpipe ;
  assign _0222_ = _0156_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2684.12-2684.46" *) \or1200_ctrl.flushpipe ;
  assign _0223_ = _0157_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2827.11-2827.45" *) \or1200_ctrl.flushpipe ;
  assign _0224_ = _0158_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2838.11-2838.45" *) \or1200_ctrl.flushpipe ;
  assign _0225_ = _0159_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2889.15-2889.49" *) \or1200_ctrl.flushpipe ;
  assign _0226_ = _0160_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2901.11-2901.45" *) \or1200_ctrl.flushpipe ;
  assign _0227_ = _0161_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2915.11-2915.45" *) \or1200_ctrl.flushpipe ;
  assign _0228_ = _0174_ | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2919.16-2920.15" *) \or1200_ctrl.du_hwbkpt ;
  assign _0229_ = | (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2181.24-2181.34" *) \or1200_ctrl.branch_op ;
  assign _0230_ = _0165_ ? (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2188.15-2188.309" *) { \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15], \or1200_ctrl.id_insn [15:0] } : { 16'h0000, \or1200_ctrl.id_insn [15:0] };
  assign _0248_ = \or1200_except.extend_flush  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4328.25-4328.52" *) \or1200_except.except_start ;
  assign _0249_ = _0312_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4332.23-4332.62" *) \or1200_except.extend_flush ;
  assign _0250_ = \or1200_except.sig_int  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.37" *) \or1200_except.sr [2];
  assign _0251_ = _0250_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.54" *) \or1200_except.delayed_iee [2];
  assign _0252_ = _0251_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.67" *) _0313_;
  assign _0253_ = _0252_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.83" *) _0314_;
  assign _0254_ = _0253_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.95" *) _0315_;
  assign _0255_ = _0254_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.22-4333.104" *) _0316_;
  assign _0256_ = \or1200_except.sig_tick  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.39" *) \or1200_except.sr [1];
  assign _0257_ = _0256_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.52" *) _0317_;
  assign _0258_ = _0257_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.68" *) _0318_;
  assign _0259_ = _0258_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.80" *) _0319_;
  assign _0260_ = _0259_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.23-4334.89" *) _0320_;
  assign _0261_ = \or1200_except.tick_pending  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4341.4-4341.30" *) _0321_;
  assign _0262_ = \or1200_except.int_pending  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4342.4-4342.30" *) _0322_;
  assign _0263_ = \or1200_except.ex_exceptflags [1] & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4343.4-4343.34" *) _0323_;
  assign _0264_ = \or1200_except.ex_exceptflags [0] & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4344.4-4344.34" *) _0324_;
  assign _0265_ = \or1200_except.ex_exceptflags [2] & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4345.4-4345.34" *) _0325_;
  assign _0266_ = \or1200_except.sig_illegal  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4346.4-4346.29" *) _0326_;
  assign _0267_ = \or1200_except.sig_align  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4347.4-4347.27" *) _0327_;
  assign _0268_ = \or1200_except.sig_dtlbmiss  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4348.4-4348.30" *) _0328_;
  assign _0269_ = \or1200_except.sig_dmmufault  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4349.4-4349.31" *) _0329_;
  assign _0270_ = \or1200_except.sig_dbuserr  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4350.4-4350.29" *) _0330_;
  assign _0272_ = \or1200_except.sig_trap  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4352.4-4352.27" *) _0332_;
  assign _0273_ = _0272_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4352.4-4352.40" *) _0333_;
  assign _0274_ = \or1200_except.sig_syscall  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4353.4-4353.30" *) _0334_;
  assign _0275_ = _0274_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4353.4-4353.43" *) _0335_;
  assign _0276_ = \or1200_except.tick_pending  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4356.4-4356.29" *) \or1200_except.du_dsr [4];
  assign _0277_ = \or1200_except.int_pending  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4357.4-4357.29" *) \or1200_except.du_dsr [7];
  assign _0278_ = \or1200_except.ex_exceptflags [1] & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4358.4-4358.33" *) \or1200_except.du_dsr [9];
  assign _0279_ = \or1200_except.ex_exceptflags [0] & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4359.4-4359.33" *) \or1200_except.du_dsr [3];
  assign _0280_ = \or1200_except.ex_exceptflags [2] & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4360.4-4360.33" *) \or1200_except.du_dsr [1];
  assign _0281_ = \or1200_except.sig_illegal  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4361.4-4361.28" *) \or1200_except.du_dsr [6];
  assign _0282_ = \or1200_except.sig_align  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4362.4-4362.26" *) \or1200_except.du_dsr [5];
  assign _0283_ = \or1200_except.sig_dtlbmiss  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4363.4-4363.29" *) \or1200_except.du_dsr [8];
  assign _0284_ = \or1200_except.sig_dmmufault  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4364.4-4364.30" *) \or1200_except.du_dsr [2];
  assign _0285_ = \or1200_except.sig_dbuserr  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4365.4-4365.28" *) \or1200_except.du_dsr [1];
  assign _0287_ = \or1200_except.sig_trap  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4367.4-4367.26" *) \or1200_except.du_dsr [13];
  assign _0288_ = _0287_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4367.4-4367.39" *) _0336_;
  assign _0289_ = \or1200_except.sig_syscall  & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4368.4-4368.29" *) \or1200_except.du_dsr [11];
  assign _0290_ = _0289_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4368.4-4368.42" *) _0337_;
  assign _0291_ = _0306_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4439.11-4439.33" *) \or1200_except.id_freeze ;
  assign _0292_ = _0352_ & (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4477.27-4477.49" *) _0309_;
  assign _0294_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4509.15-4509.35" *) \or1200_except.except_trig [12];
  assign _0295_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4509.39-4509.59" *) \or1200_except.except_trig [11];
  assign _0296_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.15-4514.35" *) \or1200_except.except_trig [12];
  assign _0297_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.39-4514.59" *) \or1200_except.except_trig [11];
  assign _0299_ = _0294_ && (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4509.15-4509.59" *) _0295_;
  assign _0300_ = _0296_ && (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.15-4514.59" *) _0297_;
  assign _0301_ = _0300_ && (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4514.15-4514.83" *) _0298_;
  assign _0302_ = _0310_ && (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4560.9-4560.32" *) _0311_;
  assign _0303_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4383.11-4383.21" *) \or1200_except.id_freeze ;
  assign _0304_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4400.11-4400.17" *) \or1200_except.sr [2];
  assign _0305_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4416.11-4416.17" *) \or1200_except.sr [1];
  assign _0306_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4439.11-4439.21" *) \or1200_except.ex_freeze ;
  assign _0307_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4446.11-4446.21" *) \or1200_except.ex_freeze ;
  assign _0308_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4462.11-4462.21" *) \or1200_except.wb_freeze ;
  assign _0309_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4477.42-4477.49" *) _0353_;
  assign _0310_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4560.9-4560.18" *) \or1200_except.if_stall ;
  assign _0311_ = ! (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4560.22-4560.32" *) \or1200_except.id_freeze ;
  assign _0312_ = | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4332.24-4332.46" *) \or1200_except.except_type ;
  assign _0313_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.57-4333.67" *) \or1200_except.ex_freeze ;
  assign _0314_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.70-4333.83" *) \or1200_except.branch_taken ;
  assign _0315_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.86-4333.95" *) \or1200_except.ex_dslot ;
  assign _0316_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4333.98-4333.104" *) \or1200_except.sr_we ;
  assign _0317_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.42-4334.52" *) \or1200_except.ex_freeze ;
  assign _0318_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.55-4334.68" *) \or1200_except.branch_taken ;
  assign _0319_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.71-4334.80" *) \or1200_except.ex_dslot ;
  assign _0320_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4334.83-4334.89" *) \or1200_except.sr_we ;
  assign _0321_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4341.20-4341.30" *) \or1200_except.du_dsr [4];
  assign _0322_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4342.20-4342.30" *) \or1200_except.du_dsr [7];
  assign _0323_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4343.24-4343.34" *) \or1200_except.du_dsr [9];
  assign _0324_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4344.24-4344.34" *) \or1200_except.du_dsr [3];
  assign _0325_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4345.24-4345.34" *) \or1200_except.du_dsr [1];
  assign _0326_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4346.19-4346.29" *) \or1200_except.du_dsr [6];
  assign _0327_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4347.17-4347.27" *) \or1200_except.du_dsr [5];
  assign _0328_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4348.20-4348.30" *) \or1200_except.du_dsr [8];
  assign _0329_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4349.21-4349.31" *) \or1200_except.du_dsr [2];
  assign _0330_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4350.19-4350.29" *) \or1200_except.du_dsr [1];
  assign _0331_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4351.17-4351.28" *) \or1200_except.du_dsr [10];
  assign _0332_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4352.16-4352.27" *) \or1200_except.du_dsr [13];
  assign _0333_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4352.30-4352.40" *) \or1200_except.ex_freeze ;
  assign _0334_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4353.19-4353.30" *) \or1200_except.du_dsr [11];
  assign _0335_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4353.33-4353.43" *) \or1200_except.ex_freeze ;
  assign _0336_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4367.29-4367.39" *) \or1200_except.ex_freeze ;
  assign _0337_ = ~ (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4368.32-4368.42" *) \or1200_except.ex_freeze ;
  assign _0338_ = \or1200_except.sig_dbuserr  | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4335.19-4335.46" *) \or1200_except.sig_dmmufault ;
  assign _0339_ = _0338_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4335.19-4335.61" *) \or1200_except.sig_dtlbmiss ;
  assign _0340_ = _0339_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4335.19-4335.73" *) \or1200_except.sig_align ;
  assign _0341_ = _0340_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4335.19-4335.87" *) \or1200_except.sig_illegal ;
  assign _0342_ = \or1200_except.except_flushpipe  | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4470.20-4470.44" *) \or1200_except.pc_we ;
  assign _0343_ = _0342_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4470.20-4470.59" *) \or1200_except.extend_flush ;
  assign _0344_ = \or1200_except.icpu_ack_i  | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4545.9-4545.32" *) \or1200_except.icpu_err_i ;
  assign _0345_ = _0344_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4545.9-4545.47" *) \or1200_except.genpc_freeze ;
  assign _0347_ = _0346_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.51" *) \or1200_except.sig_trap ;
  assign _0348_ = _0347_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.64" *) \or1200_except.dcpu_ack_i ;
  assign _0349_ = _0348_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.76" *) \or1200_except.dcpu_err_i ;
  assign _0350_ = _0349_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.85" *) \or1200_except.du_dsr ;
  assign _0351_ = _0350_ | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4571.17-4571.96" *) \or1200_except.lsu_addr ;
  assign _0352_ = | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4477.27-4477.39" *) \or1200_except.except_trig ;
  assign _0353_ = | (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4477.42-4477.49" *) \or1200_except.state ;
  assign _0354_ = \or1200_except.ex_void  ? (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4331.22-4331.45" *) \or1200_except.id_pc  : \or1200_except.ex_pc ;
  assign _0355_ = \or1200_except.sr_we  ? (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4502.14-4502.32" *) \or1200_except.to_sr  : \or1200_except.sr ;
  assign _0358_ = \or1200_except.ex_dslot  ? (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4507.18-4507.98" *) \or1200_except.wb_pc  : _0357_;
  assign _0361_ = \or1200_except.ex_dslot  ? (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4512.16-4512.96" *) \or1200_except.wb_pc  : _0360_;
  assign _0363_ = \or1200_except.ex_dslot  ? (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4523.16-4523.40" *) \or1200_except.wb_pc  : \or1200_except.ex_pc ;
  assign _0366_ = _0371_ & (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.34-4178.57" *) \or1200_freeze.if_stall ;
  assign _0367_ = _0372_ & (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.34-4181.57" *) \or1200_freeze.if_stall ;
  assign _0368_ = _0388_ & (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4208.11-4208.35" *) _0370_;
  assign _0369_ = ! (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4192.11-4192.21" *) \or1200_freeze.flushpipe ;
  assign _0370_ = ! (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4208.25-4208.35" *) \or1200_freeze.ex_freeze ;
  assign _0371_ = ~ (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.34-4178.46" *) \or1200_freeze.lsu_unstall ;
  assign _0372_ = ~ (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.34-4181.46" *) \or1200_freeze.lsu_unstall ;
  assign _0373_ = \or1200_freeze.du_stall  | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4175.23-4175.45" *) \or1200_freeze.flushpipe_r ;
  assign _0374_ = \or1200_freeze.id_freeze  | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4176.20-4176.44" *) \or1200_freeze.extend_flush ;
  assign _0375_ = \or1200_freeze.lsu_stall  | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.21-4178.58" *) _0366_;
  assign _0376_ = _0375_ | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.21-4178.78" *) \or1200_freeze.multicycle_freeze ;
  assign _0378_ = _0377_ | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.20-4178.110" *) \or1200_freeze.du_stall ;
  assign _0379_ = _0378_ | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4178.20-4178.122" *) \or1200_freeze.mac_stall ;
  assign _0380_ = \or1200_freeze.lsu_stall  | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.21-4181.58" *) _0367_;
  assign _0381_ = _0380_ | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.21-4181.78" *) \or1200_freeze.multicycle_freeze ;
  assign _0382_ = _0381_ | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.20-4181.90" *) \or1200_freeze.du_stall ;
  assign _0383_ = _0382_ | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.20-4181.102" *) \or1200_freeze.mac_stall ;
  assign _0384_ = _0383_ | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4181.20-4181.113" *) \or1200_freeze.abort_ex ;
  assign _0385_ = \or1200_freeze.icpu_ack_i  | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4189.11-4189.34" *) \or1200_freeze.icpu_err_i ;
  assign _0386_ = | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4198.28-4198.43" *) \or1200_freeze.multicycle_cnt ;
  assign _0387_ = | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4206.11-4206.26" *) \or1200_freeze.multicycle_cnt ;
  assign _0388_ = | (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4208.11-4208.22" *) \or1200_freeze.multicycle ;
  assign _0389_ = \or1200_freeze.multicycle_cnt  - (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4207.22-4207.44" *) 2'h1;
  assign _0400_ = \or1200_genpc.pcreg  + (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1697.10-1697.52" *) 30'h00000001;
  assign _0401_ = \or1200_genpc.binsn_addr  + (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1711.8-1711.35" *) \or1200_genpc.branch_addrofs ;
  assign _0402_ = \or1200_genpc.binsn_addr  + (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1717.11-1717.38" *) \or1200_genpc.branch_addrofs ;
  assign _0403_ = \or1200_genpc.pcreg  + (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1722.11-1722.53" *) 30'h00000001;
  assign _0404_ = \or1200_genpc.pcreg  + (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1727.11-1727.53" *) 30'h00000001;
  assign _0405_ = \or1200_genpc.binsn_addr  + (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1731.24-1731.51" *) \or1200_genpc.branch_addrofs ;
  assign _0406_ = _0412_ & (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.51" *) _0413_;
  assign _0407_ = _0406_ & (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.64" *) _0414_;
  assign _0408_ = _0407_ & (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.95" *) _0419_;
  assign _0409_ = _0416_ & (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.42-1795.69" *) _0417_;
  assign _0410_ = _0409_ & (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.42-1795.86" *) _0418_;
  assign _0411_ = _0423_ & (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1800.19-1800.48" *) _0424_;
  assign _0412_ = ! (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.35" *) \or1200_genpc.no_more_dslot ;
  assign _0413_ = ! (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.38-1666.51" *) \or1200_genpc.except_start ;
  assign _0414_ = ! (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.54-1666.64" *) \or1200_genpc.spr_pc_we ;
  assign _0415_ = ! (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1673.24-1673.37" *) \or1200_genpc.genpc_freeze ;
  assign _0416_ = ! (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.42-1795.55" *) \or1200_genpc.genpc_freeze ;
  assign _0417_ = ! (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.58-1795.69" *) \or1200_genpc.icpu_rty_i ;
  assign _0418_ = ! (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.72-1795.86" *) \or1200_genpc.genpc_refetch ;
  assign _0419_ = \or1200_genpc.icpu_rty_i  | (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.68-1666.94" *) \or1200_genpc.genpc_refetch ;
  assign _0420_ = \or1200_genpc.no_more_dslot  | (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.11-1795.39" *) \or1200_genpc.except_start ;
  assign _0421_ = _0420_ | (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1795.11-1795.86" *) _0410_;
  assign _0424_ = | (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1800.36-1800.48" *) \or1200_genpc.binsn_addr ;
  assign _0426_ = { _0436_, 16'hff00 } - (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1792.14-1792.78" *) 32'd1;
  assign _0427_ = _0408_ ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1666.21-1666.113" *) \or1200_genpc.icpu_adr_i  : \or1200_genpc.pc ;
  assign _0428_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1740.11-1740.48" *) 20'hf0000 : 20'h00000;
  assign _0429_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1745.32-1745.69" *) 20'hf0000 : 20'h00000;
  assign _0430_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1750.32-1750.69" *) 20'hf0000 : 20'h00000;
  assign _0431_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1755.32-1755.69" *) 20'hf0000 : 20'h00000;
  assign _0432_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1760.32-1760.69" *) 20'hf0000 : 20'h00000;
  assign _0433_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1765.32-1765.69" *) 20'hf0000 : 20'h00000;
  assign _0434_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1770.32-1770.69" *) 20'hf0000 : 20'h00000;
  assign _0435_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1775.32-1775.69" *) 20'hf0000 : 20'h00000;
  assign _0436_ = \or1200_genpc.except_prefix  ? (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1792.16-1792.53" *) 20'hf0000 : 20'h00000;
  assign _0440_ = _0458_ & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.19-1908.44" *) _0459_;
  assign _0441_ = _0440_ & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.19-1908.53" *) _0460_;
  assign _0442_ = \or1200_if.saved  & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1909.24-1909.42" *) \or1200_if.icpu_ack_i ;
  assign _0443_ = \or1200_if.icpu_err_i  & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1910.26-1910.84" *) _0455_;
  assign _0444_ = _0443_ & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1910.26-1910.101" *) _0461_;
  assign _0445_ = \or1200_if.icpu_err_i  & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1911.27-1911.87" *) _0456_;
  assign _0446_ = _0445_ & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1911.27-1911.104" *) _0462_;
  assign _0447_ = \or1200_if.icpu_err_i  & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1912.25-1912.84" *) _0457_;
  assign _0448_ = _0447_ & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1912.25-1912.101" *) _0463_;
  assign _0449_ = \or1200_if.icpu_ack_i  & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1922.11-1922.33" *) \or1200_if.if_freeze ;
  assign _0450_ = _0449_ & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1922.11-1922.42" *) _0464_;
  assign _0451_ = \or1200_if.icpu_ack_i  & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1935.11-1935.33" *) \or1200_if.if_freeze ;
  assign _0452_ = _0451_ & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1935.11-1935.42" *) _0466_;
  assign _0453_ = \or1200_if.icpu_ack_i  & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1948.11-1948.33" *) \or1200_if.if_freeze ;
  assign _0454_ = _0453_ & (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1948.11-1948.42" *) _0468_;
  assign _0455_ = \or1200_if.icpu_tag_i  == (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1910.40-1910.58" *) 4'hd;
  assign _0456_ = \or1200_if.icpu_tag_i  == (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1911.41-1911.59" *) 4'hc;
  assign _0457_ = \or1200_if.icpu_tag_i  == (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1912.39-1912.57" *) 4'hb;
  assign _0458_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.19-1908.30" *) \or1200_if.icpu_err_i ;
  assign _0459_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.33-1908.44" *) \or1200_if.icpu_ack_i ;
  assign _0460_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1908.47-1908.53" *) \or1200_if.saved ;
  assign _0461_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1910.87-1910.101" *) \or1200_if.no_more_dslot ;
  assign _0462_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1911.90-1911.104" *) \or1200_if.no_more_dslot ;
  assign _0463_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1912.87-1912.101" *) \or1200_if.no_more_dslot ;
  assign _0464_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1922.36-1922.42" *) \or1200_if.saved ;
  assign _0465_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1924.11-1924.21" *) \or1200_if.if_freeze ;
  assign _0466_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1935.36-1935.42" *) \or1200_if.saved ;
  assign _0467_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1937.11-1937.21" *) \or1200_if.if_freeze ;
  assign _0468_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1948.36-1948.42" *) \or1200_if.saved ;
  assign _0469_ = ! (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1950.11-1950.21" *) \or1200_if.if_freeze ;
  assign _0470_ = \or1200_if.icpu_err_i  | (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.18-1905.44" *) \or1200_if.no_more_dslot ;
  assign _0471_ = _0470_ | (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.18-1905.50" *) \or1200_if.rfe ;
  assign _0472_ = \or1200_if.icpu_ack_i  ? (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.101-1905.151" *) \or1200_if.icpu_dat_i  : 32'd341901312;
  assign _0473_ = \or1200_if.saved  ? (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.80-1905.151" *) \or1200_if.insn_saved  : _0472_;
  assign _0474_ = _0471_ ? (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1905.18-1905.151" *) 32'd339804160 : _0473_;
  assign _0475_ = \or1200_if.saved  ? (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1906.16-1906.47" *) \or1200_if.addr_saved  : \or1200_if.icpu_adr_i ;
  assign _0478_ = \or1200_lsu.addrbase  + (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4840.21-4840.39" *) \or1200_lsu.addrofs ;
  assign _0479_ = \or1200_lsu.dcpu_rty_i  & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4829.20-4829.46" *) \or1200_lsu.dcpu_cycstb_o ;
  assign _0480_ = _0495_ & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.23-4831.104" *) \or1200_lsu.dcpu_adr_o [0];
  assign _0481_ = _0498_ & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.6-4832.90" *) _0501_;
  assign _0482_ = \or1200_lsu.dcpu_err_i  & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4833.26-4833.84" *) _0491_;
  assign _0483_ = \or1200_lsu.dcpu_err_i  & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4834.27-4834.87" *) _0492_;
  assign _0484_ = \or1200_lsu.dcpu_err_i  & (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4835.25-4835.84" *) _0493_;
  assign _0485_ = \or1200_lsu.lsu_op  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.25-4831.42" *) 4'hc;
  assign _0486_ = \or1200_lsu.lsu_op  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.47-4831.64" *) 4'h4;
  assign _0487_ = \or1200_lsu.lsu_op  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.69-4831.86" *) 4'h5;
  assign _0488_ = \or1200_lsu.lsu_op  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.8-4832.25" *) 4'he;
  assign _0489_ = \or1200_lsu.lsu_op  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.30-4832.47" *) 4'h6;
  assign _0490_ = \or1200_lsu.lsu_op  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.52-4832.69" *) 4'h7;
  assign _0491_ = \or1200_lsu.dcpu_tag_i  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4833.40-4833.58" *) 4'hd;
  assign _0492_ = \or1200_lsu.dcpu_tag_i  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4834.41-4834.59" *) 4'hc;
  assign _0493_ = \or1200_lsu.dcpu_tag_i  == (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4835.39-4835.57" *) 4'hb;
  assign _0494_ = _0485_ | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.24-4831.65" *) _0486_;
  assign _0495_ = _0494_ | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.24-4831.87" *) _0487_;
  assign _0496_ = _0480_ | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4831.23-4832.90" *) _0481_;
  assign _0497_ = _0488_ | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.7-4832.48" *) _0489_;
  assign _0498_ = _0497_ | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.7-4832.70" *) _0490_;
  assign _0499_ = \or1200_lsu.du_stall  | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4841.24-4841.46" *) \or1200_lsu.lsu_unstall ;
  assign _0500_ = _0499_ | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4841.24-4841.61" *) \or1200_lsu.except_align ;
  assign _0501_ = | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4832.74-4832.90" *) \or1200_lsu.dcpu_adr_o [1:0];
  assign _0502_ = | (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4841.71-4841.78" *) \or1200_lsu.lsu_op ;
  assign _0503_ = _0500_ ? (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4841.24-4841.78" *) 1'h0 : _0502_;
  assign _0504_ = \or1200_lsu.dcpu_cycstb_o  ? (* src = "../vtr/verilog/or1200.v:1441.12-1466.2|../vtr/verilog/or1200.v:4843.21-4843.66" *) 4'h1 : 4'h0;
  assign _0540_ = _0563_ + (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.35-3642.44" *) 1'h1;
  assign _0541_ = _0564_ + (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.35-3643.44" *) 1'h1;
  assign _0542_ = _0565_ + (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3659.29-3659.53" *) 1'h1;
  assign _0543_ = \or1200_mult_mac.mac_r  + (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3762.13-3762.31" *) \or1200_mult_mac.mul_prod_r ;
  assign _0544_ = \or1200_mult_mac.spr_cs  & (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3638.23-3638.41" *) \or1200_mult_mac.spr_write ;
  assign _0545_ = _0544_ & (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3638.23-3638.96" *) \or1200_mult_mac.spr_addr [0];
  assign _0546_ = \or1200_mult_mac.spr_cs  & (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3639.23-3639.41" *) \or1200_mult_mac.spr_write ;
  assign _0547_ = _0546_ & (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3639.23-3639.97" *) _0559_;
  assign _0548_ = \or1200_mult_mac.alu_op_div  & (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.13-3642.31" *) \or1200_mult_mac.a [31];
  assign _0549_ = \or1200_mult_mac.alu_op_div  & (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.13-3643.31" *) \or1200_mult_mac.b [31];
  assign _0550_ = \or1200_mult_mac.macrc_op  & (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3765.11-3765.32" *) _0561_;
  assign _0551_ = _0573_ & (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.19-3780.72" *) \or1200_mult_mac.id_macrc_op ;
  assign _0552_ = \or1200_mult_mac.alu_op  == (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.66-3642.83" *) 4'h6;
  assign _0553_ = \or1200_mult_mac.alu_op  == (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.66-3643.83" *) 4'h6;
  assign _0554_ = \or1200_mult_mac.alu_op  == (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3644.22-3644.39" *) 4'h9;
  assign _0555_ = \or1200_mult_mac.alu_op  == (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3645.40-3645.57" *) 4'ha;
  assign _0556_ = \or1200_mult_mac.mac_op_r3  == (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3761.11-3761.29" *) 2'h1;
  assign _0557_ = \or1200_mult_mac.mac_op_r3  == (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3763.11-3763.29" *) 2'h2;
  assign _0558_ = \or1200_mult_mac.alu_op_div_divu  && (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3711.11-3711.38" *) \or1200_mult_mac.div_free ;
  assign _0559_ = ! (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3639.44-3639.97" *) \or1200_mult_mac.spr_addr [0];
  assign _0560_ = ! (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3717.22-3717.32" *) \or1200_mult_mac.ex_freeze ;
  assign _0561_ = ! (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3765.22-3765.32" *) \or1200_mult_mac.ex_freeze ;
  assign _0562_ = \or1200_mult_mac.x  * (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3679.19-3679.24" *) \or1200_mult_mac.y ;
  assign _0563_ = ~ (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.35-3642.37" *) \or1200_mult_mac.a ;
  assign _0564_ = ~ (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.35-3643.37" *) \or1200_mult_mac.b ;
  assign _0565_ = ~ (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3659.29-3659.46" *) \or1200_mult_mac.mul_prod_r [31:0];
  assign _0566_ = \or1200_mult_mac.alu_op_div_divu  | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.47-3642.84" *) _0552_;
  assign _0567_ = _0566_ | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.47-3642.96" *) _0575_;
  assign _0568_ = \or1200_mult_mac.alu_op_div_divu  | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.47-3643.84" *) _0553_;
  assign _0569_ = _0568_ | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.47-3643.96" *) _0576_;
  assign _0570_ = \or1200_mult_mac.alu_op_div  | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3645.26-3645.58" *) _0555_;
  assign _0571_ = \or1200_mult_mac.div_free  | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3717.11-3717.32" *) _0560_;
  assign _0572_ = _0579_ | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.20-3780.42" *) _0580_;
  assign _0573_ = _0572_ | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.20-3780.57" *) _0581_;
  assign _0574_ = _0551_ | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.19-3782.18" *) _0582_;
  assign _0575_ = | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.88-3642.95" *) \or1200_mult_mac.mac_op ;
  assign _0576_ = | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.88-3643.95" *) \or1200_mult_mac.mac_op ;
  assign _0577_ = | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3704.11-3704.20" *) \or1200_mult_mac.div_cntr ;
  assign _0578_ = | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3775.17-3775.26" *) \or1200_mult_mac.spr_addr ;
  assign _0579_ = | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.20-3780.27" *) \or1200_mult_mac.mac_op ;
  assign _0580_ = | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.31-3780.41" *) \or1200_mult_mac.mac_op_r1 ;
  assign _0581_ = | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3780.46-3780.56" *) \or1200_mult_mac.mac_op_r2 ;
  assign _0582_ = | (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3782.8-3782.17" *) \or1200_mult_mac.div_cntr ;
  assign _0583_ = \or1200_mult_mac.mul_prod_r [63:32] - (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3646.18-3646.39" *) \or1200_mult_mac.y ;
  assign _0584_ = \or1200_mult_mac.div_cntr  - (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3709.16-3709.31" *) 1'h1;
  assign _0585_ = \or1200_mult_mac.mac_r  - (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3764.13-3764.31" *) \or1200_mult_mac.mul_prod_r ;
  assign _0586_ = \or1200_mult_mac.spr_addr [0] ? (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3640.20-3640.101" *) \or1200_mult_mac.mac_r [31:0] : \or1200_mult_mac.mac_r [63:32];
  assign _0587_ = _0567_ ? (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.47-3642.115" *) \or1200_mult_mac.a  : 32'd0;
  assign _0588_ = _0548_ ? (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3642.12-3642.115" *) _0540_ : _0587_;
  assign _0589_ = _0569_ ? (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.47-3643.115" *) \or1200_mult_mac.b  : 32'd0;
  assign _0590_ = _0549_ ? (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3643.12-3643.115" *) _0541_ : _0589_;
  assign _0591_ = _0592_ ? (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3659.13-3659.72" *) _0542_ : \or1200_mult_mac.mul_prod_r [31:0];
  assign _0592_ = \or1200_mult_mac.a [31] ^ (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3659.13-3659.26" *) \or1200_mult_mac.b [31];
  assign _0601_ = _0609_ && (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3230.15-3230.38" *) \or1200_operandmuxes.id_freeze ;
  assign _0602_ = _0601_ && (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3230.15-3230.50" *) _0610_;
  assign _0603_ = _0611_ && (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3233.15-3233.37" *) _0612_;
  assign _0604_ = _0613_ && (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3235.15-3235.39" *) _0614_;
  assign _0605_ = _0615_ && (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3246.15-3246.38" *) \or1200_operandmuxes.id_freeze ;
  assign _0606_ = _0605_ && (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3246.15-3246.50" *) _0616_;
  assign _0607_ = _0617_ && (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3249.15-3249.37" *) _0618_;
  assign _0608_ = _0619_ && (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3251.15-3251.39" *) _0620_;
  assign _0609_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3230.15-3230.25" *) \or1200_operandmuxes.ex_freeze ;
  assign _0610_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3230.42-3230.50" *) \or1200_operandmuxes.saved_a ;
  assign _0611_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3233.15-3233.25" *) \or1200_operandmuxes.ex_freeze ;
  assign _0612_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3233.29-3233.37" *) \or1200_operandmuxes.saved_a ;
  assign _0613_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3235.15-3235.25" *) \or1200_operandmuxes.ex_freeze ;
  assign _0614_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3235.29-3235.39" *) \or1200_operandmuxes.id_freeze ;
  assign _0615_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3246.15-3246.25" *) \or1200_operandmuxes.ex_freeze ;
  assign _0616_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3246.42-3246.50" *) \or1200_operandmuxes.saved_b ;
  assign _0617_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3249.15-3249.25" *) \or1200_operandmuxes.ex_freeze ;
  assign _0618_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3249.29-3249.37" *) \or1200_operandmuxes.saved_b ;
  assign _0619_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3251.15-3251.25" *) \or1200_operandmuxes.ex_freeze ;
  assign _0620_ = ! (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3251.29-3251.39" *) \or1200_operandmuxes.id_freeze ;
  assign _0624_ = \or1200_rf.spr_cs  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3003.20-3003.74" *) _0636_;
  assign _0625_ = \or1200_rf.spr_valid  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3023.20-3023.42" *) _0637_;
  assign _0626_ = \or1200_rf.spr_valid  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3028.20-3028.41" *) \or1200_rf.spr_write ;
  assign _0627_ = \or1200_rf.spr_valid  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3033.20-3033.41" *) \or1200_rf.spr_write ;
  assign _0628_ = \or1200_rf.spr_valid  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.18-3044.39" *) \or1200_rf.spr_write ;
  assign _0629_ = \or1200_rf.we  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.44-3044.59" *) _0644_;
  assign _0630_ = _0647_ & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.16-3044.75" *) \or1200_rf.rf_we_allow ;
  assign _0631_ = _0630_ & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.16-3044.98" *) _0648_;
  assign _0632_ = \or1200_rf.rda  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3050.17-3050.33" *) _0645_;
  assign _0633_ = \or1200_rf.rdb  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3058.17-3058.33" *) _0646_;
  assign _0634_ = \or1200_rf.id_freeze  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3069.11-3069.39" *) _0638_;
  assign _0635_ = \or1200_rf.id_freeze  & (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3082.11-3082.39" *) _0640_;
  assign _0636_ = \or1200_rf.spr_addr [10:5] == (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3003.30-3003.57" *) 6'h20;
  assign _0637_ = ! (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3023.32-3023.42" *) \or1200_rf.spr_write ;
  assign _0638_ = ! (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3069.23-3069.39" *) \or1200_rf.dataa_saved [32];
  assign _0639_ = ! (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3072.11-3072.21" *) \or1200_rf.id_freeze ;
  assign _0640_ = ! (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3082.23-3082.39" *) \or1200_rf.datab_saved [32];
  assign _0641_ = ! (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3085.11-3085.21" *) \or1200_rf.id_freeze ;
  assign _0642_ = ~ (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3041.11-3041.21" *) \or1200_rf.wb_freeze ;
  assign _0643_ = ~ (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3042.18-3042.28" *) \or1200_rf.flushpipe ;
  assign _0644_ = ~ (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.49-3044.59" *) \or1200_rf.wb_freeze ;
  assign _0645_ = ~ (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3050.23-3050.33" *) \or1200_rf.id_freeze ;
  assign _0646_ = ~ (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3058.23-3058.33" *) \or1200_rf.id_freeze ;
  assign _0647_ = _0628_ | (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.17-3044.60" *) _0629_;
  assign _0648_ = \or1200_rf.supv  | (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.79-3044.97" *) _0651_;
  assign _0649_ = _0632_ | (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3050.17-3050.45" *) \or1200_rf.spr_valid ;
  assign _0650_ = _0633_ | (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3058.17-3058.45" *) \or1200_rf.spr_valid ;
  assign _0651_ = | (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3044.87-3044.96" *) \or1200_rf.rf_addrw ;
  assign _0652_ = | (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3179.17-3179.26" *) \or1200_rf.spr_addr ;
  assign _0653_ = \or1200_rf.dataa_saved [32] ? (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3013.16-3013.64" *) \or1200_rf.dataa_saved [31:0] : \or1200_rf.from_rfa ;
  assign _0654_ = \or1200_rf.datab_saved [32] ? (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3018.16-3018.64" *) \or1200_rf.datab_saved [31:0] : \or1200_rf.from_rfb ;
  assign _0655_ = _0625_ ? (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3023.19-3023.67" *) \or1200_rf.spr_addr [4:0] : \or1200_rf.addra ;
  assign _0656_ = _0626_ ? (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3028.19-3028.66" *) \or1200_rf.spr_addr [4:0] : \or1200_rf.addrw ;
  assign _0657_ = _0627_ ? (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3033.19-3033.62" *) \or1200_rf.spr_dat_i  : \or1200_rf.dataw ;
  assign _0668_ = \or1200_sprs.unqualified_cs  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.17-3935.771" *) { _0749_, _0748_, _0747_, _0746_, _0745_, _0744_, _0743_, _0742_, _0741_, _0740_, _0739_, _0738_, _0737_, _0736_, _0735_, _0734_, _0733_, _0732_, _0731_, _0730_, _0729_, _0728_, _0727_, _0726_, _0725_, _0724_, _0723_, _0722_, _0721_, _0720_, _0719_, _0718_ };
  assign _0669_ = \or1200_sprs.read_spr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.37-4026.56" *) \or1200_sprs.cfgr_sel ;
  assign _0670_ = \or1200_sprs.spr_dat_cfgr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.20-4026.58" *) { 31'h00000000, _0669_ };
  assign _0671_ = \or1200_sprs.read_spr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4027.21-4027.38" *) \or1200_sprs.rf_sel ;
  assign _0672_ = \or1200_sprs.spr_dat_rf  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4027.6-4027.40" *) { 31'h00000000, _0671_ };
  assign _0673_ = \or1200_sprs.read_spr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4028.22-4028.40" *) \or1200_sprs.npc_sel ;
  assign _0674_ = \or1200_sprs.spr_dat_npc  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4028.6-4028.42" *) { 31'h00000000, _0673_ };
  assign _0675_ = \or1200_sprs.read_spr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4029.22-4029.40" *) \or1200_sprs.ppc_sel ;
  assign _0676_ = \or1200_sprs.spr_dat_ppc  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4029.6-4029.42" *) { 31'h00000000, _0675_ };
  assign _0677_ = \or1200_sprs.read_spr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4030.40-4030.57" *) \or1200_sprs.sr_sel ;
  assign _0678_ = { 16'h0000, \or1200_sprs.sr  } & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4030.6-4030.59" *) { 31'h00000000, _0677_ };
  assign _0679_ = \or1200_sprs.read_spr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4031.15-4031.34" *) \or1200_sprs.epcr_sel ;
  assign _0680_ = \or1200_sprs.epcr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4031.6-4031.36" *) { 31'h00000000, _0679_ };
  assign _0681_ = \or1200_sprs.read_spr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4032.15-4032.34" *) \or1200_sprs.eear_sel ;
  assign _0682_ = \or1200_sprs.eear  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4032.6-4032.36" *) { 31'h00000000, _0681_ };
  assign _0683_ = \or1200_sprs.read_spr  & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4033.41-4033.59" *) \or1200_sprs.esr_sel ;
  assign _0684_ = { 16'h0000, \or1200_sprs.esr  } & (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4033.6-4033.61" *) { 31'h00000000, _0683_ };
  assign _0685_ = \or1200_sprs.branch_op  == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3984.4-3984.23" *) 3'h6;
  assign _0686_ = \or1200_sprs.branch_op  == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3988.4-3988.23" *) 3'h6;
  assign _0687_ = \or1200_sprs.branch_op  == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3993.4-3993.23" *) 3'h6;
  assign _0688_ = \or1200_sprs.branch_op  == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3998.4-3998.23" *) 3'h6;
  assign _0689_ = ! (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4005.41-4005.69" *) \or1200_sprs.spr_addr [10:4];
  assign _0690_ = \or1200_sprs.spr_addr [10:5] == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4006.39-4006.66" *) 6'h20;
  assign _0691_ = \or1200_sprs.spr_addr [10:0] == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4007.40-4007.73" *) 11'h010;
  assign _0692_ = \or1200_sprs.spr_addr [10:0] == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4008.40-4008.73" *) 11'h012;
  assign _0693_ = \or1200_sprs.spr_addr [10:0] == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4009.39-4009.72" *) 11'h011;
  assign _0694_ = \or1200_sprs.spr_addr [10:0] == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4010.41-4010.74" *) 11'h020;
  assign _0695_ = \or1200_sprs.spr_addr [10:0] == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4011.41-4011.74" *) 11'h030;
  assign _0696_ = \or1200_sprs.spr_addr [10:0] == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4012.40-4012.73" *) 11'h040;
  assign _0697_ = \or1200_sprs.branch_op  == (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.41-4017.60" *) 3'h6;
  assign _0698_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3985.4-3985.23" *) \or1200_sprs.sr_sel ;
  assign _0699_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3990.4-3990.23" *) \or1200_sprs.sr_sel ;
  assign _0700_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3995.4-3995.23" *) \or1200_sprs.sr_sel ;
  assign _0701_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3999.4-3999.23" *) \or1200_sprs.sr_sel ;
  assign _0702_ = \or1200_sprs.spr_cs [0] && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4005.20-4005.70" *) _0689_;
  assign _0703_ = \or1200_sprs.spr_cs [0] && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4006.18-4006.83" *) _0690_;
  assign _0704_ = \or1200_sprs.spr_cs [0] && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4007.19-4007.74" *) _0691_;
  assign _0705_ = \or1200_sprs.spr_cs [0] && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4008.19-4008.74" *) _0692_;
  assign _0706_ = \or1200_sprs.spr_cs [0] && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4009.18-4009.73" *) _0693_;
  assign _0707_ = \or1200_sprs.spr_cs [0] && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4010.20-4010.75" *) _0694_;
  assign _0708_ = \or1200_sprs.spr_cs [0] && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4011.20-4011.75" *) _0695_;
  assign _0709_ = \or1200_sprs.spr_cs [0] && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4012.19-4012.74" *) _0696_;
  assign _0710_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.17-4017.36" *) \or1200_sprs.sr_sel ;
  assign _0711_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4018.17-4018.49" *) _0753_;
  assign _0712_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4019.19-4019.40" *) \or1200_sprs.epcr_sel ;
  assign _0713_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4020.19-4020.40" *) \or1200_sprs.eear_sel ;
  assign _0714_ = \or1200_sprs.write_spr  && (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4021.18-4021.38" *) \or1200_sprs.esr_sel ;
  assign _0715_ = \or1200_sprs.du_read  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3901.20-3901.38" *) \or1200_sprs.du_write ;
  assign _0716_ = \or1200_sprs.addrbase  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3912.41-3912.71" *) { 16'h0000, \or1200_sprs.addrofs  };
  assign _0717_ = \or1200_sprs.du_write  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3930.17-3930.37" *) \or1200_sprs.write_spr ;
  assign _0718_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.749-3935.769" *) \or1200_sprs.write_spr ;
  assign _0719_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.726-3935.746" *) \or1200_sprs.write_spr ;
  assign _0720_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.703-3935.723" *) \or1200_sprs.write_spr ;
  assign _0721_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.680-3935.700" *) \or1200_sprs.write_spr ;
  assign _0722_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.657-3935.677" *) \or1200_sprs.write_spr ;
  assign _0723_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.634-3935.654" *) \or1200_sprs.write_spr ;
  assign _0724_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.611-3935.631" *) \or1200_sprs.write_spr ;
  assign _0725_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.588-3935.608" *) \or1200_sprs.write_spr ;
  assign _0726_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.565-3935.585" *) \or1200_sprs.write_spr ;
  assign _0727_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.542-3935.562" *) \or1200_sprs.write_spr ;
  assign _0728_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.519-3935.539" *) \or1200_sprs.write_spr ;
  assign _0729_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.496-3935.516" *) \or1200_sprs.write_spr ;
  assign _0730_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.473-3935.493" *) \or1200_sprs.write_spr ;
  assign _0731_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.450-3935.470" *) \or1200_sprs.write_spr ;
  assign _0732_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.427-3935.447" *) \or1200_sprs.write_spr ;
  assign _0733_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.404-3935.424" *) \or1200_sprs.write_spr ;
  assign _0734_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.381-3935.401" *) \or1200_sprs.write_spr ;
  assign _0735_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.358-3935.378" *) \or1200_sprs.write_spr ;
  assign _0736_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.335-3935.355" *) \or1200_sprs.write_spr ;
  assign _0737_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.312-3935.332" *) \or1200_sprs.write_spr ;
  assign _0738_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.289-3935.309" *) \or1200_sprs.write_spr ;
  assign _0739_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.266-3935.286" *) \or1200_sprs.write_spr ;
  assign _0740_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.243-3935.263" *) \or1200_sprs.write_spr ;
  assign _0741_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.220-3935.240" *) \or1200_sprs.write_spr ;
  assign _0742_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.197-3935.217" *) \or1200_sprs.write_spr ;
  assign _0743_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.174-3935.194" *) \or1200_sprs.write_spr ;
  assign _0744_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.151-3935.171" *) \or1200_sprs.write_spr ;
  assign _0745_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.128-3935.148" *) \or1200_sprs.write_spr ;
  assign _0746_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.105-3935.125" *) \or1200_sprs.write_spr ;
  assign _0747_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.82-3935.102" *) \or1200_sprs.write_spr ;
  assign _0748_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.59-3935.79" *) \or1200_sprs.write_spr ;
  assign _0749_ = \or1200_sprs.read_spr  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3935.36-3935.56" *) \or1200_sprs.write_spr ;
  assign _0750_ = _0710_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.16-4017.61" *) _0697_;
  assign _0751_ = _0750_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.16-4017.71" *) \or1200_sprs.flag_we ;
  assign _0752_ = _0751_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4017.16-4017.79" *) \or1200_sprs.cy_we ;
  assign _0753_ = \or1200_sprs.npc_sel  | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4018.31-4018.48" *) \or1200_sprs.ppc_sel ;
  assign _0754_ = _0670_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4027.41" *) _0672_;
  assign _0755_ = _0754_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4028.43" *) _0674_;
  assign _0756_ = _0755_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4029.43" *) _0676_;
  assign _0757_ = _0756_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4030.60" *) _0678_;
  assign _0758_ = _0757_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4031.37" *) _0680_;
  assign _0759_ = _0758_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4032.37" *) _0682_;
  assign _0760_ = _0759_ | (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4026.19-4033.62" *) _0684_;
  assign _0761_ = \or1200_sprs.du_read  ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3906.39-3906.65" *) 4'hf : \or1200_sprs.alu_op ;
  assign _0762_ = \or1200_sprs.du_write  ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3906.18-3906.65" *) 4'he : _0761_;
  assign _0763_ = \or1200_sprs.du_access  ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3912.19-3912.71" *) \or1200_sprs.du_addr  : _0716_;
  assign _0764_ = \or1200_sprs.du_write  ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3917.20-3917.48" *) \or1200_sprs.du_dat_du  : \or1200_sprs.dat_i ;
  assign _0765_ = \or1200_sprs.du_read  ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3925.44-3925.70" *) \or1200_sprs.to_wbmux  : \or1200_sprs.dat_i ;
  assign _0766_ = \or1200_sprs.du_write  ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3925.21-3925.70" *) \or1200_sprs.du_dat_du  : _0765_;
  assign _0767_ = _0685_ ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3984.3-3986.25" *) \or1200_sprs.esr [15:11] : _0768_;
  assign _0768_ = _0698_ ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3985.3-3986.25" *) { 1'h1, \or1200_sprs.spr_dat_o [14:11] } : \or1200_sprs.sr [15:11];
  assign _0769_ = _0686_ ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3988.3-3991.22" *) \or1200_sprs.esr [10] : _0770_;
  assign _0770_ = \or1200_sprs.cy_we  ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3989.3-3991.22" *) \or1200_sprs.cyforw  : _0771_;
  assign _0771_ = _0699_ ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3990.3-3991.22" *) \or1200_sprs.spr_dat_o [10] : \or1200_sprs.sr [10];
  assign _0772_ = _0687_ ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3993.3-3996.8" *) \or1200_sprs.esr [9] : _0773_;
  assign _0773_ = \or1200_sprs.flag_we  ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3994.3-3996.8" *) \or1200_sprs.flagforw  : _0774_;
  assign _0774_ = _0700_ ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3995.3-3996.8" *) \or1200_sprs.spr_dat_o [9] : \or1200_sprs.sr [9];
  assign _0775_ = _0688_ ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3998.3-4000.10" *) \or1200_sprs.esr [8:0] : _0776_;
  assign _0776_ = _0701_ ? (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:3999.3-4000.10" *) \or1200_sprs.spr_dat_o [8:0] : \or1200_sprs.sr [8:0];
  assign _0781_ = \or1200_wbmux.muxin_d  + (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4763.13-4763.59" *) 32'd8;
  assign _0782_ = ! (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4744.11-4744.21" *) \or1200_wbmux.wb_freeze ;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4374.1-4387.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.id_pc  <= _1628_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4374.1-4387.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.id_exceptflags  <= _1622_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4397.1-4403.44" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.delayed_iee  <= _1632_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4413.1-4419.44" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.delayed_tee  <= _1636_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.ex_pc  <= _1676_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.ex_exceptflags  <= _1668_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.ex_dslot  <= _1660_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.delayed1_ex_dslot  <= _1652_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4424.1-4453.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.delayed2_ex_dslot  <= _1644_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4458.1-4465.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.wb_pc  <= _1680_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.except_type  <= _0858_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.extend_flush  <= _0840_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.epcr  <= _0831_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.eear  <= _0815_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.esr  <= _0799_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.state  <= _0789_;
  (* src = "../vtr/verilog/or1200.v:1513.15-1567.2|../vtr/verilog/or1200.v:4485.1-4568.4" *)
  always @(posedge \or1200_except.clk )
    \or1200_except.extend_flush_last  <= _1690_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4186.1-4193.24" *)
  always @(posedge \or1200_freeze.clk )
    \or1200_freeze.flushpipe_r  <= _0864_;
  (* src = "../vtr/verilog/or1200.v:1488.15-1508.2|../vtr/verilog/or1200.v:4203.1-4209.33" *)
  always @(posedge \or1200_freeze.clk )
    \or1200_freeze.multicycle_cnt  <= _0870_;
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4739.1-4748.4" *)
  always @(posedge \or1200_wbmux.clk )
    \or1200_wbmux.muxreg  <= _0878_;
  (* src = "../vtr/verilog/or1200.v:1471.14-1483.2|../vtr/verilog/or1200.v:4739.1-4748.4" *)
  always @(posedge \or1200_wbmux.clk )
    \or1200_wbmux.muxreg_valid  <= _0874_;
  (* src = "../vtr/verilog/or1200.v:1386.13-1436.2|../vtr/verilog/or1200.v:4048.1-4059.24" *)
  always @(posedge \or1200_sprs.clk )
    \or1200_sprs.sr  <= { _1010_, _1046_, _1016_, _1022_, _1028_, _1034_, _1040_ };
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3695.1-3720.5" *)
  always @(posedge \or1200_mult_mac.clk )
    \or1200_mult_mac.mul_prod_r  <= _1091_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3695.1-3720.5" *)
  always @(posedge \or1200_mult_mac.clk )
    \or1200_mult_mac.div_free  <= _1081_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3695.1-3720.5" *)
  always @(posedge \or1200_mult_mac.clk )
    \or1200_mult_mac.div_cntr  <= _1073_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3725.1-3729.24" *)
  always @(posedge \or1200_mult_mac.clk )
    \or1200_mult_mac.mac_op_r1  <= _1093_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3734.1-3738.27" *)
  always @(posedge \or1200_mult_mac.clk )
    \or1200_mult_mac.mac_op_r2  <= _1095_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3743.1-3747.27" *)
  always @(posedge \or1200_mult_mac.clk )
    \or1200_mult_mac.mac_op_r3  <= _1097_;
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3752.1-3766.34" *)
  always @(posedge \or1200_mult_mac.clk )
    \or1200_mult_mac.mac_r  <= { _1109_, _1121_ };
  (* src = "../vtr/verilog/or1200.v:1364.17-1381.2|../vtr/verilog/or1200.v:3776.1-3784.6" *)
  always @(posedge \or1200_mult_mac.clk )
    \or1200_mult_mac.mac_stall_r  <= _1123_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3226.1-3237.4" *)
  always @(posedge \or1200_operandmuxes.clk )
    \or1200_operandmuxes.operand_a  <= _1192_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3226.1-3237.4" *)
  always @(posedge \or1200_operandmuxes.clk )
    \or1200_operandmuxes.saved_a  <= _1186_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3242.1-3253.4" *)
  always @(posedge \or1200_operandmuxes.clk )
    \or1200_operandmuxes.operand_b  <= _1206_;
  (* src = "../vtr/verilog/or1200.v:1322.21-1337.2|../vtr/verilog/or1200.v:3242.1-3253.4" *)
  always @(posedge \or1200_operandmuxes.clk )
    \or1200_operandmuxes.saved_b  <= _1200_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3038.1-3042.29" *)
  always @(posedge \or1200_rf.clk )
    \or1200_rf.rf_we_allow  <= _1217_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3065.1-3073.55" *)
  always @(posedge \or1200_rf.clk )
    \or1200_rf.dataa_saved  <= _1223_;
  (* src = "../vtr/verilog/or1200.v:1296.11-1317.2|../vtr/verilog/or1200.v:3078.1-3086.57" *)
  always @(posedge \or1200_rf.clk )
    \or1200_rf.datab_saved  <= _1229_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2240.1-2247.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.ex_macrc_op  <= _1253_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2251.1-2266.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.spr_addrimm  <= _1261_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2384.1-2398.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.rf_addrw  <= _1291_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2403.1-2408.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.wb_rfaddrw  <= _1295_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2413.1-2422.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.id_insn  <= _1301_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2427.1-2435.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.ex_insn  <= _1307_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2440.1-2448.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.wb_insn  <= _1313_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2453.1-2526.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.sel_imm  <= _1332_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2531.1-2539.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.except_illegal  <= _1338_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2544.1-2634.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.alu_op  <= _1360_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2639.1-2663.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.mac_op  <= _1369_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2668.1-2676.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.shrot_op  <= _1375_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2681.1-2772.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.rfwb_op  <= _1400_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2777.1-2819.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.pre_branch_op  <= _1414_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2824.1-2830.31" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.branch_op  <= _1420_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2835.1-2881.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.lsu_op  <= _1435_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2886.1-2893.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.comp_op  <= _1441_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2898.1-2907.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.sig_syscall  <= _1447_;
  (* src = "../vtr/verilog/or1200.v:1248.13-1291.2|../vtr/verilog/or1200.v:2912.1-2922.4" *)
  always @(posedge \or1200_ctrl.clk )
    \or1200_ctrl.sig_trap  <= _1453_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1917.1-1925.18" *)
  always @(posedge \or1200_if.clk )
    \or1200_if.saved  <= _1461_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1930.1-1938.43" *)
  always @(posedge \or1200_if.clk )
    \or1200_if.insn_saved  <= _1469_;
  (* src = "../vtr/verilog/or1200.v:1223.11-1243.2|../vtr/verilog/or1200.v:1943.1-1951.29" *)
  always @(posedge \or1200_if.clk )
    \or1200_if.addr_saved  <= _1477_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1682.1-1688.28" *)
  always @(posedge \or1200_genpc.clk )
    \or1200_genpc.genpc_refetch_r  <= _1481_;
  (* src = "../vtr/verilog/or1200.v:1192.14-1218.2|../vtr/verilog/or1200.v:1789.1-1797.22" *)
  always @(posedge \or1200_genpc.clk )
    \or1200_genpc.pcreg  <= _1534_;
  assign _0783_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h1;
  assign _0784_ = _0785_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4532.10-4543.8" *) 3'h1 : \or1200_except.state ;
  assign _0786_ = _0787_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4499.5-4543.8" *) 3'h1 : _0784_;
  assign _0788_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) \or1200_except.state ;
  assign _0789_ = _0790_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4486.2-4567.5" *) 3'h0 : _1694_;
  assign _0791_ = _0792_ ? (* src = "../vtr/verilog/or1200.v:4541.6-4542.38" *) { 1'h1, \or1200_operandmuxes.operand_b [14:0] } : \or1200_except.esr ;
  assign _0793_ = _0794_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4532.10-4543.8" *) \or1200_except.esr  : _0791_;
  assign _0795_ = _0796_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4499.5-4543.8" *) _0355_ : _0793_;
  assign _0797_ = _0798_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) _0795_ : \or1200_except.esr ;
  assign _0798_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) \or1200_except.state ;
  assign _0799_ = _0800_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4486.2-4567.5" *) 16'h0001 : _0797_;
  assign _0801_ = _0802_ ? (* src = "../vtr/verilog/or1200.v:4539.6-4540.23" *) \or1200_operandmuxes.operand_b  : \or1200_except.eear ;
  assign _0803_ = _0804_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4532.10-4543.8" *) \or1200_except.eear  : _0801_;
  assign _0805_ = _0806_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4514.11-4530.9" *) _0362_ : \or1200_except.eear ;
  assign _0807_ = _0808_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4509.11-4530.9" *) \or1200_except.eear  : _0805_;
  assign _0809_ = _0810_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4504.6-4530.9" *) \or1200_except.eear  : _0807_;
  assign _0811_ = _0812_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4499.5-4543.8" *) _0809_ : _0803_;
  assign _0813_ = _0814_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) _0811_ : \or1200_except.eear ;
  assign _0814_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) \or1200_except.state ;
  assign _0815_ = _0816_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4486.2-4567.5" *) 32'd0 : _0813_;
  assign _0817_ = _0818_ ? (* src = "../vtr/verilog/or1200.v:4537.6-4538.23" *) \or1200_operandmuxes.operand_b  : \or1200_except.epcr ;
  assign _0819_ = _0820_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4532.10-4543.8" *) \or1200_except.epcr  : _0817_;
  assign _0821_ = _0822_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4514.11-4530.9" *) _0363_ : \or1200_except.epcr ;
  assign _0823_ = _0824_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4509.11-4530.9" *) _0361_ : _0821_;
  assign _0825_ = _0826_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4504.6-4530.9" *) _0358_ : _0823_;
  assign _0827_ = _0828_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4499.5-4543.8" *) _0825_ : _0819_;
  assign _0829_ = _0830_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) _0827_ : \or1200_except.epcr ;
  assign _0830_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) \or1200_except.state ;
  assign _0831_ = _0832_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4486.2-4567.5" *) 32'd0 : _0829_;
  function [0:0] _2396_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2396_ = b[0:0];
      2'b1?:
        _2396_ = b[1:1];
      default:
        _2396_ = a;
    endcase
  endfunction
  assign _0833_ = _2396_(\or1200_except.extend_flush , { _0837_, 1'h0 }, { _0839_, _0834_ });
  assign _0834_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h4;
  assign _0835_ = _0836_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4532.10-4543.8" *) 1'h1 : \or1200_except.extend_flush ;
  assign _0837_ = _0838_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4499.5-4543.8" *) 1'h1 : _0835_;
  assign _0839_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) \or1200_except.state ;
  assign _0840_ = _0841_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4486.2-4567.5" *) 1'h0 : _0833_;
  assign _0842_ = _0843_ ? (* src = "../vtr/verilog/or1200.v:4560.5-4564.8" *) 4'h0 : \or1200_except.except_type ;
  function [3:0] _2403_;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _2403_ = b[3:0];
      5'b???1?:
        _2403_ = b[7:4];
      5'b??1??:
        _2403_ = b[11:8];
      5'b?1???:
        _2403_ = b[15:12];
      5'b1????:
        _2403_ = b[19:16];
      default:
        _2403_ = a;
    endcase
  endfunction
  assign _0844_ = _2403_(_0842_, { _0855_, \or1200_except.except_type , \or1200_except.except_type , \or1200_except.except_type , \or1200_except.except_type  }, { _0857_, _0848_, _0847_, _0846_, _0845_ });
  assign _0845_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h4;
  assign _0846_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h3;
  assign _0847_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h2;
  assign _0848_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h1;
  assign _0849_ = _0850_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4514.11-4530.9" *) 4'h2 : 4'h0;
  assign _0851_ = _0852_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4509.11-4530.9" *) 4'h0 : _0849_;
  assign _0853_ = _0854_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4504.6-4530.9" *) 4'h5 : _0851_;
  assign _0855_ = _0856_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4499.5-4543.8" *) _0853_ : \or1200_except.except_type ;
  assign _0857_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) \or1200_except.state ;
  assign _0858_ = _0859_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4486.2-4567.5" *) 4'h0 : _0844_;
  assign _0860_ = _0343_ ? (* src = "../vtr/verilog/or1200.v:4192.7-4193.24" *) \or1200_freeze.flushpipe_r  : 1'h0;
  assign _0862_ = _0863_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4189.7-4193.24" *) _0343_ : _0860_;
  assign _0864_ = _0865_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4187.2-4193.24" *) 1'h0 : _0862_;
  assign _0866_ = _0867_ ? (* src = "../vtr/verilog/or1200.v:4208.7-4209.33" *) \or1200_ctrl.multicycle  : \or1200_freeze.multicycle_cnt ;
  assign _0868_ = _0869_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4206.7-4209.33" *) _0389_ : _0866_;
  assign _0870_ = _0871_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4204.2-4209.33" *) 2'h0 : _0868_;
  assign _0872_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:4744.7-4747.5" *) \or1200_wbmux.muxreg_valid  : \or1200_ctrl.rfwb_op [0];
  assign _0874_ = _0875_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4740.2-4747.5" *) 1'h0 : _0872_;
  assign _0876_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:4744.7-4747.5" *) \or1200_wbmux.muxreg  : \or1200_wbmux.muxout ;
  assign _0878_ = _0879_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4740.2-4747.5" *) 32'd0 : _0876_;
  function [31:0] _2424_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4754.2-4765.9" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2424_ = b[31:0];
      4'b??1?:
        _2424_ = b[63:32];
      4'b?1??:
        _2424_ = b[95:64];
      4'b1???:
        _2424_ = b[127:96];
      default:
        _2424_ = a;
    endcase
  endfunction
  assign _0880_ = _2424_(32'hxxxxxxxx, { \or1200_alu.result , \or1200_lsu.or1200_mem2reg.regdata_hh , \or1200_lsu.or1200_mem2reg.regdata_hl , \or1200_lsu.or1200_mem2reg.regdata_lh , \or1200_lsu.or1200_mem2reg.regdata_ll , \or1200_sprs.to_wbmux , _0781_ }, { _0884_, _0883_, _0882_, _0881_ });
  assign _0881_ = \or1200_wbmux.rfwb_op [2:1] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4754.2-4765.9" *) 2'h3;
  assign _0882_ = \or1200_wbmux.rfwb_op [2:1] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4754.2-4765.9" *) 2'h2;
  assign _0883_ = \or1200_wbmux.rfwb_op [2:1] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4754.2-4765.9" *) 2'h1;
  assign _0884_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4754.2-4765.9" *) \or1200_wbmux.rfwb_op [2:1];
  function [3:0] _2429_;
    input [3:0] a;
    input [83:0] b;
    input [20:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *)
    (* parallel_case *)
    casez (s)
      21'b????????????????????1:
        _2429_ = b[3:0];
      21'b???????????????????1?:
        _2429_ = b[7:4];
      21'b??????????????????1??:
        _2429_ = b[11:8];
      21'b?????????????????1???:
        _2429_ = b[15:12];
      21'b????????????????1????:
        _2429_ = b[19:16];
      21'b???????????????1?????:
        _2429_ = b[23:20];
      21'b??????????????1??????:
        _2429_ = b[27:24];
      21'b?????????????1???????:
        _2429_ = b[31:28];
      21'b????????????1????????:
        _2429_ = b[35:32];
      21'b???????????1?????????:
        _2429_ = b[39:36];
      21'b??????????1??????????:
        _2429_ = b[43:40];
      21'b?????????1???????????:
        _2429_ = b[47:44];
      21'b????????1????????????:
        _2429_ = b[51:48];
      21'b???????1?????????????:
        _2429_ = b[55:52];
      21'b??????1??????????????:
        _2429_ = b[59:56];
      21'b?????1???????????????:
        _2429_ = b[63:60];
      21'b????1????????????????:
        _2429_ = b[67:64];
      21'b???1?????????????????:
        _2429_ = b[71:68];
      21'b??1??????????????????:
        _2429_ = b[75:72];
      21'b?1???????????????????:
        _2429_ = b[79:76];
      21'b1????????????????????:
        _2429_ = b[83:80];
      default:
        _2429_ = a;
    endcase
  endfunction
  assign _0885_ = _2429_(4'h0, 84'h8421c3f88442211cc33ff, { _0906_, _0905_, _0904_, _0903_, _0902_, _0901_, _0900_, _0899_, _0898_, _0897_, _0896_, _0895_, _0894_, _0893_, _0892_, _0891_, _0890_, _0889_, _0888_, _0887_, _0886_ });
  assign _0886_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h3c;
  assign _0887_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h18;
  assign _0888_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h16;
  assign _0889_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h12;
  assign _0890_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h14;
  assign _0891_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h10;
  assign _0892_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h0f;
  assign _0893_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h0b;
  assign _0894_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h0e;
  assign _0895_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h0a;
  assign _0896_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h0d;
  assign _0897_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h09;
  assign _0898_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h0c;
  assign _0899_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h08;
  assign _0900_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h38;
  assign _0901_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h32;
  assign _0902_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h30;
  assign _0903_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h2b;
  assign _0904_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h2a;
  assign _0905_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h29;
  assign _0906_ = { \or1200_lsu.lsu_op , \or1200_lsu.dcpu_adr_o [1:0] } == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4845.2-4868.9" *) 6'h28;
  function [31:0] _2451_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:5197.2-5206.9" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2451_ = b[31:0];
      4'b??1?:
        _2451_ = b[63:32];
      4'b?1??:
        _2451_ = b[95:64];
      4'b1???:
        _2451_ = b[127:96];
      default:
        _2451_ = a;
    endcase
  endfunction
  assign _0907_ = _2451_(32'hxxxxxxxx, { dcpu_dat_i, dcpu_dat_i[23:0], 8'h00, dcpu_dat_i[15:0], 16'h0000, dcpu_dat_i[7:0], 24'h000000 }, { _0911_, _0910_, _0909_, _0908_ });
  assign _0908_ = \or1200_lsu.or1200_mem2reg.addr  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5197.2-5206.9" *) 2'h3;
  assign _0909_ = \or1200_lsu.or1200_mem2reg.addr  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5197.2-5206.9" *) 2'h2;
  assign _0910_ = \or1200_lsu.or1200_mem2reg.addr  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5197.2-5206.9" *) 2'h1;
  assign _0911_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5197.2-5206.9" *) \or1200_lsu.or1200_mem2reg.addr ;
  function [7:0] _2456_;
    input [7:0] a;
    input [47:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:5165.2-5184.9" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _2456_ = b[7:0];
      6'b????1?:
        _2456_ = b[15:8];
      6'b???1??:
        _2456_ = b[23:16];
      6'b??1???:
        _2456_ = b[31:24];
      6'b?1????:
        _2456_ = b[39:32];
      6'b1?????:
        _2456_ = b[47:40];
      default:
        _2456_ = a;
    endcase
  endfunction
  assign _0912_ = _2456_(8'h00, { 8'h00, dcpu_dat_i[31:24], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31] }, { _0918_, _0917_, _0916_, _0915_, _0914_, _0913_ });
  assign _0913_ = \or1200_lsu.or1200_mem2reg.sel_byte3  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5165.2-5184.9" *) 4'h7;
  assign _0914_ = \or1200_lsu.or1200_mem2reg.sel_byte3  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5165.2-5184.9" *) 4'h6;
  assign _0915_ = \or1200_lsu.or1200_mem2reg.sel_byte3  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5165.2-5184.9" *) 4'h5;
  assign _0916_ = \or1200_lsu.or1200_mem2reg.sel_byte3  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5165.2-5184.9" *) 4'h4;
  assign _0917_ = \or1200_lsu.or1200_mem2reg.sel_byte3  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5165.2-5184.9" *) 4'h3;
  assign _0918_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5165.2-5184.9" *) \or1200_lsu.or1200_mem2reg.sel_byte3 ;
  function [7:0] _2463_;
    input [7:0] a;
    input [39:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:5137.2-5157.9" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _2463_ = b[7:0];
      5'b???1?:
        _2463_ = b[15:8];
      5'b??1??:
        _2463_ = b[23:16];
      5'b?1???:
        _2463_ = b[31:24];
      5'b1????:
        _2463_ = b[39:32];
      default:
        _2463_ = a;
    endcase
  endfunction
  assign _0919_ = _2463_({ dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31] }, { 8'h00, dcpu_dat_i[23:16], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23] }, { _0924_, _0923_, _0922_, _0921_, _0920_ });
  assign _0920_ = \or1200_lsu.or1200_mem2reg.sel_byte2  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5137.2-5157.9" *) 4'h6;
  assign _0921_ = \or1200_lsu.or1200_mem2reg.sel_byte2  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5137.2-5157.9" *) 4'h5;
  assign _0922_ = \or1200_lsu.or1200_mem2reg.sel_byte2  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5137.2-5157.9" *) 4'h4;
  assign _0923_ = \or1200_lsu.or1200_mem2reg.sel_byte2  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5137.2-5157.9" *) 4'h2;
  assign _0924_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5137.2-5157.9" *) \or1200_lsu.or1200_mem2reg.sel_byte2 ;
  function [7:0] _2469_;
    input [7:0] a;
    input [47:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:5104.2-5128.9" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _2469_ = b[7:0];
      6'b????1?:
        _2469_ = b[15:8];
      6'b???1??:
        _2469_ = b[23:16];
      6'b??1???:
        _2469_ = b[31:24];
      6'b?1????:
        _2469_ = b[39:32];
      6'b1?????:
        _2469_ = b[47:40];
      default:
        _2469_ = a;
    endcase
  endfunction
  assign _0925_ = _2469_({ dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31], dcpu_dat_i[31] }, { 8'h00, dcpu_dat_i[15:8], dcpu_dat_i[31:24], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[7], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[15], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23], dcpu_dat_i[23] }, { _0931_, _0930_, _0929_, _0928_, _0927_, _0926_ });
  assign _0926_ = \or1200_lsu.or1200_mem2reg.sel_byte1  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5104.2-5128.9" *) 4'h6;
  assign _0927_ = \or1200_lsu.or1200_mem2reg.sel_byte1  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5104.2-5128.9" *) 4'h5;
  assign _0928_ = \or1200_lsu.or1200_mem2reg.sel_byte1  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5104.2-5128.9" *) 4'h4;
  assign _0929_ = \or1200_lsu.or1200_mem2reg.sel_byte1  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5104.2-5128.9" *) 4'h3;
  assign _0930_ = \or1200_lsu.or1200_mem2reg.sel_byte1  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5104.2-5128.9" *) 4'h1;
  assign _0931_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5104.2-5128.9" *) \or1200_lsu.or1200_mem2reg.sel_byte1 ;
  function [7:0] _2476_;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:5081.3-5096.9" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2476_ = b[7:0];
      3'b?1?:
        _2476_ = b[15:8];
      3'b1??:
        _2476_ = b[23:16];
      default:
        _2476_ = a;
    endcase
  endfunction
  assign _0932_ = _2476_(dcpu_dat_i[31:24], { dcpu_dat_i[7:0], dcpu_dat_i[15:8], dcpu_dat_i[23:16] }, { _0935_, _0934_, _0933_ });
  assign _0933_ = \or1200_lsu.or1200_mem2reg.sel_byte0  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5081.3-5096.9" *) 4'h2;
  assign _0934_ = \or1200_lsu.or1200_mem2reg.sel_byte0  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5081.3-5096.9" *) 4'h1;
  assign _0935_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5081.3-5096.9" *) \or1200_lsu.or1200_mem2reg.sel_byte0 ;
  function [3:0] _2480_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _2480_ = b[3:0];
      8'b??????1?:
        _2480_ = b[7:4];
      8'b?????1??:
        _2480_ = b[11:8];
      8'b????1???:
        _2480_ = b[15:12];
      8'b???1????:
        _2480_ = b[19:16];
      8'b??1?????:
        _2480_ = b[23:20];
      8'b?1??????:
        _2480_ = b[27:24];
      8'b1???????:
        _2480_ = b[31:28];
      default:
        _2480_ = a;
    endcase
  endfunction
  assign _0936_ = _2480_(4'h3, 32'd7824724, { _0944_, _0943_, _0942_, _0941_, _0940_, _0939_, _0938_, _0937_ });
  assign _0937_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *) 5'h0f;
  assign _0938_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *) 5'h16;
  assign _0939_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *) 5'h0e;
  assign _0940_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *) 5'h0d;
  assign _0941_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *) 5'h14;
  assign _0942_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *) 5'h0c;
  assign _0943_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *) 5'h10;
  assign _0944_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5054.2-5073.9" *) 5'h08;
  function [3:0] _2489_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _2489_ = b[3:0];
      8'b??????1?:
        _2489_ = b[7:4];
      8'b?????1??:
        _2489_ = b[11:8];
      8'b????1???:
        _2489_ = b[15:12];
      8'b???1????:
        _2489_ = b[19:16];
      8'b??1?????:
        _2489_ = b[23:20];
      8'b?1??????:
        _2489_ = b[27:24];
      8'b1???????:
        _2489_ = b[31:28];
      default:
        _2489_ = a;
    endcase
  endfunction
  assign _0945_ = _2489_(4'h2, 32'd7824724, { _0953_, _0952_, _0951_, _0950_, _0949_, _0948_, _0947_, _0946_ });
  assign _0946_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *) 5'h0f;
  assign _0947_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *) 5'h16;
  assign _0948_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *) 5'h0e;
  assign _0949_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *) 5'h0d;
  assign _0950_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *) 5'h14;
  assign _0951_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *) 5'h0c;
  assign _0952_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *) 5'h10;
  assign _0953_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5028.2-5047.9" *) 5'h08;
  function [3:0] _2498_;
    input [3:0] a;
    input [23:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:5006.2-5021.9" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _2498_ = b[3:0];
      6'b????1?:
        _2498_ = b[7:4];
      6'b???1??:
        _2498_ = b[11:8];
      6'b??1???:
        _2498_ = b[15:12];
      6'b?1????:
        _2498_ = b[19:16];
      6'b1?????:
        _2498_ = b[23:20];
      default:
        _2498_ = a;
    endcase
  endfunction
  assign _0954_ = _2498_(4'h1, 24'h076543, { _0960_, _0959_, _0958_, _0957_, _0956_, _0955_ });
  assign _0955_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5006.2-5021.9" *) 5'h10;
  assign _0956_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5006.2-5021.9" *) 5'h0f;
  assign _0957_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5006.2-5021.9" *) 5'h0e;
  assign _0958_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5006.2-5021.9" *) 5'h0d;
  assign _0959_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5006.2-5021.9" *) 5'h0c;
  assign _0960_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:5006.2-5021.9" *) 5'h08;
  function [3:0] _2505_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4988.2-4999.9" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2505_ = b[3:0];
      4'b??1?:
        _2505_ = b[7:4];
      4'b?1??:
        _2505_ = b[11:8];
      4'b1???:
        _2505_ = b[15:12];
      default:
        _2505_ = a;
    endcase
  endfunction
  assign _0961_ = _2505_(4'h0, 16'h3221, { _0965_, _0964_, _0963_, _0962_ });
  assign _0962_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4988.2-4999.9" *) 5'h0e;
  assign _0963_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4988.2-4999.9" *) 5'h14;
  assign _0964_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4988.2-4999.9" *) 5'h0d;
  assign _0965_ = { \or1200_lsu.or1200_mem2reg.lsu_op [2:0], \or1200_lsu.or1200_mem2reg.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4988.2-4999.9" *) 5'h0c;
  assign _0966_ = _0967_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4942.2-4945.9" *) \or1200_operandmuxes.operand_b [7:0] : \or1200_operandmuxes.operand_b [15:8];
  assign _0967_ = { \or1200_lsu.or1200_reg2mem.lsu_op , \or1200_lsu.or1200_reg2mem.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4942.2-4945.9" *) 6'h2a;
  assign _0968_ = _0969_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4932.2-4935.9" *) \or1200_operandmuxes.operand_b [23:16] : \or1200_operandmuxes.operand_b [7:0];
  assign _0969_ = { \or1200_lsu.or1200_reg2mem.lsu_op , \or1200_lsu.or1200_reg2mem.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4932.2-4935.9" *) 6'h38;
  function [7:0] _2514_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4921.2-4925.9" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2514_ = b[7:0];
      2'b1?:
        _2514_ = b[15:8];
      default:
        _2514_ = a;
    endcase
  endfunction
  assign _0970_ = _2514_(\or1200_operandmuxes.operand_b [31:24], { \or1200_operandmuxes.operand_b [7:0], \or1200_operandmuxes.operand_b [15:8] }, { _0972_, _0971_ });
  assign _0971_ = { \or1200_lsu.or1200_reg2mem.lsu_op , \or1200_lsu.or1200_reg2mem.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4921.2-4925.9" *) 6'h30;
  assign _0972_ = { \or1200_lsu.or1200_reg2mem.lsu_op , \or1200_lsu.or1200_reg2mem.addr  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4921.2-4925.9" *) 6'h28;
  function [31:0] _2517_;
    input [31:0] a;
    input [1023:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _2517_ = b[31:0];
      32'b??????????????????????????????1?:
        _2517_ = b[63:32];
      32'b?????????????????????????????1??:
        _2517_ = b[95:64];
      32'b????????????????????????????1???:
        _2517_ = b[127:96];
      32'b???????????????????????????1????:
        _2517_ = b[159:128];
      32'b??????????????????????????1?????:
        _2517_ = b[191:160];
      32'b?????????????????????????1??????:
        _2517_ = b[223:192];
      32'b????????????????????????1???????:
        _2517_ = b[255:224];
      32'b???????????????????????1????????:
        _2517_ = b[287:256];
      32'b??????????????????????1?????????:
        _2517_ = b[319:288];
      32'b?????????????????????1??????????:
        _2517_ = b[351:320];
      32'b????????????????????1???????????:
        _2517_ = b[383:352];
      32'b???????????????????1????????????:
        _2517_ = b[415:384];
      32'b??????????????????1?????????????:
        _2517_ = b[447:416];
      32'b?????????????????1??????????????:
        _2517_ = b[479:448];
      32'b????????????????1???????????????:
        _2517_ = b[511:480];
      32'b???????????????1????????????????:
        _2517_ = b[543:512];
      32'b??????????????1?????????????????:
        _2517_ = b[575:544];
      32'b?????????????1??????????????????:
        _2517_ = b[607:576];
      32'b????????????1???????????????????:
        _2517_ = b[639:608];
      32'b???????????1????????????????????:
        _2517_ = b[671:640];
      32'b??????????1?????????????????????:
        _2517_ = b[703:672];
      32'b?????????1??????????????????????:
        _2517_ = b[735:704];
      32'b????????1???????????????????????:
        _2517_ = b[767:736];
      32'b???????1????????????????????????:
        _2517_ = b[799:768];
      32'b??????1?????????????????????????:
        _2517_ = b[831:800];
      32'b?????1??????????????????????????:
        _2517_ = b[863:832];
      32'b????1???????????????????????????:
        _2517_ = b[895:864];
      32'b???1????????????????????????????:
        _2517_ = b[927:896];
      32'b??1?????????????????????????????:
        _2517_ = b[959:928];
      32'b?1??????????????????????????????:
        _2517_ = b[991:960];
      32'b1???????????????????????????????:
        _2517_ = b[1023:992];
      default:
        _2517_ = a;
    endcase
  endfunction
  assign _0973_ = _2517_(32'hxxxxxxxx, 1024'h0000000100000002000000040000000800000010000000200000004000000080000001000000020000000400000008000000100000002000000040000000800000010000000200000004000000080000001000000020000000400000008000000100000002000000040000000800000010000000200000004000000080000000, { _1005_, _1004_, _1003_, _1002_, _1001_, _1000_, _0999_, _0998_, _0997_, _0996_, _0995_, _0994_, _0993_, _0992_, _0991_, _0990_, _0989_, _0988_, _0987_, _0986_, _0985_, _0984_, _0983_, _0982_, _0981_, _0980_, _0979_, _0978_, _0977_, _0976_, _0975_, _0974_ });
  assign _0974_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h1f;
  assign _0975_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h1e;
  assign _0976_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h1d;
  assign _0977_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h1c;
  assign _0978_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h1b;
  assign _0979_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h1a;
  assign _0980_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h19;
  assign _0981_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h18;
  assign _0982_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h17;
  assign _0983_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h16;
  assign _0984_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h15;
  assign _0985_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h14;
  assign _0986_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h13;
  assign _0987_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h12;
  assign _0988_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h11;
  assign _0989_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h10;
  assign _0990_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h0f;
  assign _0991_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h0e;
  assign _0992_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h0d;
  assign _0993_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h0c;
  assign _0994_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h0b;
  assign _0995_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h0a;
  assign _0996_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h09;
  assign _0997_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h08;
  assign _0998_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h07;
  assign _0999_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h06;
  assign _1000_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h05;
  assign _1001_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h04;
  assign _1002_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h03;
  assign _1003_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h02;
  assign _1004_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) 5'h01;
  assign _1005_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3941.2-3974.9" *) \or1200_sprs.spr_addr [15:11];
  assign _1006_ = _1007_ ? (* src = "../vtr/verilog/or1200.v:4058.7-4059.24" *) { _0767_, _0769_, _0772_, _0775_[8:7] } : \or1200_sprs.sr [15:7];
  assign _1008_ = _1009_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4051.7-4059.24" *) \or1200_sprs.sr [15:7] : _1006_;
  assign _1010_ = _1011_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4049.2-4059.24" *) 9'h100 : _1008_;
  assign _1012_ = _1013_ ? (* src = "../vtr/verilog/or1200.v:4058.7-4059.24" *) _0775_[5] : \or1200_sprs.sr [5];
  assign _1014_ = _1015_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4051.7-4059.24" *) 1'h0 : _1012_;
  assign _1016_ = _1017_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4049.2-4059.24" *) 1'h0 : _1014_;
  assign _1018_ = _1019_ ? (* src = "../vtr/verilog/or1200.v:4058.7-4059.24" *) _0775_[4:3] : \or1200_sprs.sr [4:3];
  assign _1020_ = _1021_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4051.7-4059.24" *) \or1200_sprs.sr [4:3] : _1018_;
  assign _1022_ = _1023_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4049.2-4059.24" *) 2'h0 : _1020_;
  assign _1024_ = _1025_ ? (* src = "../vtr/verilog/or1200.v:4058.7-4059.24" *) _0775_[2] : \or1200_sprs.sr [2];
  assign _1026_ = _1027_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4051.7-4059.24" *) 1'h0 : _1024_;
  assign _1028_ = _1029_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4049.2-4059.24" *) 1'h0 : _1026_;
  assign _1030_ = _1031_ ? (* src = "../vtr/verilog/or1200.v:4058.7-4059.24" *) _0775_[1] : \or1200_sprs.sr [1];
  assign _1032_ = _1033_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4051.7-4059.24" *) 1'h0 : _1030_;
  assign _1034_ = _1035_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4049.2-4059.24" *) 1'h0 : _1032_;
  assign _1036_ = _1037_ ? (* src = "../vtr/verilog/or1200.v:4058.7-4059.24" *) _0775_[0] : \or1200_sprs.sr [0];
  assign _1038_ = _1039_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4051.7-4059.24" *) 1'h1 : _1036_;
  assign _1040_ = _1041_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4049.2-4059.24" *) 1'h1 : _1038_;
  assign _1042_ = _1043_ ? (* src = "../vtr/verilog/or1200.v:4058.7-4059.24" *) _0775_[6] : \or1200_sprs.sr [6];
  assign _1044_ = _1045_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4051.7-4059.24" *) 1'h0 : _1042_;
  assign _1046_ = _1047_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4049.2-4059.24" *) 1'h0 : _1044_;
  function [31:0] _2571_;
    input [31:0] a;
    input [255:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _2571_ = b[31:0];
      8'b??????1?:
        _2571_ = b[63:32];
      8'b?????1??:
        _2571_ = b[95:64];
      8'b????1???:
        _2571_ = b[127:96];
      8'b???1????:
        _2571_ = b[159:128];
      8'b??1?????:
        _2571_ = b[191:160];
      8'b?1??????:
        _2571_ = b[223:192];
      8'b1???????:
        _2571_ = b[255:224];
      default:
        _2571_ = a;
    endcase
  endfunction
  assign _1048_ = _2571_(32'd0, { spr_dat_tt, spr_dat_pic, spr_dat_pm, spr_dat_dmmu, spr_dat_immu, _0586_, spr_dat_du, _0760_ }, { _1056_, _1055_, _1054_, _1053_, _1052_, _1051_, _1050_, _1049_ });
  assign _1049_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *) \or1200_sprs.spr_addr [15:11];
  assign _1050_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *) 5'h06;
  assign _1051_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *) 5'h05;
  assign _1052_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *) 5'h02;
  assign _1053_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *) 5'h01;
  assign _1054_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *) 5'h08;
  assign _1055_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *) 5'h09;
  assign _1056_ = \or1200_sprs.spr_addr [15:11] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4073.4-4092.11" *) 5'h0a;
  assign _1057_ = _1058_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4066.2-4101.9" *) _1048_ : 32'hxxxxxxxx;
  assign _1058_ = \or1200_sprs.sprs_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4066.2-4101.9" *) 4'hf;
  assign _1059_ = _1060_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4066.2-4101.9" *) _0667_ : 32'd0;
  assign _1060_ = \or1200_sprs.sprs_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4066.2-4101.9" *) 4'hf;
  assign _1061_ = _1062_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4066.2-4101.9" *) 1'h1 : 1'h0;
  assign _1062_ = \or1200_sprs.sprs_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4066.2-4101.9" *) 4'hf;
  assign _1063_ = _1064_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4066.2-4101.9" *) 1'h1 : 1'h0;
  assign _1064_ = \or1200_sprs.sprs_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4066.2-4101.9" *) 4'he;
  function [31:0] _2588_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3656.2-3672.9" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2588_ = b[31:0];
      3'b?1?:
        _2588_ = b[63:32];
      3'b1??:
        _2588_ = b[95:64];
      default:
        _2588_ = a;
    endcase
  endfunction
  assign _1065_ = _2588_(\or1200_mult_mac.mac_r [31:0], { _0591_, \or1200_mult_mac.mul_prod_r [31:0], \or1200_mult_mac.mul_prod_r [31:0] }, { _1068_, _1067_, _1066_ });
  assign _1066_ = \or1200_mult_mac.alu_op  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3656.2-3672.9" *) 4'h6;
  assign _1067_ = \or1200_mult_mac.alu_op  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3656.2-3672.9" *) 4'ha;
  assign _1068_ = \or1200_mult_mac.alu_op  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3656.2-3672.9" *) 4'h9;
  assign _1069_ = _1070_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3711.7-3720.5" *) 6'h20 : \or1200_mult_mac.div_cntr ;
  assign _1071_ = _1072_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3704.7-3720.5" *) _0584_ : _1069_;
  assign _1073_ = _1074_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3696.2-3720.5" *) 6'h00 : _1071_;
  assign _1075_ = _1076_ ? (* src = "../vtr/verilog/or1200.v:3717.7-3720.5" *) 1'h1 : \or1200_mult_mac.div_free ;
  assign _1077_ = _1078_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3711.7-3720.5" *) 1'h0 : _1075_;
  assign _1079_ = _1080_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3704.7-3720.5" *) \or1200_mult_mac.div_free  : _1077_;
  assign _1081_ = _1082_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3696.2-3720.5" *) 1'h1 : _1079_;
  assign _1083_ = _1084_ ? (* src = "../vtr/verilog/or1200.v:3717.7-3720.5" *) _0562_ : \or1200_mult_mac.mul_prod_r ;
  assign _1085_ = _1086_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3711.7-3720.5" *) { 31'h00000000, _0588_, 1'h0 } : _1083_;
  assign _1087_ = _1088_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3705.3-3708.59" *) { \or1200_mult_mac.mul_prod_r [62:0], 1'h0 } : { _0583_[30:0], \or1200_mult_mac.mul_prod_r [31:0], 1'h1 };
  assign _1089_ = _1090_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3704.7-3720.5" *) _1087_ : _1085_;
  assign _1091_ = _1092_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3696.2-3720.5" *) 64'h0000000000000000 : _1089_;
  assign _1093_ = _1094_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3726.2-3729.24" *) 2'h0 : \or1200_ctrl.mac_op ;
  assign _1095_ = _1096_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3735.2-3738.27" *) 2'h0 : \or1200_mult_mac.mac_op_r1 ;
  assign _1097_ = _1098_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3744.2-3747.27" *) 2'h0 : \or1200_mult_mac.mac_op_r2 ;
  assign _1099_ = _1100_ ? (* src = "../vtr/verilog/or1200.v:3765.7-3766.34" *) 32'd0 : \or1200_mult_mac.mac_r [63:32];
  assign _1101_ = _1102_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3763.7-3766.34" *) _0585_[63:32] : _1099_;
  assign _1103_ = _1104_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3761.7-3766.34" *) _0543_[63:32] : _1101_;
  assign _1105_ = _1106_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3758.7-3766.34" *) _0764_ : _1103_;
  assign _1107_ = _1108_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3756.7-3766.34" *) \or1200_mult_mac.mac_r [63:32] : _1105_;
  assign _1109_ = _1110_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3753.2-3766.34" *) 32'd0 : _1107_;
  assign _1111_ = _1112_ ? (* src = "../vtr/verilog/or1200.v:3765.7-3766.34" *) 32'd0 : \or1200_mult_mac.mac_r [31:0];
  assign _1113_ = _1114_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3763.7-3766.34" *) _0585_[31:0] : _1111_;
  assign _1115_ = _1116_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3761.7-3766.34" *) _0543_[31:0] : _1113_;
  assign _1117_ = _1118_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3758.7-3766.34" *) \or1200_mult_mac.mac_r [31:0] : _1115_;
  assign _1119_ = _1120_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3756.7-3766.34" *) _0764_ : _1117_;
  assign _1121_ = _1122_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3753.2-3766.34" *) 32'd0 : _1119_;
  assign _1123_ = _1124_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3777.2-3784.6" *) 1'h0 : _0574_;
  assign _1125_ = _1126_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3405.5-3410.8" *) \or1200_mult_mac.result  : _0063_;
  assign _1127_ = _1128_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) _1125_ : 32'hxxxxxxxx;
  assign _1128_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'hc;
  function [31:0] _2623_;
    input [31:0] a;
    input [383:0] b;
    input [11:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *)
    (* parallel_case *)
    casez (s)
      12'b???????????1:
        _2623_ = b[31:0];
      12'b??????????1?:
        _2623_ = b[63:32];
      12'b?????????1??:
        _2623_ = b[95:64];
      12'b????????1???:
        _2623_ = b[127:96];
      12'b???????1????:
        _2623_ = b[159:128];
      12'b??????1?????:
        _2623_ = b[191:160];
      12'b?????1??????:
        _2623_ = b[223:192];
      12'b????1???????:
        _2623_ = b[255:224];
      12'b???1????????:
        _2623_ = b[287:256];
      12'b??1?????????:
        _2623_ = b[319:288];
      12'b?1??????????:
        _2623_ = b[351:320];
      12'b1???????????:
        _2623_ = b[383:352];
      default:
        _2623_ = a;
    endcase
  endfunction
  assign _1129_ = _2623_(_0049_, { _0100_, \or1200_alu.result_cust5 , \or1200_alu.shifted_rotated , _0044_, _0048_[31:0], _0068_, _0104_, _0059_, \or1200_operandmuxes.operand_b , _0041_, \or1200_mult_mac.result , _0101_ }, { _1141_, _1140_, _1139_, _1138_, _1137_, _1136_, _1135_, _1134_, _1133_, _1132_, _1131_, _1130_ });
  assign _1130_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'he;
  assign _1131_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'h6;
  assign _1132_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'hc;
  assign _1133_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'hb;
  assign _1134_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'h4;
  assign _1135_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'h5;
  assign _1136_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'h2;
  assign _1137_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'h1;
  assign _1138_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) \or1200_alu.alu_op ;
  assign _1139_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'h8;
  assign _1140_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'h7;
  assign _1141_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3373.2-3425.9" *) 4'hf;
  function [31:0] _2636_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3436.4-3441.11" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2636_ = b[31:0];
      4'b??1?:
        _2636_ = b[63:32];
      4'b?1??:
        _2636_ = b[95:64];
      4'b1???:
        _2636_ = b[127:96];
      default:
        _2636_ = a;
    endcase
  endfunction
  assign _1142_ = _2636_(32'hxxxxxxxx, { \or1200_operandmuxes.operand_a [31:8], \or1200_operandmuxes.operand_b [7:0], \or1200_operandmuxes.operand_a [31:16], \or1200_operandmuxes.operand_b [7:0], \or1200_operandmuxes.operand_a [7:0], \or1200_operandmuxes.operand_a [31:24], \or1200_operandmuxes.operand_b [7:0], \or1200_operandmuxes.operand_a [15:0], \or1200_operandmuxes.operand_b [7:0], \or1200_operandmuxes.operand_a [23:0] }, { _1146_, _1145_, _1144_, _1143_ });
  assign _1143_ = \or1200_alu.cust5_limm [1:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3436.4-3441.11" *) 2'h3;
  assign _1144_ = \or1200_alu.cust5_limm [1:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3436.4-3441.11" *) 2'h2;
  assign _1145_ = \or1200_alu.cust5_limm [1:0] == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3436.4-3441.11" *) 2'h1;
  assign _1146_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3436.4-3441.11" *) \or1200_alu.cust5_limm [1:0];
  assign _1147_ = _1148_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3434.2-3453.9" *) _1142_ : 32'hxxxxxxxx;
  assign _1148_ = \or1200_alu.cust5_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3434.2-3453.9" *) 5'h01;
  function [31:0] _2643_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3434.2-3453.9" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2643_ = b[31:0];
      3'b?1?:
        _2643_ = b[63:32];
      3'b1??:
        _2643_ = b[95:64];
      default:
        _2643_ = a;
    endcase
  endfunction
  assign _1149_ = _2643_(\or1200_operandmuxes.operand_a , { _0042_, _0060_, _0050_ }, { _1152_, _1151_, _1150_ });
  assign _1150_ = \or1200_alu.cust5_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3434.2-3453.9" *) 5'h03;
  assign _1151_ = \or1200_alu.cust5_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3434.2-3453.9" *) 5'h02;
  assign _1152_ = \or1200_alu.cust5_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3434.2-3453.9" *) 5'h01;
  function [0:0] _2647_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2647_ = b[0:0];
      4'b??1?:
        _2647_ = b[1:1];
      4'b?1??:
        _2647_ = b[2:2];
      4'b1???:
        _2647_ = b[3:3];
      default:
        _2647_ = a;
    endcase
  endfunction
  assign _1153_ = _2647_(1'h0, 4'hf, { _1157_, _1156_, _1155_, _1154_ });
  assign _1154_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *) 4'hd;
  assign _1155_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *) 4'h3;
  assign _1156_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *) 4'h1;
  assign _1157_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *) \or1200_alu.alu_op ;
  function [0:0] _2652_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2652_ = b[0:0];
      4'b??1?:
        _2652_ = b[1:1];
      4'b?1??:
        _2652_ = b[2:2];
      4'b1???:
        _2652_ = b[3:3];
      default:
        _2652_ = a;
    endcase
  endfunction
  assign _1158_ = _2652_(1'h0, { _0052_, _0053_, _0054_, \or1200_alu.flagcomp  }, { _1162_, _1161_, _1160_, _1159_ });
  assign _1159_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *) 4'hd;
  assign _1160_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *) 4'h3;
  assign _1161_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *) 4'h1;
  assign _1162_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3460.2-3485.9" *) \or1200_alu.alu_op ;
  function [0:0] _2657_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3495.2-3511.9" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2657_ = b[0:0];
      2'b1?:
        _2657_ = b[1:1];
      default:
        _2657_ = a;
    endcase
  endfunction
  assign _1163_ = _2657_(1'h0, 2'h3, { _1165_, _1164_ });
  assign _1164_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3495.2-3511.9" *) 4'h1;
  assign _1165_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3495.2-3511.9" *) \or1200_alu.alu_op ;
  function [0:0] _2660_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3495.2-3511.9" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2660_ = b[0:0];
      2'b1?:
        _2660_ = b[1:1];
      default:
        _2660_ = a;
    endcase
  endfunction
  assign _1166_ = _2660_(1'h0, { _0043_[0], _0046_[0] }, { _1168_, _1167_ });
  assign _1167_ = \or1200_alu.alu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3495.2-3511.9" *) 4'h1;
  assign _1168_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3495.2-3511.9" *) \or1200_alu.alu_op ;
  function [31:0] _2663_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3518.2-3529.9" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2663_ = b[31:0];
      3'b?1?:
        _2663_ = b[63:32];
      3'b1??:
        _2663_ = b[95:64];
      default:
        _2663_ = a;
    endcase
  endfunction
  assign _1169_ = _2663_(_0066_, { _0064_, _0067_, _0065_ }, { _1172_, _1171_, _1170_ });
  assign _1170_ = \or1200_alu.shrot_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3518.2-3529.9" *) 2'h3;
  assign _1171_ = \or1200_alu.shrot_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3518.2-3529.9" *) 2'h1;
  assign _1172_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3518.2-3529.9" *) \or1200_alu.shrot_op ;
  function [0:0] _2667_;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3536.2-3551.9" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _2667_ = b[0:0];
      6'b????1?:
        _2667_ = b[1:1];
      6'b???1??:
        _2667_ = b[2:2];
      6'b??1???:
        _2667_ = b[3:3];
      6'b?1????:
        _2667_ = b[4:4];
      6'b1?????:
        _2667_ = b[5:5];
      default:
        _2667_ = a;
    endcase
  endfunction
  assign _1173_ = _2667_(1'h0, { _0051_, _0056_, _0057_, _0058_, _0055_, _0062_ }, { _1179_, _1178_, _1177_, _1176_, _1175_, _1174_ });
  assign _1174_ = \or1200_alu.comp_op [2:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3536.2-3551.9" *) 3'h5;
  assign _1175_ = \or1200_alu.comp_op [2:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3536.2-3551.9" *) 3'h4;
  assign _1176_ = \or1200_alu.comp_op [2:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3536.2-3551.9" *) 3'h3;
  assign _1177_ = \or1200_alu.comp_op [2:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3536.2-3551.9" *) 3'h2;
  assign _1178_ = \or1200_alu.comp_op [2:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3536.2-3551.9" *) 3'h1;
  assign _1179_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3536.2-3551.9" *) \or1200_alu.comp_op [2:0];
  assign _1180_ = _1181_ ? (* src = "../vtr/verilog/or1200.v:3235.11-3236.20" *) 1'h0 : \or1200_operandmuxes.saved_a ;
  assign _1182_ = _1183_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3233.11-3236.20" *) \or1200_operandmuxes.saved_a  : _1180_;
  assign _1184_ = _1185_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3230.11-3236.20" *) 1'h1 : _1182_;
  assign _1186_ = _1187_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3227.2-3236.20" *) 1'h0 : _1184_;
  assign _1188_ = _1189_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3233.11-3236.20" *) \or1200_operandmuxes.muxed_a  : \or1200_operandmuxes.operand_a ;
  assign _1190_ = _1191_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3230.11-3236.20" *) \or1200_operandmuxes.muxed_a  : _1188_;
  assign _1192_ = _1193_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3227.2-3236.20" *) 32'd0 : _1190_;
  assign _1194_ = _1195_ ? (* src = "../vtr/verilog/or1200.v:3251.11-3252.20" *) 1'h0 : \or1200_operandmuxes.saved_b ;
  assign _1196_ = _1197_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3249.11-3252.20" *) \or1200_operandmuxes.saved_b  : _1194_;
  assign _1198_ = _1199_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3246.11-3252.20" *) 1'h1 : _1196_;
  assign _1200_ = _1201_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3243.2-3252.20" *) 1'h0 : _1198_;
  assign _1202_ = _1203_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3249.11-3252.20" *) \or1200_operandmuxes.muxed_b  : \or1200_operandmuxes.operand_b ;
  assign _1204_ = _1205_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3246.11-3252.20" *) \or1200_operandmuxes.muxed_b  : _1202_;
  assign _1206_ = _1207_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3243.2-3252.20" *) 32'd0 : _1204_;
  function [31:0] _2688_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3260.2-3267.9" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2688_ = b[31:0];
      2'b1?:
        _2688_ = b[63:32];
      default:
        _2688_ = a;
    endcase
  endfunction
  assign _1208_ = _2688_(_0653_, { \or1200_wbmux.muxout , \or1200_wbmux.muxreg  }, { _1210_, _1209_ });
  assign _1209_ = \or1200_operandmuxes.sel_a  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3260.2-3267.9" *) 2'h3;
  assign _1210_ = \or1200_operandmuxes.sel_a  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3260.2-3267.9" *) 2'h2;
  function [31:0] _2691_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:3275.2-3285.9" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2691_ = b[31:0];
      3'b?1?:
        _2691_ = b[63:32];
      3'b1??:
        _2691_ = b[95:64];
      default:
        _2691_ = a;
    endcase
  endfunction
  assign _1211_ = _2691_(_0654_, { _0230_, \or1200_wbmux.muxout , \or1200_wbmux.muxreg  }, { _1214_, _1213_, _1212_ });
  assign _1212_ = \or1200_operandmuxes.sel_b  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3275.2-3285.9" *) 2'h3;
  assign _1213_ = \or1200_operandmuxes.sel_b  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3275.2-3285.9" *) 2'h2;
  assign _1214_ = \or1200_operandmuxes.sel_b  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3275.2-3285.9" *) 2'h1;
  assign _1215_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:3041.7-3042.29" *) \or1200_rf.rf_we_allow  : _0643_;
  assign _1217_ = _1218_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3039.2-3042.29" *) 1'h1 : _1215_;
  assign _1219_ = _0379_ ? (* src = "../vtr/verilog/or1200.v:3072.7-3073.55" *) \or1200_rf.dataa_saved  : 33'h000000000;
  assign _1221_ = _1222_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3069.7-3073.55" *) { 1'h1, \or1200_rf.from_rfa  } : _1219_;
  assign _1223_ = _1224_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3066.2-3073.55" *) 33'h000000000 : _1221_;
  assign _1225_ = _0379_ ? (* src = "../vtr/verilog/or1200.v:3085.7-3086.57" *) \or1200_rf.datab_saved  : 33'h000000000;
  assign _1227_ = _1228_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3082.7-3086.57" *) { 1'h1, \or1200_rf.from_rfb  } : _1225_;
  assign _1229_ = _1230_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:3079.2-3086.57" *) 33'h000000000 : _1227_;
  assign _1231_ = _1232_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2218.7-2221.17" *) 2'h3 : 2'h0;
  assign _1233_ = _1234_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2216.2-2221.17" *) 2'hx : _1231_;
  assign _1235_ = _1236_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2216.2-2221.17" *) 2'h2 : _0140_;
  assign _1237_ = _1238_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2231.7-2234.17" *) 2'h3 : 2'h0;
  assign _1239_ = _1240_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2229.7-2234.17" *) 2'hx : _1237_;
  assign _1241_ = _1242_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2227.2-2234.17" *) 2'hx : _1239_;
  assign _1243_ = _1244_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2229.7-2234.17" *) 2'h2 : _0142_;
  assign _1245_ = _1246_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2227.2-2234.17" *) 2'hx : _1243_;
  assign _1247_ = _1248_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2227.2-2234.17" *) 2'h1 : _0141_;
  assign _1249_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2245.7-2246.31" *) \or1200_ctrl.ex_macrc_op  : _0147_;
  assign _1251_ = _1252_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2243.7-2246.31" *) 1'h0 : _1249_;
  assign _1253_ = _1254_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2241.2-2246.31" *) 1'h0 : _1251_;
  assign _1255_ = _1256_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2257.3-2264.10" *) \or1200_ctrl.id_insn [15:0] : { \or1200_ctrl.id_insn [25:21], \or1200_ctrl.id_insn [10:0] };
  assign _1256_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2257.3-2264.10" *) 6'h2d;
  assign _1257_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2256.7-2265.5" *) \or1200_ctrl.spr_addrimm  : _1255_;
  assign _1259_ = _1260_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2254.7-2265.5" *) 16'h0000 : _1257_;
  assign _1261_ = _1262_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2252.2-2265.5" *) 16'h0000 : _1259_;
  function [1:0] _2720_;
    input [1:0] a;
    input [17:0] b;
    input [8:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _2720_ = b[1:0];
      9'b???????1?:
        _2720_ = b[3:2];
      9'b??????1??:
        _2720_ = b[5:4];
      9'b?????1???:
        _2720_ = b[7:6];
      9'b????1????:
        _2720_ = b[9:8];
      9'b???1?????:
        _2720_ = b[11:10];
      9'b??1??????:
        _2720_ = b[13:12];
      9'b?1???????:
        _2720_ = b[15:14];
      9'b1????????:
        _2720_ = b[17:16];
      default:
        _2720_ = a;
    endcase
  endfunction
  assign _1263_ = _2720_(2'h0, { 16'h5555, \or1200_ctrl.id_insn [9:8] }, { _1272_, _1271_, _1270_, _1269_, _1268_, _1267_, _1266_, _1265_, _1264_ });
  assign _1264_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h38;
  assign _1265_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h37;
  assign _1266_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h36;
  assign _1267_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h35;
  assign _1268_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h26;
  assign _1269_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h25;
  assign _1270_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h24;
  assign _1271_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h23;
  assign _1272_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2272.3-2315.10" *) 6'h21;
  function [0:0] _2730_;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2323.3-2358.8" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _2730_ = b[0:0];
      6'b????1?:
        _2730_ = b[1:1];
      6'b???1??:
        _2730_ = b[2:2];
      6'b??1???:
        _2730_ = b[3:3];
      6'b?1????:
        _2730_ = b[4:4];
      6'b1?????:
        _2730_ = b[5:5];
      default:
        _2730_ = a;
    endcase
  endfunction
  assign _1273_ = _2730_(1'h0, 6'h3f, { _1279_, _1278_, _1277_, _1276_, _1275_, _1274_ });
  assign _1274_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2323.3-2358.8" *) 6'h2f;
  assign _1275_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2323.3-2358.8" *) 6'h13;
  assign _1276_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2323.3-2358.8" *) 6'h2c;
  assign _1277_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2323.3-2358.8" *) 6'h2b;
  assign _1278_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2323.3-2358.8" *) 6'h28;
  assign _1279_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2323.3-2358.8" *) 6'h27;
  function [20:0] _2737_;
    input [20:0] a;
    input [62:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2367.2-2378.9" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2737_ = b[20:0];
      3'b?1?:
        _2737_ = b[41:21];
      3'b1??:
        _2737_ = b[62:42];
      default:
        _2737_ = a;
    endcase
  endfunction
  assign _1280_ = _2737_({ \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15], \or1200_ctrl.ex_insn [15:11] }, { 1'h0, \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25:21], 1'h0, \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25:21], 1'h0, \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25:21] }, { _1283_, _1282_, _1281_ });
  assign _1281_ = \or1200_ctrl.lsu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2367.2-2378.9" *) 4'he;
  assign _1282_ = \or1200_ctrl.lsu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2367.2-2378.9" *) 4'hc;
  assign _1283_ = \or1200_ctrl.lsu_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2367.2-2378.9" *) 4'ha;
  function [4:0] _2741_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2390.3-2397.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2741_ = b[4:0];
      2'b1?:
        _2741_ = b[9:5];
      default:
        _2741_ = a;
    endcase
  endfunction
  assign _1284_ = _2741_(\or1200_ctrl.id_insn [25:21], 10'h129, { _1286_, _1285_ });
  assign _1285_ = \or1200_ctrl.pre_branch_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2390.3-2397.10" *) 3'h2;
  assign _1286_ = \or1200_ctrl.pre_branch_op  == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2390.3-2397.10" *) 3'h3;
  assign _1287_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2389.7-2397.10" *) \or1200_ctrl.rf_addrw  : _1284_;
  assign _1289_ = _1290_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2387.7-2397.10" *) 5'h00 : _1287_;
  assign _1291_ = _1292_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2385.2-2397.10" *) 5'h00 : _1289_;
  assign _1293_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2406.7-2407.27" *) \or1200_ctrl.wb_rfaddrw  : \or1200_ctrl.rf_addrw ;
  assign _1295_ = _1296_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2404.2-2407.27" *) 5'h00 : _1293_;
  assign _1297_ = _0379_ ? (* src = "../vtr/verilog/or1200.v:2418.7-2421.5" *) \or1200_ctrl.id_insn  : _0474_;
  assign _1299_ = _1300_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2416.14-2421.5" *) 32'd339804160 : _1297_;
  assign _1301_ = _1302_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2414.2-2421.5" *) 32'd339804160 : _1299_;
  assign _1303_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2432.7-2434.5" *) \or1200_ctrl.ex_insn  : \or1200_ctrl.id_insn ;
  assign _1305_ = _1306_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2430.7-2434.5" *) 32'd339804160 : _1303_;
  assign _1307_ = _1308_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2428.2-2434.5" *) 32'd339804160 : _1305_;
  assign _1309_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2445.7-2447.5" *) \or1200_ctrl.wb_insn  : \or1200_ctrl.ex_insn ;
  assign _1311_ = _1312_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2443.7-2447.5" *) 32'd339804160 : _1309_;
  assign _1313_ = _1314_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2441.2-2447.5" *) 32'd339804160 : _1311_;
  function [0:0] _2758_;
    input [0:0] a;
    input [13:0] b;
    input [13:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *)
    (* parallel_case *)
    casez (s)
      14'b?????????????1:
        _2758_ = b[0:0];
      14'b????????????1?:
        _2758_ = b[1:1];
      14'b???????????1??:
        _2758_ = b[2:2];
      14'b??????????1???:
        _2758_ = b[3:3];
      14'b?????????1????:
        _2758_ = b[4:4];
      14'b????????1?????:
        _2758_ = b[5:5];
      14'b???????1??????:
        _2758_ = b[6:6];
      14'b??????1???????:
        _2758_ = b[7:7];
      14'b?????1????????:
        _2758_ = b[8:8];
      14'b????1?????????:
        _2758_ = b[9:9];
      14'b???1??????????:
        _2758_ = b[10:10];
      14'b??1???????????:
        _2758_ = b[11:11];
      14'b?1????????????:
        _2758_ = b[12:12];
      14'b1?????????????:
        _2758_ = b[13:13];
      default:
        _2758_ = a;
    endcase
  endfunction
  assign _1315_ = _2758_(1'h1, 14'h0000, { _1329_, _1328_, _1327_, _1326_, _1325_, _1324_, _1323_, _1322_, _1321_, _1320_, _1319_, _1318_, _1317_, _1316_ });
  assign _1316_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h05;
  assign _1317_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h3c;
  assign _1318_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h39;
  assign _1319_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h38;
  assign _1320_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h37;
  assign _1321_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h36;
  assign _1322_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h35;
  assign _1323_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h31;
  assign _1324_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h08;
  assign _1325_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h30;
  assign _1326_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h2d;
  assign _1327_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h09;
  assign _1328_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h11;
  assign _1329_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2457.4-2523.11" *) 6'h12;
  assign _1330_ = _0379_ ? (* src = "../vtr/verilog/or1200.v:2456.7-2525.5" *) \or1200_ctrl.sel_imm  : _1315_;
  assign _1332_ = _1333_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2454.2-2525.5" *) 1'h0 : _1330_;
  assign _1334_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2536.7-2538.5" *) \or1200_ctrl.except_illegal  : 1'h1;
  assign _1336_ = _1337_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2534.7-2538.5" *) 1'h0 : _1334_;
  assign _1338_ = _1339_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2532.2-2538.5" *) 1'h0 : _1336_;
  function [3:0] _2778_;
    input [3:0] a;
    input [59:0] b;
    input [14:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *)
    (* parallel_case *)
    casez (s)
      15'b??????????????1:
        _2778_ = b[3:0];
      15'b?????????????1?:
        _2778_ = b[7:4];
      15'b????????????1??:
        _2778_ = b[11:8];
      15'b???????????1???:
        _2778_ = b[15:12];
      15'b??????????1????:
        _2778_ = b[19:16];
      15'b?????????1?????:
        _2778_ = b[23:20];
      15'b????????1??????:
        _2778_ = b[27:24];
      15'b???????1???????:
        _2778_ = b[31:28];
      15'b??????1????????:
        _2778_ = b[35:32];
      15'b?????1?????????:
        _2778_ = b[39:36];
      15'b????1??????????:
        _2778_ = b[43:40];
      15'b???1???????????:
        _2778_ = b[47:44];
      15'b??1????????????:
        _2778_ = b[51:48];
      15'b?1?????????????:
        _2778_ = b[55:52];
      15'b1??????????????:
        _2778_ = b[59:56];
      default:
        _2778_ = a;
    endcase
  endfunction
  assign _1340_ = _2778_(4'h0, { 48'hbbcfe134568d, \or1200_ctrl.id_insn [3:0], 8'hd7 }, { _1355_, _1354_, _1353_, _1352_, _1351_, _1350_, _1349_, _1348_, _1347_, _1346_, _1345_, _1344_, _1343_, _1342_, _1341_ });
  assign _1341_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h3c;
  assign _1342_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h39;
  assign _1343_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h38;
  assign _1344_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h2f;
  assign _1345_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h2e;
  assign _1346_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h2c;
  assign _1347_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h2b;
  assign _1348_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h2a;
  assign _1349_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h29;
  assign _1350_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h28;
  assign _1351_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h30;
  assign _1352_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h2d;
  assign _1353_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h06;
  assign _1354_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) 6'h01;
  assign _1355_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2550.4-2631.11" *) \or1200_ctrl.id_insn [31:26];
  assign _1356_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2549.7-2633.5" *) \or1200_ctrl.alu_op  : _1340_;
  assign _1358_ = _1359_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2547.7-2633.5" *) 4'h0 : _1356_;
  assign _1360_ = _1361_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2545.2-2633.5" *) 4'h0 : _1358_;
  function [1:0] _2797_;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2645.4-2660.11" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2797_ = b[1:0];
      2'b1?:
        _2797_ = b[3:2];
      default:
        _2797_ = a;
    endcase
  endfunction
  assign _1362_ = _2797_(2'h0, { 2'h1, \or1200_ctrl.id_insn [1:0] }, { _1364_, _1363_ });
  assign _1363_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2645.4-2660.11" *) 6'h31;
  assign _1364_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2645.4-2660.11" *) 6'h13;
  assign _1365_ = _0384_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2644.7-2662.20" *) 2'h0 : _1362_;
  assign _1367_ = _1368_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2642.7-2662.20" *) 2'h0 : _1365_;
  assign _1369_ = _1370_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2640.2-2662.20" *) 2'h0 : _1367_;
  assign _1371_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2673.7-2675.5" *) \or1200_ctrl.shrot_op  : \or1200_ctrl.id_insn [7:6];
  assign _1373_ = _1374_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2671.7-2675.5" *) 2'h0 : _1371_;
  assign _1375_ = _1376_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2669.2-2675.5" *) 2'h0 : _1373_;
  function [2:0] _2806_;
    input [2:0] a;
    input [53:0] b;
    input [17:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *)
    (* parallel_case *)
    casez (s)
      18'b?????????????????1:
        _2806_ = b[2:0];
      18'b????????????????1?:
        _2806_ = b[5:3];
      18'b???????????????1??:
        _2806_ = b[8:6];
      18'b??????????????1???:
        _2806_ = b[11:9];
      18'b?????????????1????:
        _2806_ = b[14:12];
      18'b????????????1?????:
        _2806_ = b[17:15];
      18'b???????????1??????:
        _2806_ = b[20:18];
      18'b??????????1???????:
        _2806_ = b[23:21];
      18'b?????????1????????:
        _2806_ = b[26:24];
      18'b????????1?????????:
        _2806_ = b[29:27];
      18'b???????1??????????:
        _2806_ = b[32:30];
      18'b??????1???????????:
        _2806_ = b[35:33];
      18'b?????1????????????:
        _2806_ = b[38:36];
      18'b????1?????????????:
        _2806_ = b[41:39];
      18'b???1??????????????:
        _2806_ = b[44:42];
      18'b??1???????????????:
        _2806_ = b[47:45];
      18'b?1????????????????:
        _2806_ = b[50:48];
      18'b1?????????????????:
        _2806_ = b[53:51];
      default:
        _2806_ = a;
    endcase
  endfunction
  assign _1377_ = _2806_(3'h0, 54'h3f35b6d9249249, { _1395_, _1394_, _1393_, _1392_, _1391_, _1390_, _1389_, _1388_, _1387_, _1386_, _1385_, _1384_, _1383_, _1382_, _1381_, _1380_, _1379_, _1378_ });
  assign _1378_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h3c;
  assign _1379_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h38;
  assign _1380_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h2e;
  assign _1381_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h2c;
  assign _1382_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h2b;
  assign _1383_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h2a;
  assign _1384_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h29;
  assign _1385_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h28;
  assign _1386_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h27;
  assign _1387_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h26;
  assign _1388_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h25;
  assign _1389_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h24;
  assign _1390_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h23;
  assign _1391_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h21;
  assign _1392_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h2d;
  assign _1393_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h06;
  assign _1394_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h12;
  assign _1395_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2687.3-2770.10" *) 6'h01;
  assign _1396_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2686.8-2771.5" *) \or1200_ctrl.rfwb_op  : _1377_;
  assign _1398_ = _1399_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2684.8-2771.5" *) 3'h0 : _1396_;
  assign _1400_ = _1401_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2682.2-2771.5" *) 3'h0 : _1398_;
  function [2:0] _2828_;
    input [2:0] a;
    input [20:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2783.3-2817.10" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _2828_ = b[2:0];
      7'b?????1?:
        _2828_ = b[5:3];
      7'b????1??:
        _2828_ = b[8:6];
      7'b???1???:
        _2828_ = b[11:9];
      7'b??1????:
        _2828_ = b[14:12];
      7'b?1?????:
        _2828_ = b[17:15];
      7'b1??????:
        _2828_ = b[20:18];
      default:
        _2828_ = a;
    endcase
  endfunction
  assign _1402_ = _2828_(3'h0, 21'h0da566, { _1409_, _1408_, _1407_, _1406_, _1405_, _1404_, _1403_ });
  assign _1403_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2783.3-2817.10" *) 6'h09;
  assign _1404_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2783.3-2817.10" *) 6'h04;
  assign _1405_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2783.3-2817.10" *) 6'h03;
  assign _1406_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2783.3-2817.10" *) 6'h11;
  assign _1407_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2783.3-2817.10" *) 6'h12;
  assign _1408_ = \or1200_ctrl.if_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2783.3-2817.10" *) 6'h01;
  assign _1409_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2783.3-2817.10" *) \or1200_ctrl.if_insn [31:26];
  assign _1410_ = _0379_ ? (* src = "../vtr/verilog/or1200.v:2782.7-2818.5" *) \or1200_ctrl.pre_branch_op  : _1402_;
  assign _1412_ = _1413_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2780.7-2818.5" *) 3'h0 : _1410_;
  assign _1414_ = _1415_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2778.2-2818.5" *) 3'h0 : _1412_;
  assign _1416_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2829.7-2830.31" *) \or1200_ctrl.branch_op  : \or1200_ctrl.pre_branch_op ;
  assign _1418_ = _1419_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2827.7-2830.31" *) 3'h0 : _1416_;
  assign _1420_ = _1421_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2825.2-2830.31" *) 3'h0 : _1418_;
  function [3:0] _2842_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _2842_ = b[3:0];
      8'b??????1?:
        _2842_ = b[7:4];
      8'b?????1??:
        _2842_ = b[11:8];
      8'b????1???:
        _2842_ = b[15:12];
      8'b???1????:
        _2842_ = b[19:16];
      8'b??1?????:
        _2842_ = b[23:20];
      8'b?1??????:
        _2842_ = b[27:24];
      8'b1???????:
        _2842_ = b[31:28];
      default:
        _2842_ = a;
    endcase
  endfunction
  assign _1422_ = _2842_(4'h0, 32'd1647599276, { _1430_, _1429_, _1428_, _1427_, _1426_, _1425_, _1424_, _1423_ });
  assign _1423_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *) 6'h37;
  assign _1424_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *) 6'h36;
  assign _1425_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *) 6'h35;
  assign _1426_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *) 6'h26;
  assign _1427_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *) 6'h25;
  assign _1428_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *) 6'h24;
  assign _1429_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *) 6'h23;
  assign _1430_ = \or1200_ctrl.id_insn [31:26] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2841.4-2879.11" *) 6'h21;
  assign _1431_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2840.7-2880.5" *) \or1200_ctrl.lsu_op  : _1422_;
  assign _1433_ = _1434_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2838.7-2880.5" *) 4'h0 : _1431_;
  assign _1435_ = _1436_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2836.2-2880.5" *) 4'h0 : _1433_;
  assign _1437_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2891.7-2892.30" *) \or1200_ctrl.comp_op  : \or1200_ctrl.id_insn [24:21];
  assign _1439_ = _1440_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2889.11-2892.30" *) 4'h0 : _1437_;
  assign _1441_ = _1442_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2887.2-2892.30" *) 4'h0 : _1439_;
  assign _1443_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2903.7-2906.5" *) \or1200_ctrl.sig_syscall  : _0173_;
  assign _1445_ = _1446_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2901.7-2906.5" *) 1'h0 : _1443_;
  assign _1447_ = _1448_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2899.2-2906.5" *) 1'h0 : _1445_;
  assign _1449_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:2917.7-2921.5" *) \or1200_ctrl.sig_trap  : _0228_;
  assign _1451_ = _1452_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2915.7-2921.5" *) 1'h0 : _1449_;
  assign _1453_ = _1454_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:2913.2-2921.5" *) 1'h0 : _1451_;
  assign _1455_ = _0374_ ? (* src = "../vtr/verilog/or1200.v:1924.7-1925.18" *) \or1200_if.saved  : 1'h0;
  assign _1457_ = _1458_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1922.7-1925.18" *) 1'h1 : _1455_;
  assign _1459_ = _1460_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1920.7-1925.18" *) 1'h0 : _1457_;
  assign _1461_ = _1462_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1918.2-1925.18" *) 1'h0 : _1459_;
  assign _1463_ = _0374_ ? (* src = "../vtr/verilog/or1200.v:1937.7-1938.43" *) \or1200_if.insn_saved  : 32'd339804160;
  assign _1465_ = _1466_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1935.7-1938.43" *) icpu_dat_i : _1463_;
  assign _1467_ = _1468_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1933.7-1938.43" *) 32'd339804160 : _1465_;
  assign _1469_ = _1470_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1931.2-1938.43" *) 32'd339804160 : _1467_;
  assign _1471_ = _0374_ ? (* src = "../vtr/verilog/or1200.v:1950.7-1951.29" *) \or1200_if.addr_saved  : icpu_adr_i;
  assign _1473_ = _1474_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1948.7-1951.29" *) icpu_adr_i : _1471_;
  assign _1475_ = _1476_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1946.7-1951.29" *) 32'd0 : _1473_;
  assign _1477_ = _1478_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1944.2-1951.29" *) 32'd0 : _1475_;
  assign _1479_ = _1480_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1685.7-1688.28" *) 1'h1 : 1'h0;
  assign _1481_ = _1482_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1683.2-1688.28" *) 1'h0 : _1479_;
  assign _1483_ = _1484_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1726.4-1733.7" *) 1'h0 : 1'h1;
  assign _1485_ = _1486_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) _1483_ : 1'hx;
  assign _1486_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h05;
  assign _1487_ = _1488_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1726.4-1733.7" *) { _0404_, 2'h0 } : { _0405_, 2'h0 };
  assign _1489_ = _1490_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) _1487_ : 32'hxxxxxxxx;
  assign _1490_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h05;
  assign _1491_ = _1492_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1715.4-1724.7" *) 1'h1 : 1'h0;
  assign _1493_ = _1494_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) _1491_ : 1'hx;
  assign _1494_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h04;
  assign _1495_ = _1496_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1715.4-1724.7" *) { _0402_, 2'h0 } : { _0403_, 2'h0 };
  assign _1497_ = _1498_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) _1495_ : 32'hxxxxxxxx;
  assign _1498_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h04;
  function [0:0] _2889_;
    input [0:0] a;
    input [13:0] b;
    input [13:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *)
    (* parallel_case *)
    casez (s)
      14'b?????????????1:
        _2889_ = b[0:0];
      14'b????????????1?:
        _2889_ = b[1:1];
      14'b???????????1??:
        _2889_ = b[2:2];
      14'b??????????1???:
        _2889_ = b[3:3];
      14'b?????????1????:
        _2889_ = b[4:4];
      14'b????????1?????:
        _2889_ = b[5:5];
      14'b???????1??????:
        _2889_ = b[6:6];
      14'b??????1???????:
        _2889_ = b[7:7];
      14'b?????1????????:
        _2889_ = b[8:8];
      14'b????1?????????:
        _2889_ = b[9:9];
      14'b???1??????????:
        _2889_ = b[10:10];
      14'b??1???????????:
        _2889_ = b[11:11];
      14'b?1????????????:
        _2889_ = b[12:12];
      14'b1?????????????:
        _2889_ = b[13:13];
      default:
        _2889_ = a;
    endcase
  endfunction
  assign _1499_ = _2889_(1'h0, { 3'h7, _0397_, _0399_, 9'h1ff }, { _1513_, _1512_, _1511_, _1510_, _1509_, _1508_, _1507_, _1506_, _1505_, _1504_, _1503_, _1502_, _1501_, _1500_ });
  assign _1500_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0f;
  assign _1501_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0e;
  assign _1502_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0d;
  assign _1503_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0c;
  assign _1504_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0b;
  assign _1505_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0a;
  assign _1506_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h09;
  assign _1507_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h08;
  assign _1508_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h06;
  assign _1509_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h05;
  assign _1510_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h04;
  assign _1511_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h03;
  assign _1512_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h02;
  assign _1513_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h01;
  function [31:0] _2904_;
    input [31:0] a;
    input [479:0] b;
    input [14:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *)
    (* parallel_case *)
    casez (s)
      15'b??????????????1:
        _2904_ = b[31:0];
      15'b?????????????1?:
        _2904_ = b[63:32];
      15'b????????????1??:
        _2904_ = b[95:64];
      15'b???????????1???:
        _2904_ = b[127:96];
      15'b??????????1????:
        _2904_ = b[159:128];
      15'b?????????1?????:
        _2904_ = b[191:160];
      15'b????????1??????:
        _2904_ = b[223:192];
      15'b???????1???????:
        _2904_ = b[255:224];
      15'b??????1????????:
        _2904_ = b[287:256];
      15'b?????1?????????:
        _2904_ = b[319:288];
      15'b????1??????????:
        _2904_ = b[351:320];
      15'b???1???????????:
        _2904_ = b[383:352];
      15'b??1????????????:
        _2904_ = b[415:384];
      15'b?1?????????????:
        _2904_ = b[447:416];
      15'b1??????????????:
        _2904_ = b[479:448];
      default:
        _2904_ = a;
    endcase
  endfunction
  assign _1514_ = _2904_(_0764_, { _0400_, 2'h0, \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25:0], 2'h0, \or1200_operandmuxes.operand_b , _0401_, 2'h0, _0396_, _0398_, \or1200_except.epcr , _0428_, \or1200_except.except_type , 8'h00, _0429_, \or1200_except.except_type , 8'h00, _0430_, \or1200_except.except_type , 8'h00, _0431_, \or1200_except.except_type , 8'h00, _0432_, \or1200_except.except_type , 8'h00, _0433_, \or1200_except.except_type , 8'h00, _0434_, \or1200_except.except_type , 8'h00, _0435_, \or1200_except.except_type , 8'h00 }, { _1529_, _1528_, _1527_, _1526_, _1525_, _1524_, _1523_, _1522_, _1521_, _1520_, _1519_, _1518_, _1517_, _1516_, _1515_ });
  assign _1515_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0f;
  assign _1516_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0e;
  assign _1517_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0d;
  assign _1518_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0c;
  assign _1519_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0b;
  assign _1520_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h0a;
  assign _1521_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h09;
  assign _1522_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h08;
  assign _1523_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h06;
  assign _1524_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h05;
  assign _1525_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h04;
  assign _1526_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h03;
  assign _1527_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h02;
  assign _1528_ = { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  } == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) 5'h01;
  assign _1529_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1695.2-1783.9" *) { \or1200_genpc.spr_pc_we , \or1200_genpc.except_start , \or1200_genpc.branch_op  };
  assign _1530_ = _1531_ ? (* src = "../vtr/verilog/or1200.v:1795.7-1797.22" *) \or1200_genpc.pc [31:2] : \or1200_genpc.pcreg ;
  assign _1532_ = _1533_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1793.7-1797.22" *) _0764_[31:2] : _1530_;
  assign _1534_ = _1535_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:1790.2-1797.22" *) _0425_[29:0] : _1532_;
  assign _1536_ = _1537_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 8'h12 : 8'h00;
  assign _1537_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) \or1200_cfgr.spr_addr [3:0];
  function [0:0] _2925_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _2925_ = b[0:0];
      5'b???1?:
        _2925_ = b[1:1];
      5'b??1??:
        _2925_ = b[2:2];
      5'b?1???:
        _2925_ = b[3:3];
      5'b1????:
        _2925_ = b[4:4];
      default:
        _2925_ = a;
    endcase
  endfunction
  assign _1544_ = _2925_(1'h0, 5'h1f, { _1549_, _1548_, _1547_, _1546_, _1545_ });
  assign _1545_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h6;
  assign _1546_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h5;
  assign _1547_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h4;
  assign _1548_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h3;
  assign _1549_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  function [0:0] _2931_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2931_ = b[0:0];
      3'b?1?:
        _2931_ = b[1:1];
      3'b1??:
        _2931_ = b[2:2];
      default:
        _2931_ = a;
    endcase
  endfunction
  assign _1552_ = _2931_(1'h0, 3'h7, { _1555_, _1554_, _1553_ });
  assign _1553_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h6;
  assign _1554_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h5;
  assign _1555_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  function [0:0] _2935_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2935_ = b[0:0];
      2'b1?:
        _2935_ = b[1:1];
      default:
        _2935_ = a;
    endcase
  endfunction
  assign _1560_ = _2935_(1'h0, 2'h3, { _1562_, _1561_ });
  assign _1561_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h6;
  assign _1562_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h5;
  function [0:0] _2938_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2938_ = b[0:0];
      3'b?1?:
        _2938_ = b[1:1];
      3'b1??:
        _2938_ = b[2:2];
      default:
        _2938_ = a;
    endcase
  endfunction
  assign _1565_ = _2938_(1'h0, 3'h7, { _1568_, _1567_, _1566_ });
  assign _1566_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h6;
  assign _1567_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h5;
  assign _1568_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  function [0:0] _2942_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2942_ = b[0:0];
      2'b1?:
        _2942_ = b[1:1];
      default:
        _2942_ = a;
    endcase
  endfunction
  assign _1571_ = _2942_(1'h0, 2'h3, { _1573_, _1572_ });
  assign _1572_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h4;
  assign _1573_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  function [0:0] _2945_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2945_ = b[0:0];
      2'b1?:
        _2945_ = b[1:1];
      default:
        _2945_ = a;
    endcase
  endfunction
  assign _1576_ = _2945_(1'h0, 2'h3, { _1578_, _1577_ });
  assign _1577_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  assign _1578_ = ! (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) \or1200_cfgr.spr_addr [3:0];
  function [0:0] _2948_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2948_ = b[0:0];
      2'b1?:
        _2948_ = b[1:1];
      default:
        _2948_ = a;
    endcase
  endfunction
  assign _1583_ = _2948_(1'h0, 2'h3, { _1585_, _1584_ });
  assign _1584_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h6;
  assign _1585_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h5;
  function [0:0] _2951_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2951_ = b[0:0];
      3'b?1?:
        _2951_ = b[1:1];
      3'b1??:
        _2951_ = b[2:2];
      default:
        _2951_ = a;
    endcase
  endfunction
  assign _1588_ = _2951_(1'h0, 3'h7, { _1591_, _1590_, _1589_ });
  assign _1589_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h4;
  assign _1590_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h3;
  assign _1591_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  function [0:0] _2955_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2955_ = b[0:0];
      4'b??1?:
        _2955_ = b[1:1];
      4'b?1??:
        _2955_ = b[2:2];
      4'b1???:
        _2955_ = b[3:3];
      default:
        _2955_ = a;
    endcase
  endfunction
  assign _1594_ = _2955_(1'h0, 4'hf, { _1598_, _1597_, _1596_, _1595_ });
  assign _1595_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h6;
  assign _1596_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h5;
  assign _1597_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h3;
  assign _1598_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  assign _1601_ = _1602_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 1'h1 : 1'h0;
  assign _1602_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  assign _1605_ = _1606_ ? (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 1'h1 : 1'h0;
  assign _1606_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  function [0:0] _2964_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* parallel_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2964_ = b[0:0];
      2'b1?:
        _2964_ = b[1:1];
      default:
        _2964_ = a;
    endcase
  endfunction
  assign _1611_ = _2964_(1'h0, 2'h3, { _1613_, _1612_ });
  assign _1612_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h2;
  assign _1613_ = \or1200_cfgr.spr_addr [3:0] == (* full_case = 32'd1 *) (* parallel_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4602.3-4686.10" *) 4'h1;
  assign _1618_ = _0379_ ? (* src = "../vtr/verilog/or1200.v:4383.7-4386.5" *) \or1200_except.id_exceptflags  : { _0448_, _0444_, _0446_ };
  assign _1620_ = _1621_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4379.7-4386.5" *) 3'h0 : _1618_;
  assign _1622_ = _1623_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4375.2-4386.5" *) 3'h0 : _1620_;
  assign _1624_ = _0379_ ? (* src = "../vtr/verilog/or1200.v:4383.7-4386.5" *) \or1200_except.id_pc  : _0475_;
  assign _1626_ = _1627_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4379.7-4386.5" *) 32'd0 : _1624_;
  assign _1628_ = _1629_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4375.2-4386.5" *) 32'd0 : _1626_;
  assign _1630_ = \or1200_sprs.sr [2] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4400.7-4403.44" *) { \or1200_except.delayed_iee [1:0], 1'h1 } : 3'h0;
  assign _1632_ = _1633_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4398.2-4403.44" *) 3'h0 : _1630_;
  assign _1634_ = \or1200_sprs.sr [1] ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4416.7-4419.44" *) { \or1200_except.delayed_tee [1:0], 1'h1 } : 3'h0;
  assign _1636_ = _1637_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4414.2-4419.44" *) 3'h0 : _1634_;
  assign _1638_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:4446.7-4452.5" *) \or1200_except.delayed2_ex_dslot  : \or1200_except.delayed1_ex_dslot ;
  assign _1640_ = _1641_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4439.7-4452.5" *) \or1200_except.delayed1_ex_dslot  : _1638_;
  assign _1642_ = _1643_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4432.7-4452.5" *) 1'h0 : _1640_;
  assign _1644_ = _1645_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4425.2-4452.5" *) 1'h0 : _1642_;
  assign _1646_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:4446.7-4452.5" *) \or1200_except.delayed1_ex_dslot  : \or1200_except.ex_dslot ;
  assign _1648_ = _1649_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4439.7-4452.5" *) \or1200_except.ex_dslot  : _1646_;
  assign _1650_ = _1651_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4432.7-4452.5" *) 1'h0 : _1648_;
  assign _1652_ = _1653_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4425.2-4452.5" *) 1'h0 : _1650_;
  assign _1654_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:4446.7-4452.5" *) \or1200_except.ex_dslot  : \or1200_genpc.taken ;
  assign _1656_ = _1657_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4439.7-4452.5" *) 1'h0 : _1654_;
  assign _1658_ = _1659_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4432.7-4452.5" *) 1'h0 : _1656_;
  assign _1660_ = _1661_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4425.2-4452.5" *) 1'h0 : _1658_;
  assign _1662_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:4446.7-4452.5" *) \or1200_except.ex_exceptflags  : \or1200_except.id_exceptflags ;
  assign _1664_ = _1665_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4439.7-4452.5" *) 3'h0 : _1662_;
  assign _1666_ = _1667_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4432.7-4452.5" *) 3'h0 : _1664_;
  assign _1668_ = _1669_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4425.2-4452.5" *) 3'h0 : _1666_;
  assign _1670_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:4446.7-4452.5" *) \or1200_except.ex_pc  : \or1200_except.id_pc ;
  assign _1672_ = _1673_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4439.7-4452.5" *) \or1200_except.id_pc  : _1670_;
  assign _1674_ = _1675_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4432.7-4452.5" *) 32'd0 : _1672_;
  assign _1676_ = _1677_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4425.2-4452.5" *) 32'd0 : _1674_;
  assign _1678_ = _0384_ ? (* src = "../vtr/verilog/or1200.v:4462.7-4464.5" *) \or1200_except.wb_pc  : \or1200_except.ex_pc ;
  assign _1680_ = _1681_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4459.2-4464.5" *) 32'd0 : _1678_;
  assign _1682_ = _1683_ ? (* src = "../vtr/verilog/or1200.v:4560.5-4564.8" *) 1'h0 : \or1200_except.extend_flush_last ;
  function [0:0] _3000_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _3000_ = b[0:0];
      5'b???1?:
        _3000_ = b[1:1];
      5'b??1??:
        _3000_ = b[2:2];
      5'b?1???:
        _3000_ = b[3:3];
      5'b1????:
        _3000_ = b[4:4];
      default:
        _3000_ = a;
    endcase
  endfunction
  assign _1684_ = _3000_(_1682_, { \or1200_except.extend_flush_last , \or1200_except.extend_flush_last , \or1200_except.extend_flush_last , \or1200_except.extend_flush_last , 1'h0 }, { _1689_, _1688_, _1687_, _1686_, _1685_ });
  assign _1685_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h4;
  assign _1686_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h3;
  assign _1687_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h2;
  assign _1688_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h1;
  assign _1689_ = ! (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) \or1200_except.state ;
  assign _1690_ = _1691_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4486.2-4567.5" *) 1'h0 : _1684_;
  assign _1692_ = _1693_ ? (* src = "../vtr/verilog/or1200.v:4560.5-4564.8" *) 3'h0 : \or1200_except.state ;
  function [2:0] _3008_;
    input [2:0] a;
    input [14:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _3008_ = b[2:0];
      5'b???1?:
        _3008_ = b[5:3];
      5'b??1??:
        _3008_ = b[8:6];
      5'b?1???:
        _3008_ = b[11:9];
      5'b1????:
        _3008_ = b[14:12];
      default:
        _3008_ = a;
    endcase
  endfunction
  assign _1694_ = _3008_(_1692_, { _0786_, _1698_, 9'h0e5 }, { _0788_, _0783_, _1697_, _1696_, _1695_ });
  assign _1695_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h4;
  assign _1696_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h3;
  assign _1697_ = \or1200_except.state  == (* full_case = 32'd1 *) (* src = "../vtr/verilog/or1200.v:4497.3-4566.10" *) 3'h2;
  assign _1698_ = _1699_ ? (* src = "../vtr/verilog/or1200.v:4545.5-4546.23" *) 3'h2 : \or1200_except.state ;
  assign du_except = except_stop;
  assign dc_en = sr[3];
  assign ic_en = sr[4];
  assign dmmu_en = sr[5];
  assign immu_en = sr[6];
  assign supv = sr[0];
  assign \or1200_genpc.icpu_adr_o  = _0427_;
  assign \or1200_genpc.icpu_cycstb_o  = _0415_;
  assign \or1200_genpc.icpu_sel_o  = 4'hf;
  assign \or1200_genpc.icpu_tag_o  = 4'h1;
  assign \or1200_genpc.unused  = _0422_;
  assign \or1200_genpc.no_more_dslot  = no_more_dslot;
  assign \or1200_genpc.genpc_stop_prefetch  = 1'h0;
  assign \or1200_genpc.genpc_freeze  = genpc_freeze;
  assign \or1200_genpc.genpc_refetch  = genpc_refetch;
  assign \or1200_genpc.spr_pc_we  = pc_we;
  assign \or1200_genpc.spr_dat_i  = spr_dat_cpu;
  assign \or1200_genpc.epcr  = epcr;
  assign \or1200_genpc.binsn_addr  = lr_sav;
  assign branch_taken = \or1200_genpc.taken ;
  assign \or1200_genpc.flag  = flag;
  assign \or1200_genpc.lr_restor  = operand_b;
  assign \or1200_genpc.branch_addrofs  = branch_addrofs;
  assign \or1200_genpc.except_prefix  = sr[14];
  assign \or1200_genpc.except_start  = except_start;
  assign \or1200_genpc.except_type  = except_type;
  assign \or1200_genpc.branch_op  = branch_op;
  assign \or1200_genpc.icpu_adr_i  = icpu_adr_i;
  assign \or1200_genpc.icpu_rty_i  = icpu_rty_i;
  assign icpu_tag_o = \or1200_genpc.icpu_tag_o ;
  assign icpu_sel_o = \or1200_genpc.icpu_sel_o ;
  assign icpu_cycstb_o = \or1200_genpc.icpu_cycstb_o ;
  assign icpu_adr_o = \or1200_genpc.icpu_adr_o ;
  assign \or1200_genpc.rst  = rst;
  assign \or1200_genpc.clk  = clk;
  assign \or1200_if.if_insn  = _0474_;
  assign \or1200_if.if_pc  = _0475_;
  assign \or1200_if.if_stall  = _0441_;
  assign \or1200_if.genpc_refetch  = _0442_;
  assign \or1200_if.except_itlbmiss  = _0444_;
  assign \or1200_if.except_immufault  = _0446_;
  assign \or1200_if.except_ibuserr  = _0448_;
  assign except_ibuserr = \or1200_if.except_ibuserr ;
  assign except_immufault = \or1200_if.except_immufault ;
  assign except_itlbmiss = \or1200_if.except_itlbmiss ;
  assign \or1200_if.rfe  = rfe;
  assign genpc_refetch = \or1200_if.genpc_refetch ;
  assign \or1200_if.no_more_dslot  = no_more_dslot;
  assign if_stall = \or1200_if.if_stall ;
  assign \or1200_if.flushpipe  = flushpipe;
  assign if_pc = \or1200_if.if_pc ;
  assign if_insn = \or1200_if.if_insn ;
  assign \or1200_if.if_freeze  = if_freeze;
  assign \or1200_if.icpu_tag_i  = icpu_tag_i;
  assign \or1200_if.icpu_adr_i  = icpu_adr_i;
  assign \or1200_if.icpu_err_i  = icpu_err_i;
  assign \or1200_if.icpu_ack_i  = icpu_ack_i;
  assign \or1200_if.icpu_dat_i  = icpu_dat_i;
  assign \or1200_if.rst  = rst;
  assign \or1200_if.clk  = clk;
  assign \or1200_ctrl.rf_addra  = \or1200_ctrl.if_insn [20:16];
  assign \or1200_ctrl.rf_addrb  = \or1200_ctrl.if_insn [15:11];
  assign \or1200_ctrl.rf_rda  = \or1200_ctrl.if_insn [31];
  assign \or1200_ctrl.rf_rdb  = \or1200_ctrl.if_insn [30];
  assign \or1200_ctrl.force_dslot_fetch  = 1'h0;
  assign \or1200_ctrl.no_more_dslot  = _0213_;
  assign \or1200_ctrl.id_void  = _0145_;
  assign \or1200_ctrl.ex_void  = _0146_;
  assign \or1200_ctrl.simm  = _0230_;
  assign \or1200_ctrl.branch_addrofs  = { \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25], \or1200_ctrl.ex_insn [25:0] };
  assign \or1200_ctrl.id_macrc_op  = _0147_;
  assign \or1200_ctrl.cust5_op  = \or1200_ctrl.ex_insn [4:0];
  assign \or1200_ctrl.cust5_limm  = \or1200_ctrl.ex_insn [10:5];
  assign \or1200_ctrl.rfe  = _0214_;
  assign except_illegal = \or1200_ctrl.except_illegal ;
  assign \or1200_ctrl.du_hwbkpt  = du_hwbkpt;
  assign rfe = \or1200_ctrl.rfe ;
  assign ex_macrc_op = \or1200_ctrl.ex_macrc_op ;
  assign id_macrc_op = \or1200_ctrl.id_macrc_op ;
  assign ex_void = \or1200_ctrl.ex_void ;
  assign no_more_dslot = \or1200_ctrl.no_more_dslot ;
  assign force_dslot_fetch = \or1200_ctrl.force_dslot_fetch ;
  assign sig_trap = \or1200_ctrl.sig_trap ;
  assign sig_syscall = \or1200_ctrl.sig_syscall ;
  assign \or1200_ctrl.wbforw_valid  = wbforw_valid;
  assign spr_addrimm = \or1200_ctrl.spr_addrimm ;
  assign multicycle = \or1200_ctrl.multicycle ;
  assign cust5_limm = \or1200_ctrl.cust5_limm ;
  assign cust5_op = \or1200_ctrl.cust5_op ;
  assign lsu_op = \or1200_ctrl.lsu_op ;
  assign sel_b = \or1200_ctrl.sel_b ;
  assign sel_a = \or1200_ctrl.sel_a ;
  assign lsu_addrofs = \or1200_ctrl.lsu_addrofs ;
  assign branch_addrofs = \or1200_ctrl.branch_addrofs ;
  assign simm = \or1200_ctrl.simm ;
  assign wb_insn = \or1200_ctrl.wb_insn ;
  assign rfwb_op = \or1200_ctrl.rfwb_op ;
  assign rf_addrw = \or1200_ctrl.rf_addrw ;
  assign comp_op = \or1200_ctrl.comp_op ;
  assign shrot_op = \or1200_ctrl.shrot_op ;
  assign mac_op = \or1200_ctrl.mac_op ;
  assign alu_op = \or1200_ctrl.alu_op ;
  assign rf_rdb = \or1200_ctrl.rf_rdb ;
  assign rf_rda = \or1200_ctrl.rf_rda ;
  assign rf_addrb = \or1200_ctrl.rf_addrb ;
  assign rf_addra = \or1200_ctrl.rf_addra ;
  assign \or1200_ctrl.branch_taken  = branch_taken;
  assign branch_op = \or1200_ctrl.branch_op ;
  assign ex_insn = \or1200_ctrl.ex_insn ;
  assign \or1200_ctrl.if_insn  = if_insn;
  assign \or1200_ctrl.flushpipe  = flushpipe;
  assign \or1200_ctrl.wb_freeze  = wb_freeze;
  assign \or1200_ctrl.ex_freeze  = ex_freeze;
  assign \or1200_ctrl.id_freeze  = id_freeze;
  assign \or1200_ctrl.rst  = rst;
  assign \or1200_ctrl.clk  = clk;
  assign \or1200_rf.spr_valid  = _0624_;
  assign \or1200_rf.spr_dat_o  = \or1200_rf.from_rfa ;
  assign \or1200_rf.dataa  = _0653_;
  assign \or1200_rf.datab  = _0654_;
  assign \or1200_rf.rf_addra  = _0655_;
  assign \or1200_rf.rf_addrw  = _0656_;
  assign \or1200_rf.rf_dataw  = _0657_;
  assign \or1200_rf.rf_we  = _0631_;
  assign \or1200_rf.rf_ena  = _0649_;
  assign \or1200_rf.rf_enb  = _0650_;
  assign \or1200_rf.const_one  = 1'h1;
  assign \or1200_rf.const_zero  = 1'h0;
  assign \or1200_rf.const_zero_data  = 32'd0;
  assign \or1200_rf.unused  = _0652_;
  assign spr_dat_rf = \or1200_rf.spr_dat_o ;
  assign \or1200_rf.spr_dat_i  = spr_dat_cpu;
  assign \or1200_rf.spr_addr  = spr_addr;
  assign \or1200_rf.spr_write  = spr_we;
  assign \or1200_rf.spr_cs  = spr_cs[0];
  assign rf_datab = \or1200_rf.datab ;
  assign \or1200_rf.rdb  = rf_rdb;
  assign \or1200_rf.addrb  = rf_addrb;
  assign rf_dataa = \or1200_rf.dataa ;
  assign \or1200_rf.rda  = rf_rda;
  assign \or1200_rf.addra  = rf_addra;
  assign \or1200_rf.flushpipe  = flushpipe;
  assign \or1200_rf.we  = rfwb_op[0];
  assign \or1200_rf.id_freeze  = id_freeze;
  assign \or1200_rf.dataw  = rf_dataw;
  assign \or1200_rf.addrw  = rf_addrw;
  assign \or1200_rf.wb_freeze  = wb_freeze;
  assign \or1200_rf.supv  = sr[0];
  assign \or1200_rf.rst  = rst;
  assign \or1200_rf.clk  = clk;
  assign muxed_b = \or1200_operandmuxes.muxed_b ;
  assign operand_b = \or1200_operandmuxes.operand_b ;
  assign operand_a = \or1200_operandmuxes.operand_a ;
  assign \or1200_operandmuxes.sel_b  = sel_b;
  assign \or1200_operandmuxes.sel_a  = sel_a;
  assign \or1200_operandmuxes.simm  = simm;
  assign \or1200_operandmuxes.wb_forw  = wb_forw;
  assign \or1200_operandmuxes.ex_forw  = rf_dataw;
  assign \or1200_operandmuxes.rf_datab  = rf_datab;
  assign \or1200_operandmuxes.rf_dataa  = rf_dataa;
  assign \or1200_operandmuxes.ex_freeze  = ex_freeze;
  assign \or1200_operandmuxes.id_freeze  = id_freeze;
  assign \or1200_operandmuxes.rst  = rst;
  assign \or1200_operandmuxes.clk  = clk;
  assign \or1200_alu.comp_a [31:3] = _0102_;
  assign \or1200_alu.comp_a [2:0] = \or1200_alu.a [2:0];
  assign \or1200_alu.comp_b [31:3] = _0103_;
  assign \or1200_alu.comp_b [2:0] = \or1200_alu.b [2:0];
  assign \or1200_alu.a_eq_b  = _0051_;
  assign \or1200_alu.a_lt_b  = _0055_;
  assign \or1200_alu.cy_sum  = _0043_[0];
  assign \or1200_alu.result_sum  = _0044_;
  assign \or1200_alu.cy_csum  = _0046_[0];
  assign \or1200_alu.result_csum  = _0048_[31:0];
  assign \or1200_alu.result_and  = _0049_;
  assign \or1200_alu.k_carry  = k_carry;
  assign \or1200_alu.flag  = flag;
  assign cy_we = \or1200_alu.cy_we ;
  assign cyforw = \or1200_alu.cyforw ;
  assign flag_we = \or1200_alu.flag_we ;
  assign flagforw = \or1200_alu.flagforw ;
  assign alu_dataout = \or1200_alu.result ;
  assign \or1200_alu.cust5_limm  = cust5_limm;
  assign \or1200_alu.cust5_op  = cust5_op;
  assign \or1200_alu.comp_op  = comp_op;
  assign \or1200_alu.shrot_op  = shrot_op;
  assign \or1200_alu.alu_op  = alu_op;
  assign \or1200_alu.macrc_op  = ex_macrc_op;
  assign \or1200_alu.mult_mac_result  = mult_mac_result;
  assign \or1200_alu.b  = operand_b;
  assign \or1200_alu.a  = operand_a;
  assign \or1200_mult_mac.spr_maclo_we  = _0545_;
  assign \or1200_mult_mac.spr_machi_we  = _0547_;
  assign \or1200_mult_mac.spr_dat_o  = _0586_;
  assign \or1200_mult_mac.x  = _0588_;
  assign \or1200_mult_mac.y  = _0590_;
  assign \or1200_mult_mac.alu_op_div  = _0554_;
  assign \or1200_mult_mac.alu_op_div_divu  = _0570_;
  assign \or1200_mult_mac.div_tmp  = _0583_;
  assign \or1200_mult_mac.mul_prod  = _0562_;
  assign \or1200_mult_mac.unused  = _0578_;
  assign spr_dat_mac = \or1200_mult_mac.spr_dat_o ;
  assign \or1200_mult_mac.spr_dat_i  = spr_dat_cpu;
  assign \or1200_mult_mac.spr_addr  = spr_addr;
  assign \or1200_mult_mac.spr_write  = spr_we;
  assign \or1200_mult_mac.spr_cs  = spr_cs[5];
  assign mac_stall = \or1200_mult_mac.mac_stall_r ;
  assign mult_mac_result = \or1200_mult_mac.result ;
  assign \or1200_mult_mac.alu_op  = alu_op;
  assign \or1200_mult_mac.mac_op  = mac_op;
  assign \or1200_mult_mac.b  = operand_b;
  assign \or1200_mult_mac.a  = operand_a;
  assign \or1200_mult_mac.macrc_op  = ex_macrc_op;
  assign \or1200_mult_mac.id_macrc_op  = id_macrc_op;
  assign \or1200_mult_mac.ex_freeze  = ex_freeze;
  assign \or1200_mult_mac.rst  = rst;
  assign \or1200_mult_mac.clk  = clk;
  assign \or1200_sprs.du_access  = _0715_;
  assign \or1200_sprs.sprs_op  = _0762_;
  assign \or1200_sprs.spr_addr  = _0763_;
  assign \or1200_sprs.spr_dat_o  = _0764_;
  assign \or1200_sprs.du_dat_cpu  = _0766_;
  assign \or1200_sprs.spr_we  = _0717_;
  assign \or1200_sprs.spr_cs  = _0668_;
  assign \or1200_sprs.to_sr [15:11] = _0767_;
  assign \or1200_sprs.to_sr [10] = _0769_;
  assign \or1200_sprs.to_sr [9] = _0772_;
  assign \or1200_sprs.to_sr [8:0] = _0775_;
  assign \or1200_sprs.cfgr_sel  = _0702_;
  assign \or1200_sprs.rf_sel  = _0703_;
  assign \or1200_sprs.npc_sel  = _0704_;
  assign \or1200_sprs.ppc_sel  = _0705_;
  assign \or1200_sprs.sr_sel  = _0706_;
  assign \or1200_sprs.epcr_sel  = _0707_;
  assign \or1200_sprs.eear_sel  = _0708_;
  assign \or1200_sprs.esr_sel  = _0709_;
  assign \or1200_sprs.sr_we  = _0752_;
  assign \or1200_sprs.pc_we  = _0711_;
  assign \or1200_sprs.epcr_we  = _0712_;
  assign \or1200_sprs.eear_we  = _0713_;
  assign \or1200_sprs.esr_we  = _0714_;
  assign \or1200_sprs.sys_data  = _0760_;
  assign \or1200_sprs.flag  = \or1200_sprs.sr [9];
  assign \or1200_sprs.carry  = \or1200_sprs.sr [10];
  assign \or1200_sprs.branch_op  = branch_op;
  assign sr = \or1200_sprs.sr ;
  assign to_sr = \or1200_sprs.to_sr ;
  assign sr_we = \or1200_sprs.sr_we ;
  assign \or1200_sprs.except_started  = except_started;
  assign \or1200_sprs.esr  = esr;
  assign \or1200_sprs.eear  = eear;
  assign \or1200_sprs.epcr  = epcr;
  assign pc_we = \or1200_sprs.pc_we ;
  assign esr_we = \or1200_sprs.esr_we ;
  assign eear_we = \or1200_sprs.eear_we ;
  assign epcr_we = \or1200_sprs.epcr_we ;
  assign spr_we = \or1200_sprs.spr_we ;
  assign spr_cs = \or1200_sprs.spr_cs ;
  assign spr_dat_cpu = \or1200_sprs.spr_dat_o ;
  assign \or1200_sprs.spr_dat_du  = spr_dat_du;
  assign \or1200_sprs.spr_dat_immu  = spr_dat_immu;
  assign \or1200_sprs.spr_dat_dmmu  = spr_dat_dmmu;
  assign \or1200_sprs.spr_dat_mac  = spr_dat_mac;
  assign \or1200_sprs.spr_dat_ppc  = spr_dat_ppc;
  assign \or1200_sprs.spr_dat_npc  = spr_dat_npc;
  assign \or1200_sprs.spr_dat_rf  = spr_dat_rf;
  assign \or1200_sprs.spr_dat_cfgr  = spr_dat_cfgr;
  assign \or1200_sprs.spr_dat_pm  = spr_dat_pm;
  assign \or1200_sprs.spr_dat_tt  = spr_dat_tt;
  assign \or1200_sprs.spr_dat_pic  = spr_dat_pic;
  assign spr_addr = \or1200_sprs.spr_addr ;
  assign du_dat_cpu = \or1200_sprs.du_dat_cpu ;
  assign \or1200_sprs.du_write  = du_write;
  assign \or1200_sprs.du_read  = du_read;
  assign \or1200_sprs.du_dat_du  = du_dat_du;
  assign \or1200_sprs.du_addr  = du_addr;
  assign sprs_dataout = \or1200_sprs.to_wbmux ;
  assign k_carry = \or1200_sprs.carry ;
  assign \or1200_sprs.cy_we  = cy_we;
  assign \or1200_sprs.cyforw  = cyforw;
  assign flag = \or1200_sprs.flag ;
  assign \or1200_sprs.flag_we  = flag_we;
  assign \or1200_sprs.flagforw  = flagforw;
  assign \or1200_sprs.alu_op  = alu_op;
  assign \or1200_sprs.dat_i  = operand_b;
  assign \or1200_sprs.addrofs  = spr_addrimm;
  assign \or1200_sprs.addrbase  = operand_a;
  assign \or1200_sprs.rst  = rst;
  assign \or1200_sprs.clk  = clk;
  assign \or1200_lsu.lsu_stall  = _0479_;
  assign \or1200_lsu.lsu_unstall  = \or1200_lsu.dcpu_ack_i ;
  assign \or1200_lsu.except_align  = _0496_;
  assign \or1200_lsu.except_dtlbmiss  = _0482_;
  assign \or1200_lsu.except_dmmufault  = _0483_;
  assign \or1200_lsu.except_dbuserr  = _0484_;
  assign \or1200_lsu.dcpu_adr_o  = _0478_;
  assign \or1200_lsu.dcpu_cycstb_o  = _0503_;
  assign \or1200_lsu.dcpu_we_o  = \or1200_lsu.lsu_op [3];
  assign \or1200_lsu.dcpu_tag_o  = _0504_;
  assign \or1200_lsu.or1200_mem2reg.regdata  = { \or1200_lsu.or1200_mem2reg.regdata_hh , \or1200_lsu.or1200_mem2reg.regdata_hl , \or1200_lsu.or1200_mem2reg.regdata_lh , \or1200_lsu.or1200_mem2reg.regdata_ll  };
  assign \or1200_lsu.or1200_mem2reg.unused_signal  = { 5'h00, \or1200_lsu.or1200_mem2reg.lsu_op  };
  assign \or1200_lsu.lsu_dataout  = \or1200_lsu.or1200_mem2reg.regdata ;
  assign \or1200_lsu.or1200_mem2reg.memdata  = \or1200_lsu.dcpu_dat_i ;
  assign \or1200_lsu.or1200_mem2reg.lsu_op  = \or1200_lsu.lsu_op ;
  assign \or1200_lsu.or1200_mem2reg.addr  = \or1200_lsu.dcpu_adr_o [1:0];
  assign \or1200_lsu.or1200_reg2mem.memdata  = { \or1200_lsu.or1200_reg2mem.memdata_hh , \or1200_lsu.or1200_reg2mem.memdata_hl , \or1200_lsu.or1200_reg2mem.memdata_lh , \or1200_lsu.or1200_reg2mem.memdata_ll  };
  assign \or1200_lsu.dcpu_dat_o  = \or1200_lsu.or1200_reg2mem.memdata ;
  assign \or1200_lsu.or1200_reg2mem.regdata  = \or1200_lsu.lsu_datain ;
  assign \or1200_lsu.or1200_reg2mem.lsu_op  = \or1200_lsu.lsu_op ;
  assign \or1200_lsu.or1200_reg2mem.addr  = \or1200_lsu.dcpu_adr_o [1:0];
  assign \or1200_lsu.dcpu_tag_i  = dcpu_tag_i;
  assign \or1200_lsu.dcpu_err_i  = dcpu_err_i;
  assign \or1200_lsu.dcpu_rty_i  = dcpu_rty_i;
  assign \or1200_lsu.dcpu_ack_i  = dcpu_ack_i;
  assign \or1200_lsu.dcpu_dat_i  = dcpu_dat_i;
  assign dcpu_dat_o = \or1200_lsu.dcpu_dat_o ;
  assign dcpu_tag_o = \or1200_lsu.dcpu_tag_o ;
  assign dcpu_sel_o = \or1200_lsu.dcpu_sel_o ;
  assign dcpu_we_o = \or1200_lsu.dcpu_we_o ;
  assign dcpu_cycstb_o = \or1200_lsu.dcpu_cycstb_o ;
  assign dcpu_adr_o = \or1200_lsu.dcpu_adr_o ;
  assign except_dbuserr = \or1200_lsu.except_dbuserr ;
  assign except_dmmufault = \or1200_lsu.except_dmmufault ;
  assign except_dtlbmiss = \or1200_lsu.except_dtlbmiss ;
  assign except_align = \or1200_lsu.except_align ;
  assign \or1200_lsu.du_stall  = du_stall;
  assign lsu_unstall = \or1200_lsu.lsu_unstall ;
  assign lsu_stall = \or1200_lsu.lsu_stall ;
  assign lsu_dataout = \or1200_lsu.lsu_dataout ;
  assign \or1200_lsu.lsu_datain  = operand_b;
  assign \or1200_lsu.lsu_op  = lsu_op;
  assign \or1200_lsu.addrofs  = lsu_addrofs;
  assign \or1200_lsu.addrbase  = operand_a;
  assign wbforw_valid = \or1200_wbmux.muxreg_valid ;
  assign wb_forw = \or1200_wbmux.muxreg ;
  assign rf_dataw = \or1200_wbmux.muxout ;
  assign \or1200_wbmux.muxin_d  = { lr_sav, 2'h0 };
  assign \or1200_wbmux.muxin_c  = sprs_dataout;
  assign \or1200_wbmux.muxin_b  = lsu_dataout;
  assign \or1200_wbmux.muxin_a  = alu_dataout;
  assign \or1200_wbmux.rfwb_op  = rfwb_op;
  assign \or1200_wbmux.wb_freeze  = wb_freeze;
  assign \or1200_wbmux.rst  = rst;
  assign \or1200_wbmux.clk  = clk;
  assign \or1200_freeze.genpc_freeze  = _0373_;
  assign \or1200_freeze.if_freeze  = _0374_;
  assign \or1200_freeze.id_freeze  = _0379_;
  assign \or1200_freeze.ex_freeze  = \or1200_freeze.wb_freeze ;
  assign \or1200_freeze.wb_freeze  = _0384_;
  assign \or1200_freeze.multicycle_freeze  = _0386_;
  assign \or1200_freeze.icpu_err_i  = icpu_err_i;
  assign \or1200_freeze.icpu_ack_i  = icpu_ack_i;
  assign wb_freeze = \or1200_freeze.wb_freeze ;
  assign ex_freeze = \or1200_freeze.ex_freeze ;
  assign id_freeze = \or1200_freeze.id_freeze ;
  assign if_freeze = \or1200_freeze.if_freeze ;
  assign genpc_freeze = \or1200_freeze.genpc_freeze ;
  assign \or1200_freeze.mac_stall  = mac_stall;
  assign \or1200_freeze.du_stall  = du_stall;
  assign \or1200_freeze.abort_ex  = abort_ex;
  assign \or1200_freeze.force_dslot_fetch  = force_dslot_fetch;
  assign \or1200_freeze.lsu_unstall  = lsu_unstall;
  assign \or1200_freeze.if_stall  = if_stall;
  assign \or1200_freeze.lsu_stall  = lsu_stall;
  assign \or1200_freeze.extend_flush  = extend_flush;
  assign \or1200_freeze.flushpipe  = flushpipe;
  assign \or1200_freeze.multicycle  = multicycle;
  assign \or1200_freeze.rst  = rst;
  assign \or1200_freeze.clk  = clk;
  assign \or1200_except.except_started  = _0248_;
  assign \or1200_except.lr_sav  = \or1200_except.ex_pc [31:2];
  assign \or1200_except.spr_dat_ppc  = \or1200_except.wb_pc ;
  assign \or1200_except.spr_dat_npc  = _0354_;
  assign \or1200_except.except_start  = _0249_;
  assign \or1200_except.int_pending  = _0255_;
  assign \or1200_except.tick_pending  = _0260_;
  assign \or1200_except.abort_ex  = _0341_;
  assign \or1200_except.except_trig  = { _0261_, _0262_, _0263_, _0264_, _0265_, _0266_, _0267_, _0268_, _0269_, _0270_, _0271_, _0273_, _0275_ };
  assign \or1200_except.except_stop  = { _0276_, _0277_, _0278_, _0279_, _0280_, _0281_, _0282_, _0283_, _0284_, _0285_, _0286_, _0288_, _0290_ };
  assign \or1200_except.flushpipe  = _0343_;
  assign \or1200_except.except_flushpipe  = _0292_;
  assign \or1200_except.unused  = _0351_[0];
  assign abort_ex = \or1200_except.abort_ex ;
  assign \or1200_except.sr  = sr;
  assign \or1200_except.to_sr  = to_sr;
  assign \or1200_except.sr_we  = sr_we;
  assign \or1200_except.lsu_addr  = dcpu_adr_o;
  assign esr = \or1200_except.esr ;
  assign eear = \or1200_except.eear ;
  assign epcr = \or1200_except.epcr ;
  assign \or1200_except.pc_we  = pc_we;
  assign \or1200_except.esr_we  = esr_we;
  assign \or1200_except.eear_we  = eear_we;
  assign \or1200_except.epcr_we  = epcr_we;
  assign \or1200_except.du_dsr  = du_dsr;
  assign \or1200_except.datain  = operand_b;
  assign spr_dat_npc = \or1200_except.spr_dat_npc ;
  assign spr_dat_ppc = \or1200_except.spr_dat_ppc ;
  assign \or1200_except.ex_void  = ex_void;
  assign except_stop = \or1200_except.except_stop ;
  assign except_started = \or1200_except.except_started ;
  assign except_start = \or1200_except.except_start ;
  assign except_type = \or1200_except.except_type ;
  assign extend_flush = \or1200_except.extend_flush ;
  assign flushpipe = \or1200_except.flushpipe ;
  assign lr_sav = \or1200_except.lr_sav ;
  assign id_pc = \or1200_except.id_pc ;
  assign \or1200_except.if_pc  = if_pc;
  assign \or1200_except.if_stall  = if_stall;
  assign \or1200_except.wb_freeze  = wb_freeze;
  assign \or1200_except.ex_freeze  = ex_freeze;
  assign \or1200_except.id_freeze  = id_freeze;
  assign \or1200_except.genpc_freeze  = genpc_freeze;
  assign \or1200_except.dcpu_err_i  = dcpu_err_i;
  assign \or1200_except.dcpu_ack_i  = dcpu_ack_i;
  assign \or1200_except.icpu_err_i  = icpu_err_i;
  assign \or1200_except.icpu_ack_i  = icpu_ack_i;
  assign \or1200_except.branch_taken  = branch_taken;
  assign \or1200_except.sig_tick  = sig_tick;
  assign \or1200_except.sig_immufault  = except_immufault;
  assign \or1200_except.sig_itlbmiss  = except_itlbmiss;
  assign \or1200_except.sig_trap  = sig_trap;
  assign \or1200_except.sig_syscall  = sig_syscall;
  assign \or1200_except.sig_int  = sig_int;
  assign \or1200_except.sig_dmmufault  = except_dmmufault;
  assign \or1200_except.sig_dtlbmiss  = except_dtlbmiss;
  assign \or1200_except.sig_range  = 1'h0;
  assign \or1200_except.sig_align  = except_align;
  assign \or1200_except.sig_illegal  = except_illegal;
  assign \or1200_except.sig_dbuserr  = except_dbuserr;
  assign \or1200_except.sig_ibuserr  = except_ibuserr;
  assign \or1200_except.rst  = rst;
  assign \or1200_except.clk  = clk;
  assign spr_dat_cfgr = \or1200_cfgr.spr_dat_o ;
  assign \or1200_cfgr.spr_addr  = spr_addr;
  assign _0106_ = _0107_;
  assign _0777_ = _0780_;
  assign _0476_ = _0477_;
  assign _0505_ = _0514_;
  assign _0506_ = _0515_;
  assign _0507_ = _0516_;
  assign _0508_ = _0517_;
  assign _0509_ = _0518_;
  assign _0513_ = _0522_;
  assign _0512_ = _0521_;
  assign _0511_ = _0520_;
  assign _0510_ = _0519_;
  assign _0526_ = \or1200_operandmuxes.operand_b [7:0];
  assign _0525_ = _0529_;
  assign _0524_ = _0528_;
  assign _0523_ = _0527_;
  assign _0661_ = _0665_;
  assign _0658_ = _0663_;
  assign _0662_ = _0666_;
  assign _0660_ = _0664_;
  assign _0538_ = _0539_;
  assign _0030_ = _0038_;
  assign _0031_ = _0039_;
  assign _0027_ = _0035_;
  assign _0029_ = _0037_;
  assign _0025_ = _0033_;
  assign _0026_ = _0034_;
  assign _0032_ = _0040_;
  assign _0028_ = _0036_;
  assign _0593_ = _0599_;
  assign _0594_ = _0600_;
  assign _0126_ = _0138_;
  assign _0127_ = _0139_;
  assign _0122_ = _0137_;
  assign _0118_ = _0135_;
  assign _0119_[31:11] = _0136_;
  assign _0119_[10:0] = \or1200_ctrl.ex_insn [10:0];
  assign _0391_ = _0394_;
  assign _0393_ = _0395_;
  assign _1539_ = _0109_;
  assign _0108_[31:24] = _1538_;
  assign _1541_ = _0109_;
  assign _0108_[12] = _1540_;
  assign _1543_ = _0109_;
  assign _0108_[11] = _1542_;
  assign _1551_ = _0109_;
  assign _0108_[10] = _1550_;
  assign _1557_ = _0109_;
  assign _0108_[9] = _1556_;
  assign _1559_ = _0109_;
  assign _0108_[14] = _1558_;
  assign _1564_ = _0109_;
  assign _0108_[7] = _1563_;
  assign _1570_ = _0109_;
  assign _0108_[6] = _1569_;
  assign _1575_ = _0109_;
  assign _0108_[2] = _1574_;
  assign _1580_ = _0109_;
  assign _0108_[0] = _1579_;
  assign _1582_ = _0109_;
  assign _0108_[16:15] = _1581_;
  assign _1587_ = _0109_;
  assign _0108_[13] = _1586_;
  assign _1593_ = _0109_;
  assign _0108_[4] = _1592_;
  assign _1600_ = _0109_;
  assign _0108_[3] = _1599_;
  assign _1604_ = _0109_;
  assign _0108_[1] = _1603_;
  assign _1608_ = _0109_;
  assign _0108_[8] = _1607_;
  assign _1610_ = _0109_;
  assign _0108_[23:17] = _1609_;
  assign _1615_ = _0109_;
  assign _0108_[5] = _1614_;
  assign _1617_ = _0109_;
  assign _0107_ = _1616_;
  assign _1619_ = _0303_;
  assign _1621_ = \or1200_except.flushpipe ;
  assign _1623_ = \or1200_except.rst ;
  assign _0244_ = _1622_;
  assign _1625_ = _0303_;
  assign _1627_ = \or1200_except.flushpipe ;
  assign _1629_ = \or1200_except.rst ;
  assign _0245_ = _1628_;
  assign _1631_ = _0304_;
  assign _1633_ = \or1200_except.rst ;
  assign _0233_ = _1632_;
  assign _1635_ = _0305_;
  assign _1637_ = \or1200_except.rst ;
  assign _0234_ = _1636_;
  assign _1639_ = _0307_;
  assign _1641_ = _0291_;
  assign _1643_ = \or1200_except.flushpipe ;
  assign _1645_ = \or1200_except.rst ;
  assign _0232_ = _1644_;
  assign _1647_ = _0307_;
  assign _1649_ = _0291_;
  assign _1651_ = \or1200_except.flushpipe ;
  assign _1653_ = \or1200_except.rst ;
  assign _0231_ = _1652_;
  assign _1655_ = _0307_;
  assign _1657_ = _0291_;
  assign _1659_ = \or1200_except.flushpipe ;
  assign _1661_ = \or1200_except.rst ;
  assign _0238_ = _1660_;
  assign _1663_ = _0307_;
  assign _1665_ = _0291_;
  assign _1667_ = \or1200_except.flushpipe ;
  assign _1669_ = \or1200_except.rst ;
  assign _0239_ = _1668_;
  assign _1671_ = _0307_;
  assign _1673_ = _0291_;
  assign _1675_ = \or1200_except.flushpipe ;
  assign _1677_ = \or1200_except.rst ;
  assign _0240_ = _1676_;
  assign _1679_ = _0308_;
  assign _1681_ = \or1200_except.rst ;
  assign _0247_ = _1680_;
  assign _1683_ = _0302_;
  assign _1691_ = \or1200_except.rst ;
  assign _0243_ = _1690_;
  assign _1693_ = _0302_;
  assign _1699_ = _0345_;
  assign _0785_ = \or1200_except.pc_we ;
  assign _0787_ = \or1200_except.except_flushpipe ;
  assign _0790_ = \or1200_except.rst ;
  assign _0246_ = _0789_;
  assign _0792_ = \or1200_except.esr_we ;
  assign _0794_ = \or1200_except.pc_we ;
  assign _0796_ = \or1200_except.except_flushpipe ;
  assign _0800_ = \or1200_except.rst ;
  assign _0237_ = _0799_;
  assign _0802_ = \or1200_except.eear_we ;
  assign _0804_ = \or1200_except.pc_we ;
  assign _0806_ = _0301_;
  assign _0808_ = _0299_;
  assign _0810_ = _0293_;
  assign _0812_ = \or1200_except.except_flushpipe ;
  assign _0816_ = \or1200_except.rst ;
  assign _0235_ = _0815_;
  assign _0818_ = \or1200_except.epcr_we ;
  assign _0820_ = \or1200_except.pc_we ;
  assign _0822_ = _0301_;
  assign _0824_ = _0299_;
  assign _0826_ = _0293_;
  assign _0828_ = \or1200_except.except_flushpipe ;
  assign _0832_ = \or1200_except.rst ;
  assign _0236_ = _0831_;
  assign _0836_ = \or1200_except.pc_we ;
  assign _0838_ = \or1200_except.except_flushpipe ;
  assign _0841_ = \or1200_except.rst ;
  assign _0242_ = _0840_;
  assign _0843_ = _0302_;
  assign _0850_ = _0301_;
  assign _0852_ = _0299_;
  assign _0854_ = _0293_;
  assign _0856_ = \or1200_except.except_flushpipe ;
  assign _0859_ = \or1200_except.rst ;
  assign _0241_ = _0858_;
  assign _0861_ = _0369_;
  assign _0863_ = _0385_;
  assign _0865_ = \or1200_freeze.rst ;
  assign _0364_ = _0864_;
  assign _0867_ = _0368_;
  assign _0869_ = _0387_;
  assign _0871_ = \or1200_freeze.rst ;
  assign _0365_ = _0870_;
  assign _0873_ = _0782_;
  assign _0875_ = \or1200_wbmux.rst ;
  assign _0779_ = _0874_;
  assign _0877_ = _0782_;
  assign _0879_ = \or1200_wbmux.rst ;
  assign _0778_ = _0878_;
  assign _0780_ = _0880_;
  assign _0477_ = _0885_;
  assign _0514_ = _0907_;
  assign _0515_ = _0912_;
  assign _0516_ = _0919_;
  assign _0517_ = _0925_;
  assign _0518_ = _0932_;
  assign _0522_ = _0936_;
  assign _0521_ = _0945_;
  assign _0520_ = _0954_;
  assign _0519_ = _0961_;
  assign _0529_ = _0966_;
  assign _0528_ = _0968_;
  assign _0527_ = _0970_;
  assign _0665_ = _0973_;
  assign _1007_ = \or1200_sprs.sr_we ;
  assign _1009_ = \or1200_sprs.except_started ;
  assign _1011_ = \or1200_sprs.rst ;
  assign _0659_[15:7] = _1010_;
  assign _1013_ = \or1200_sprs.sr_we ;
  assign _1015_ = \or1200_sprs.except_started ;
  assign _1017_ = \or1200_sprs.rst ;
  assign _0659_[5] = _1016_;
  assign _1019_ = \or1200_sprs.sr_we ;
  assign _1021_ = \or1200_sprs.except_started ;
  assign _1023_ = \or1200_sprs.rst ;
  assign _0659_[4:3] = _1022_;
  assign _1025_ = \or1200_sprs.sr_we ;
  assign _1027_ = \or1200_sprs.except_started ;
  assign _1029_ = \or1200_sprs.rst ;
  assign _0659_[2] = _1028_;
  assign _1031_ = \or1200_sprs.sr_we ;
  assign _1033_ = \or1200_sprs.except_started ;
  assign _1035_ = \or1200_sprs.rst ;
  assign _0659_[1] = _1034_;
  assign _1037_ = \or1200_sprs.sr_we ;
  assign _1039_ = \or1200_sprs.except_started ;
  assign _1041_ = \or1200_sprs.rst ;
  assign _0659_[0] = _1040_;
  assign _1043_ = \or1200_sprs.sr_we ;
  assign _1045_ = \or1200_sprs.except_started ;
  assign _1047_ = \or1200_sprs.rst ;
  assign _0659_[6] = _1046_;
  assign _0667_ = _1057_;
  assign _0664_ = _1059_;
  assign _0663_ = _1061_;
  assign _0666_ = _1063_;
  assign _0539_ = _1065_;
  assign _1070_ = _0558_;
  assign _1072_ = _0577_;
  assign _1074_ = \or1200_mult_mac.rst ;
  assign _0530_ = _1073_;
  assign _1076_ = _0571_;
  assign _1078_ = _0558_;
  assign _1080_ = _0577_;
  assign _1082_ = \or1200_mult_mac.rst ;
  assign _0531_ = _1081_;
  assign _1084_ = _0571_;
  assign _1086_ = _0558_;
  assign _1088_ = \or1200_mult_mac.div_tmp [31];
  assign _1090_ = _0577_;
  assign _1092_ = \or1200_mult_mac.rst ;
  assign _0537_ = _1091_;
  assign _1094_ = \or1200_mult_mac.rst ;
  assign _0532_ = _1093_;
  assign _1096_ = \or1200_mult_mac.rst ;
  assign _0533_ = _1095_;
  assign _1098_ = \or1200_mult_mac.rst ;
  assign _0534_ = _1097_;
  assign _1100_ = _0550_;
  assign _1102_ = _0557_;
  assign _1104_ = _0556_;
  assign _1106_ = \or1200_mult_mac.spr_machi_we ;
  assign _1108_ = \or1200_mult_mac.spr_maclo_we ;
  assign _1110_ = \or1200_mult_mac.rst ;
  assign _0535_[63:32] = _1109_;
  assign _1112_ = _0550_;
  assign _1114_ = _0557_;
  assign _1116_ = _0556_;
  assign _1118_ = \or1200_mult_mac.spr_machi_we ;
  assign _1120_ = \or1200_mult_mac.spr_maclo_we ;
  assign _1122_ = \or1200_mult_mac.rst ;
  assign _0535_[31:0] = _1121_;
  assign _1124_ = \or1200_mult_mac.rst ;
  assign _0536_ = _1123_;
  assign _1126_ = \or1200_alu.macrc_op ;
  assign _0041_ = _1127_;
  assign _0038_ = _1129_;
  assign _0042_ = _1147_;
  assign _0039_ = _1149_;
  assign _0035_ = _1153_;
  assign _0037_ = _1158_;
  assign _0033_ = _1163_;
  assign _0034_ = _1166_;
  assign _0040_ = _1169_;
  assign _0036_ = _1173_;
  assign _1181_ = _0604_;
  assign _1183_ = _0603_;
  assign _1185_ = _0602_;
  assign _1187_ = \or1200_operandmuxes.rst ;
  assign _0597_ = _1186_;
  assign _1189_ = _0603_;
  assign _1191_ = _0602_;
  assign _1193_ = \or1200_operandmuxes.rst ;
  assign _0595_ = _1192_;
  assign _1195_ = _0608_;
  assign _1197_ = _0607_;
  assign _1199_ = _0606_;
  assign _1201_ = \or1200_operandmuxes.rst ;
  assign _0598_ = _1200_;
  assign _1203_ = _0607_;
  assign _1205_ = _0606_;
  assign _1207_ = \or1200_operandmuxes.rst ;
  assign _0596_ = _1206_;
  assign _0599_ = _1208_;
  assign _0600_ = _1211_;
  assign _1216_ = _0642_;
  assign _1218_ = \or1200_rf.rst ;
  assign _0623_ = _1217_;
  assign _1220_ = _0639_;
  assign _1222_ = _0634_;
  assign _1224_ = \or1200_rf.rst ;
  assign _0621_ = _1223_;
  assign _1226_ = _0641_;
  assign _1228_ = _0635_;
  assign _1230_ = \or1200_rf.rst ;
  assign _0622_ = _1229_;
  assign _1232_ = _0176_;
  assign _1234_ = _0175_;
  assign _0140_ = _1233_;
  assign _1236_ = _0175_;
  assign _0138_ = _1235_;
  assign _1238_ = _0178_;
  assign _1240_ = _0177_;
  assign _1242_ = \or1200_ctrl.sel_imm ;
  assign _0142_ = _1241_;
  assign _1244_ = _0177_;
  assign _1246_ = \or1200_ctrl.sel_imm ;
  assign _0141_ = _1245_;
  assign _1248_ = \or1200_ctrl.sel_imm ;
  assign _0139_ = _1247_;
  assign _1250_ = _0181_;
  assign _1252_ = _0215_;
  assign _1254_ = \or1200_ctrl.rst ;
  assign _0115_ = _1253_;
  assign _1258_ = _0183_;
  assign _1260_ = _0216_;
  assign _1262_ = \or1200_ctrl.rst ;
  assign _0132_ = _1261_;
  assign _0137_ = _1263_;
  assign _0135_ = _1273_;
  assign _0136_ = _1280_;
  assign _1288_ = _0185_;
  assign _1290_ = _0150_;
  assign _1292_ = \or1200_ctrl.rst ;
  assign _0124_ = _1291_;
  assign _1294_ = _0186_;
  assign _1296_ = \or1200_ctrl.rst ;
  assign _0134_ = _1295_;
  assign _1298_ = _0187_;
  assign _1300_ = \or1200_ctrl.flushpipe ;
  assign _1302_ = \or1200_ctrl.rst ;
  assign _0117_ = _1301_;
  assign _1304_ = _0189_;
  assign _1306_ = _0217_;
  assign _1308_ = \or1200_ctrl.rst ;
  assign _0114_ = _1307_;
  assign _1310_ = _0190_;
  assign _1312_ = \or1200_ctrl.flushpipe ;
  assign _1314_ = \or1200_ctrl.rst ;
  assign _0133_ = _1313_;
  assign _1331_ = _0191_;
  assign _1333_ = \or1200_ctrl.rst ;
  assign _0128_ = _1332_;
  assign _1335_ = _0193_;
  assign _1337_ = _0218_;
  assign _1339_ = \or1200_ctrl.rst ;
  assign _0116_ = _1338_;
  assign _1357_ = _0195_;
  assign _1359_ = _0219_;
  assign _1361_ = \or1200_ctrl.rst ;
  assign _0111_ = _1360_;
  assign _1366_ = _0197_;
  assign _1368_ = _0220_;
  assign _1370_ = \or1200_ctrl.rst ;
  assign _0121_ = _1369_;
  assign _1372_ = _0199_;
  assign _1374_ = _0221_;
  assign _1376_ = \or1200_ctrl.rst ;
  assign _0129_ = _1375_;
  assign _1397_ = _0201_;
  assign _1399_ = _0222_;
  assign _1401_ = \or1200_ctrl.rst ;
  assign _0125_ = _1400_;
  assign _1411_ = _0202_;
  assign _1413_ = \or1200_ctrl.flushpipe ;
  assign _1415_ = \or1200_ctrl.rst ;
  assign _0123_ = _1414_;
  assign _1417_ = _0204_;
  assign _1419_ = _0223_;
  assign _1421_ = \or1200_ctrl.rst ;
  assign _0112_ = _1420_;
  assign _1432_ = _0206_;
  assign _1434_ = _0224_;
  assign _1436_ = \or1200_ctrl.rst ;
  assign _0120_ = _1435_;
  assign _1438_ = _0208_;
  assign _1440_ = _0225_;
  assign _1442_ = \or1200_ctrl.rst ;
  assign _0113_ = _1441_;
  assign _1444_ = _0210_;
  assign _1446_ = _0226_;
  assign _1448_ = \or1200_ctrl.rst ;
  assign _0130_ = _1447_;
  assign _1450_ = _0212_;
  assign _1452_ = _0227_;
  assign _1454_ = \or1200_ctrl.rst ;
  assign _0131_ = _1453_;
  assign _1456_ = _0465_;
  assign _1458_ = _0450_;
  assign _1460_ = \or1200_if.flushpipe ;
  assign _1462_ = \or1200_if.rst ;
  assign _0439_ = _1461_;
  assign _1464_ = _0467_;
  assign _1466_ = _0452_;
  assign _1468_ = \or1200_if.flushpipe ;
  assign _1470_ = \or1200_if.rst ;
  assign _0438_ = _1469_;
  assign _1472_ = _0469_;
  assign _1474_ = _0454_;
  assign _1476_ = \or1200_if.flushpipe ;
  assign _1478_ = \or1200_if.rst ;
  assign _0437_ = _1477_;
  assign _1480_ = \or1200_genpc.genpc_refetch ;
  assign _1482_ = \or1200_genpc.rst ;
  assign _0390_ = _1481_;
  assign _1484_ = \or1200_genpc.flag ;
  assign _0399_ = _1485_;
  assign _1488_ = \or1200_genpc.flag ;
  assign _0398_ = _1489_;
  assign _1492_ = \or1200_genpc.flag ;
  assign _0397_ = _1493_;
  assign _1496_ = \or1200_genpc.flag ;
  assign _0396_ = _1497_;
  assign _0395_ = _1499_;
  assign _0394_ = _1514_;
  assign _1531_ = _0421_;
  assign _1533_ = \or1200_genpc.spr_pc_we ;
  assign _1535_ = \or1200_genpc.rst ;
  assign _0392_ = _1534_;
  assign \or1200_wbmux.muxout  = _0880_;
  assign \or1200_lsu.dcpu_sel_o  = _0885_;
  assign \or1200_lsu.or1200_mem2reg.aligned  = _0907_;
  assign \or1200_lsu.or1200_mem2reg.regdata_hl  = _0919_;
  assign \or1200_lsu.or1200_mem2reg.regdata_lh  = _0925_;
  assign \or1200_lsu.or1200_mem2reg.regdata_ll  = _0932_;
  assign \or1200_lsu.or1200_mem2reg.sel_byte3  = _0936_;
  assign \or1200_lsu.or1200_mem2reg.sel_byte2  = _0945_;
  assign \or1200_lsu.or1200_mem2reg.sel_byte1  = _0954_;
  assign \or1200_lsu.or1200_mem2reg.sel_byte0  = _0961_;
  assign \or1200_lsu.or1200_reg2mem.memdata_ll  = \or1200_operandmuxes.operand_b [7:0];
  assign \or1200_lsu.or1200_reg2mem.memdata_lh  = _0966_;
  assign \or1200_lsu.or1200_reg2mem.memdata_hl  = _0968_;
  assign \or1200_lsu.or1200_reg2mem.memdata_hh  = _0970_;
  assign \or1200_sprs.unqualified_cs  = _0973_;
  assign \or1200_sprs.to_wbmux  = _1059_;
  assign \or1200_sprs.write_spr  = _1063_;
  assign \or1200_sprs.read_spr  = _1061_;
  assign \or1200_mult_mac.result  = _1065_;
  assign \or1200_alu.result  = _1129_;
  assign \or1200_alu.result_cust5  = _1149_;
  assign \or1200_alu.flagforw  = _1158_;
  assign \or1200_alu.flag_we  = _1153_;
  assign \or1200_alu.cyforw  = _1166_;
  assign \or1200_alu.cy_we  = _1163_;
  assign \or1200_alu.shifted_rotated  = _1169_;
  assign \or1200_alu.flagcomp  = _1173_;
  assign \or1200_operandmuxes.muxed_a  = _1208_;
  assign \or1200_operandmuxes.muxed_b  = _1211_;
  assign \or1200_ctrl.sel_a  = _1235_;
  assign \or1200_ctrl.sel_b  = _1247_;
  assign \or1200_ctrl.multicycle  = _1263_;
  assign \or1200_ctrl.imm_signextend  = _1273_;
  assign \or1200_ctrl.lsu_addrofs  = { _1280_, \or1200_ctrl.ex_insn [10:0] };
  assign \or1200_genpc.taken  = _1499_;
  assign \or1200_genpc.pc  = _1514_;
  assign _0063_ = { \or1200_operandmuxes.operand_b [15:0], 16'h0000 };
  assign _0066_ = { \or1200_operandmuxes.operand_a [30:0], 1'h0 };
  assign _0065_ = { \or1200_operandmuxes.operand_a [30:0], 1'h0 };
  assign _0067_ = { 2'h0, \or1200_operandmuxes.operand_a [31:2] };
  assign _0064_ = { \or1200_operandmuxes.operand_a [29:0], 2'h0 };
  assign _0165_ = \or1200_ctrl.imm_signextend ;
  assign _0377_ = _0376_;
  assign _0271_ = 1'h0;
  assign _0298_ = \or1200_except.except_trig [10];
  assign _0293_ = \or1200_except.except_trig [12];
  assign _0359_ = \or1200_except.id_pc ;
  assign _0360_ = _0359_;
  assign _0356_ = \or1200_except.id_pc ;
  assign _0357_ = _0356_;
  assign _0362_ = \or1200_except.ex_pc ;
  assign _0011_ = 1'h1;
  assign _0019_ = _0007_;
  assign _0012_ = _0007_;
  assign _0013_ = _0020_;
  assign _0014_ = _0021_;
  assign _0015_ = _0022_;
  assign _0016_ = _0023_;
  assign _0017_ = _0024_;
  assign _0009_ = 1'h1;
  assign _0000_ = _0110_;
  assign _0018_ = _0110_;
  assign _0010_ = _0110_;
  assign _0425_ = { 2'h0, _0426_[35:2] };
  assign _0423_ = \or1200_sprs.sr [14];
  assign _0422_ = _0411_;
  assign _0346_ = { 31'h00000000, \or1200_ctrl.sig_syscall  };
  assign _0286_ = 1'h0;
  assign _1563_ = _1560_;
  assign _1586_ = _1583_;
  assign _1558_ = 1'h0;
  assign _1556_ = _1552_;
  assign _1581_ = 2'h0;
  assign _1550_ = _1544_;
  assign _1579_ = _1576_;
  assign _1574_ = _1571_;
  assign _1542_ = 1'h0;
  assign _1540_ = 1'h0;
  assign _1538_ = _1536_;
  assign _1569_ = _1565_;
  assign _1609_ = 7'h00;
  assign _1607_ = _1605_;
  assign _1603_ = _1601_;
  assign _1599_ = _1594_;
  assign _1592_ = _1588_;
  assign _1614_ = _1611_;
  assign _1616_ = _0108_;
endmodule
