
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011003                       # Number of seconds simulated
sim_ticks                                 11002964502                       # Number of ticks simulated
final_tick                               538105027410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140282                       # Simulator instruction rate (inst/s)
host_op_rate                                   178276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 192125                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374620                       # Number of bytes of host memory used
host_seconds                                 57269.81                       # Real time elapsed on the host
sim_insts                                  8033938704                       # Number of instructions simulated
sim_ops                                   10209813360                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       314496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       110848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       196224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       355328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       316032                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1730176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       552448                       # Number of bytes written to this memory
system.physmem.bytes_written::total            552448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2457                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2469                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13517                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4316                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4316                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16274887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       395530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28582842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10086009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       442063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10074376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10086009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       302464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17833739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       430429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32293842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28722441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157246349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       395530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       442063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       302464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       430429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3292204                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50209014                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50209014                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50209014                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16274887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       395530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28582842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10086009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       442063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10074376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10086009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       302464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17833739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       430429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32293842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28722441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              207455363                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072971                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700101                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9096                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803542                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788986                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072971                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1122795                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23893756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.949111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21301334     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280293      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323481      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178107      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208191      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          113236      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77177      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200496      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211441      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23893756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641878                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1287899                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335945                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14391616                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672548                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         378969                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822593                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14381801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22195                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19982045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66972408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66972408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14357497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4228436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23893756                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18181264     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299589      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234234      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852531      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747450      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382392      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91724      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60014      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44558      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23893756                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3290     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13023     43.97%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13304     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343524     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212016      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254976      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742142      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29617                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51050742                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16181646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13583933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34227                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331617                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14361363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13351928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177704                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.506023                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326091                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923353                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20756781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.505044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23520909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18508547     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324203      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975130      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584229      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405669      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261313      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136592      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109067      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216159      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23520909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37666138                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29095781                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2492251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.378989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.378989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60233338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18494657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2039235                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1668248                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201704                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       840504                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          802270                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          209077                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8971                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19794145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11576754                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2039235                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1011347                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2424764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         587295                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        588507                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1219332                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       202787                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23188669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.609940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20763905     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          131741      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          207961      0.90%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          330182      1.42%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          136173      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          151780      0.65%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163602      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          106311      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1197014      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23188669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077285                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438746                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19609473                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       774978                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2417005                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         6232                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        380980                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       333715                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14132347                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        380980                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19640781                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         205835                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       480923                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2392339                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        87798                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14122323                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1919                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         24299                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        33026                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4305                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     19605372                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     65690635                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     65690635                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16695411                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2909958                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3578                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1963                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           265613                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1346048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       723340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21716                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       164871                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14100818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13328719                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17233                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1808659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4067124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          331                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23188669                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.574794                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.267580                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17568054     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2256997      9.73%     85.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1232425      5.31%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842156      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       785928      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       224730      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       177128      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59734      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41517      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23188669                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3170     12.69%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          9683     38.76%     51.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12131     48.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11165948     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210895      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1231726      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       718535      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13328719                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505143                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              24984                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001874                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     49888324                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15913215                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13111136                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13353703                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        39259                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       244064                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        22609                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          864                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        380980                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         143193                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12460                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14104428                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1346048                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       723340                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1962                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232500                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13136366                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1158242                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       192353                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1876393                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1847819                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            718151                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497854                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13111352                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13111136                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7667188                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20026710                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496897                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382848                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9807156                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12020984                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2083503                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       205663                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22807689                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527058                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17925158     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2365050     10.37%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       921225      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       496307      2.18%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       370204      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       207588      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       128381      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       114687      0.50%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       279089      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22807689                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9807156                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12020984                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1802713                       # Number of memory references committed
system.switch_cpus1.commit.loads              1101982                       # Number of loads committed
system.switch_cpus1.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1725441                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10831932                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244231                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       279089                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36633022                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28589992                       # The number of ROB writes
system.switch_cpus1.timesIdled                 322042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3197338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9807156                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12020984                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9807156                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.690485                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.690485                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.371680                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.371680                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59236720                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18176408                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13181750                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3256                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2144854                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1754961                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210822                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       880175                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          842002                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          221493                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9638                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20641843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11992623                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2144854                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1063495                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2503084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         576194                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        565576                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1264083                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       210835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24073142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21570058     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          116964      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          186181      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          250868      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          257496      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218589      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          121037      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          180546      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1171403      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24073142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081288                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454507                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20431294                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       778223                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2498300                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2947                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        362376                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       352787                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14712388                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        362376                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20487609                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         143048                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       506321                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2445598                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       128188                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14706069                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18698                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        55181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20525249                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     68410312                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     68410312                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17776451                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2748798                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           384640                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1377013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       745341                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8810                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       179768                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14686109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13942978                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2161                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1628019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3905613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24073142                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579192                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270438                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18170568     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2428446     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1232081      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       926102      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       726282      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       293592      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       186680      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        96232      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        13159      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24073142                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2485     10.60%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8537     36.41%     47.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12427     53.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11725871     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       208164      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1748      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1264267      9.07%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       742928      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13942978                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528423                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              23449                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51984708                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16317825                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13731378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13966427                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28923                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       221902                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10521                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        362376                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         112099                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12647                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14689775                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1377013                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       745341                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240826                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13748729                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1189847                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       194249                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1932715                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1954486                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            742868                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521061                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13731511                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13731378                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7884009                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         21237996                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520404                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371222                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10363143                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12752095                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1937680                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213251                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23710766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537819                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.385707                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18476268     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2595747     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       979439      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466840      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       395590      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       226013      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       196656      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89115      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       285098      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23710766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10363143                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12752095                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1889931                       # Number of memory references committed
system.switch_cpus2.commit.loads              1155111                       # Number of loads committed
system.switch_cpus2.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1839045                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11489407                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262641                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       285098                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38115365                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29741944                       # The number of ROB writes
system.switch_cpus2.timesIdled                 314565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2312865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10363143                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12752095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10363143                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.546139                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.546139                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392751                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392751                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61880656                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19128885                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13641118                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2145185                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1755040                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211168                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       880406                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          842406                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          221554                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9550                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20639649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11998266                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2145185                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1063960                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2503800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         578714                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        573019                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1264481                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       211195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24081279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21577479     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          117132      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          185374      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          250809      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          257127      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          218418      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          122758      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          180925      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1171257      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24081279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081300                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454721                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20428827                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       785931                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2499098                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2874                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        364547                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       353101                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14720175                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        364547                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20485365                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         142656                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       514274                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2446139                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       128296                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14713922                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         18375                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        55370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20531899                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68449185                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68449185                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17759001                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2772842                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3623                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1876                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           385285                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1378645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       745298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8762                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       224352                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14694224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13941840                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2158                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1649495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3958212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24081279                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578949                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268262                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18147685     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2467342     10.25%     85.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1242781      5.16%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       913354      3.79%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       720379      2.99%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       294127      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       185765      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        96635      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        13211      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24081279                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2639     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8555     36.76%     48.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12081     51.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11724426     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208025      1.49%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1746      0.01%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1264857      9.07%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       742786      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13941840                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528380                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              23275                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001669                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     51990392                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16347414                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13728273                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13965115                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        28401                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       224673                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11206                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        364547                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         111862                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12714                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14697882                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1378645                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       745298                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1877                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       121751                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       240837                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13745997                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1188944                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       195843                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1931663                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1952834                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            742719                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.520958                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13728396                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13728273                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7881932                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         21239983                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520286                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371089                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10352959                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12739551                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1958293                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3525                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213595                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23716732                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537155                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.380209                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18459273     77.83%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2620616     11.05%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       976130      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466296      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       411788      1.74%     96.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       226467      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185707      0.78%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        89582      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       280873      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23716732                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10352959                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12739551                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1888052                       # Number of memory references committed
system.switch_cpus3.commit.loads              1153960                       # Number of loads committed
system.switch_cpus3.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1837238                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11478092                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       262379                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       280873                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38133625                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29760296                       # The number of ROB writes
system.switch_cpus3.timesIdled                 314681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2304728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10352959                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12739551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10352959                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.548644                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.548644                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392366                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392366                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61867587                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19122940                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13645593                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3522                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2146477                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1756296                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       210970                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       880813                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          842629                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          221648                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9641                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20656918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12001379                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2146477                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1064277                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2504922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         576578                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        561662                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1264997                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       210982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24086377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.953688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21581455     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          117050      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          186299      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          251054      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          257703      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          218765      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          121124      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          180672      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1172255      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24086377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081349                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454839                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20446292                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       774386                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2500138                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2947                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        362612                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       353056                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14723202                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        362612                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20502646                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         145328                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       500152                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2447393                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       128244                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14716889                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         18665                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        55223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20540312                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68460601                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68460601                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17789729                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2750564                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3628                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           384892                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1378013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       745885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8816                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       180068                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14696917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13953400                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2154                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1629009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3907559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24086377                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579307                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270535                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18179369     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2430254     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1233066      5.12%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       926786      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       726796      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       293811      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       186820      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        96303      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        13172      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24086377                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2487     10.60%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8540     36.40%     47.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12433     53.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11734670     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       208318      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1749      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1265190      9.07%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       743473      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13953400                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528818                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              23460                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001681                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52018790                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16329623                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13741662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13976860                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28947                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       222040                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10525                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        362612                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         114322                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12651                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14700583                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1378013                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       745885                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       121954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       119037                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       240991                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13759012                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1190730                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       194387                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1934143                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1955984                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            743413                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521451                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13741793                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13741662                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7889847                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21253978                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520794                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371217                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10370834                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12761622                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1938950                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       213399                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23723765                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537926                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.385819                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18485327     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2597718     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       980159      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       467182      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       395927      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       226192      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       196761      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        89186      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       285313      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23723765                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10370834                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12761622                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1891333                       # Number of memory references committed
system.switch_cpus4.commit.loads              1155973                       # Number of loads committed
system.switch_cpus4.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1840446                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11497963                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       262838                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       285313                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38138946                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29763785                       # The number of ROB writes
system.switch_cpus4.timesIdled                 314777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2299630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10370834                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12761622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10370834                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.544251                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.544251                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393043                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393043                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61926821                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19143170                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13651078                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1932435                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1730427                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       154943                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1306015                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1276819                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          112566                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4640                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20513155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10988288                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1932435                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1389385                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2449716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         510140                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        481260                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1242015                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       151766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23798488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.515687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.752422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21348772     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          379439      1.59%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          184155      0.77%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          374014      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          114570      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          347787      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           53017      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           86398      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          910336      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23798488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073237                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.416444                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20333300                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       666165                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2444612                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2014                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        352396                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       177772                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1961                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12250241                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4645                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        352396                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20354663                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         429782                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       170318                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2423146                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        68177                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12231276                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9515                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        51363                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15987412                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     55366993                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     55366993                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12927847                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3059565                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1590                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          806                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           158348                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2245078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       347916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3015                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        79065                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12166322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1594                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11378767                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7565                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2221039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4576993                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23798488                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.478130                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.089299                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18811095     79.04%     79.04% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1543596      6.49%     85.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1700752      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       973460      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       494538      2.08%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       124214      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       144554      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3491      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2788      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23798488                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18734     57.56%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7578     23.28%     80.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6234     19.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8898363     78.20%     78.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        86583      0.76%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          786      0.01%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2048463     18.00%     96.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       344572      3.03%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11378767                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.431242                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32546                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002860                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46596133                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14388991                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11087928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11411313                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8939                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       459753                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         8845                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        352396                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         354770                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         8025                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12167924                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          450                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2245078                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       347916                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          804                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       104393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        59569                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       163962                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11236843                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2019840                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       141924                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2364375                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1711289                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            344535                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.425864                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11090698                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11087928                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6719167                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14480929                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.420220                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.464001                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8851164                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9929929                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2238428                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1582                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       153793                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23446092                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.423522                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294790                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19768576     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1431293      6.10%     90.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       933558      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       290194      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       491830      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        93229      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        59097      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        53629      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       324686      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23446092                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8851164                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9929929                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2124396                       # Number of memory references committed
system.switch_cpus5.commit.loads              1785325                       # Number of loads committed
system.switch_cpus5.commit.membars                790                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1526916                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8666999                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       120723                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       324686                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35289737                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24689382                       # The number of ROB writes
system.switch_cpus5.timesIdled                 462663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2587519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8851164                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9929929                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8851164                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.981078                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.981078                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.335449                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.335449                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        52289876                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14412450                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13070656                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1580                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1966439                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1773769                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       105375                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       733293                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          700284                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          108301                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4604                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20829257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12367873                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1966439                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       808585                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2444218                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         331643                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1321536                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1197566                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       105630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24818694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.584736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.904050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        22374476     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           86660      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          178580      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74458      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          405096      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          361164      1.46%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           69919      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          147261      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1121080      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24818694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074526                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.468728                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20690757                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1461622                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2435200                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7674                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        223436                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       173029                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14502893                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1521                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        223436                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20714384                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1276011                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       111309                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2420978                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        72569                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14493866                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          133                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         31660                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        26181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          659                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17028950                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68259494                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68259494                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15062677                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1966261                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1691                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          860                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           181840                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3416170                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1726513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        15571                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        84856                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14463672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13892706                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         8143                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1138583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2742092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24818694                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.559768                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.355102                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19864800     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1490859      6.01%     86.05% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1222428      4.93%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       527824      2.13%     93.10% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       664924      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       637945      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       363312      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        28590      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18012      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24818694                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35124     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        271243     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         7875      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8720248     62.77%     62.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       121398      0.87%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          831      0.01%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3328171     23.96%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1722058     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13892706                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.526518                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             314242                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022619                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52926488                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15604323                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13771731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14206948                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25144                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       136632                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11758                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1227                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        223436                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1231546                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        20467                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14465386                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3416170                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1726513                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          860                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         13630                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          372                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        62894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       123311                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13793796                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3316920                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        98907                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5038785                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1806962                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1721865                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.522769                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13772210                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13771731                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7441137                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14678965                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.521933                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506925                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11178285                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13136088                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1330783                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       107447                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24595258                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534090                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.356139                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19824612     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1745748      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       817915      3.33%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       806505      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       220105      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       932251      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        70231      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51194      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       126697      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24595258                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11178285                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13136088                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               4994290                       # Number of memory references committed
system.switch_cpus6.commit.loads              3279535                       # Number of loads committed
system.switch_cpus6.commit.membars                838                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1734367                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11681434                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       127215                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       126697                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38935393                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29157215                       # The number of ROB writes
system.switch_cpus6.timesIdled                 454826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1567313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11178285                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13136088                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11178285                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.360470                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.360470                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423644                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423644                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68180694                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16002738                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17258031                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1676                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2040029                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1668786                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       201792                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       840256                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          801722                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          209415                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9118                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19791803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11579720                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2040029                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1011137                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2424672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         587163                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        565599                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1219238                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       202874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23163122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20738450     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          131765      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          207188      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          329967      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          136053      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          152094      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          163446      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          106513      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1197646      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23163122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077315                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438858                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19607288                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       751983                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2416901                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6179                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        380770                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       333874                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14136493                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        380770                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19638744                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         199237                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       462976                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2392086                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        89296                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14126467                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1844                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         24337                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        33205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         5535                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19612856                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65711356                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65711356                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16703924                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2908932                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3617                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1999                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           266494                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1346407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       723637                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21756                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       164545                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14105068                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13334068                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17112                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1809350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4062965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          368                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23163122                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575659                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268288                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17540682     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2256861      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1232931      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       843371      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       786196      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       224805      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       176978      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        59829      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        41469      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23163122                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3172     12.66%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9737     38.85%     51.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12154     48.49%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11170318     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       211009      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1616      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1232304      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       718821      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13334068                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505346                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              25063                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     49873433                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15918196                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13116098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13359131                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        39408                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       243846                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        22534                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          871                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        380770                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         137076                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12348                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14108714                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5796                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1346407                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       723637                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1999                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       116750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       115870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       232620                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13141614                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1159023                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       192454                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1877431                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1848552                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            718408                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.498052                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13116357                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13116098                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7670580                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20035306                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.497085                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382853                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9812130                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12027180                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2081597                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       205728                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22782352                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527917                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380635                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17898876     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2364756     10.38%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       921455      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       496615      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       370449      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       207557      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       128247      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       114570      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       279827      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22782352                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9812130                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12027180                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1803664                       # Number of memory references committed
system.switch_cpus7.commit.loads              1102561                       # Number of loads committed
system.switch_cpus7.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1726358                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10837507                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       244366                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       279827                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36611237                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28598362                       # The number of ROB writes
system.switch_cpus7.timesIdled                 321918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                3222885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9812130                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12027180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9812130                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.689121                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.689121                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.371869                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.371869                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59259865                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18184264                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13185317                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3258                       # number of misc regfile writes
system.l20.replacements                          1434                       # number of replacements
system.l20.tagsinuse                      4095.486821                       # Cycle average of tags in use
system.l20.total_refs                          347220                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5530                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.788427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.307098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.195721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   688.683192                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3230.300810                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.035964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007128                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.168136                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.788648                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4245                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2440                       # number of Writeback hits
system.l20.Writeback_hits::total                 2440                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4260                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4260                       # number of overall hits
system.l20.overall_hits::total                   4261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1397                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1432                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1399                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1434                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1399                       # number of overall misses
system.l20.overall_misses::total                 1434                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     28675890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    712475876                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      741151766                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1149876                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1149876                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     28675890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    713625752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       742301642                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     28675890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    713625752                       # number of overall miss cycles
system.l20.overall_miss_latency::total      742301642                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5642                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2440                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2440                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247607                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252201                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251800                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251800                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 510004.206156                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517564.082402                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       574938                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       574938                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510097.035025                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517644.101813                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510097.035025                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517644.101813                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 905                       # number of writebacks
system.l20.writebacks::total                      905                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1397                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1432                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1399                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1434                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1399                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1434                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26161745                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    612141401                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    638303146                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26161745                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    613147677                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    639309422                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26161745                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    613147677                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    639309422                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247607                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252201                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251800                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251800                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 747478.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438182.821045                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445742.420391                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       503138                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       503138                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 747478.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438275.680486                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445822.470014                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 747478.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438275.680486                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445822.470014                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2491                       # number of replacements
system.l21.tagsinuse                      4095.520496                       # Cycle average of tags in use
system.l21.total_refs                          324775                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6585                       # Sample count of references to valid blocks.
system.l21.avg_refs                         49.320425                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.071380                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    24.622153                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   942.898206                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3090.928756                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009051                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006011                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.230200                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754621                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999883                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4704                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4705                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1489                       # number of Writeback hits
system.l21.Writeback_hits::total                 1489                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           14                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4718                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4719                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4718                       # number of overall hits
system.l21.overall_hits::total                   4719                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2456                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2490                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2457                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2491                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2457                       # number of overall misses
system.l21.overall_misses::total                 2491                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     33956385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1247424135                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1281380520                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       343882                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       343882                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     33956385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1247768017                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1281724402                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     33956385                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1247768017                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1281724402                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7160                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7195                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1489                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1489                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7175                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7210                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7175                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7210                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.343017                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.346074                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.066667                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342439                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.345492                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342439                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.345492                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 998717.205882                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 507908.849756                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 514610.650602                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       343882                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       343882                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 998717.205882                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 507842.090761                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 514542.112405                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 998717.205882                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 507842.090761                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 514542.112405                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 543                       # number of writebacks
system.l21.writebacks::total                      543                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2456                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2490                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2457                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2491                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2457                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2491                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     31502471                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1070188269                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1101690740                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       271332                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       271332                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     31502471                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1070459601                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1101962072                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     31502471                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1070459601                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1101962072                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.343017                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.346074                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342439                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.345492                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342439                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.345492                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 926543.264706                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 435744.409202                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 442446.080321                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       271332                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       271332                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 926543.264706                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 435677.493284                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 442377.387395                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 926543.264706                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 435677.493284                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 442377.387395                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           907                       # number of replacements
system.l22.tagsinuse                      4095.294920                       # Cycle average of tags in use
system.l22.total_refs                          265956                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.159304                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           79.206090                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    32.906678                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   413.540543                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3569.641609                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019337                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008034                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.100962                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.871495                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3322                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3324                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1022                       # number of Writeback hits
system.l22.Writeback_hits::total                 1022                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3340                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3342                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3340                       # number of overall hits
system.l22.overall_hits::total                   3342                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          868                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  907                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          868                       # number of demand (read+write) misses
system.l22.demand_misses::total                   907                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          868                       # number of overall misses
system.l22.overall_misses::total                  907                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     39589894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    406004924                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      445594818                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     39589894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    406004924                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       445594818                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     39589894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    406004924                       # number of overall miss cycles
system.l22.overall_miss_latency::total      445594818                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4190                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4231                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1022                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1022                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4208                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4249                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4208                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4249                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207160                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.214370                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206274                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213462                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206274                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213462                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 467747.608295                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 491284.253583                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 467747.608295                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 491284.253583                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 467747.608295                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 491284.253583                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 481                       # number of writebacks
system.l22.writebacks::total                      481                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          867                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          867                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          867                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    342841524                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    379631218                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    342841524                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    379631218                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    342841524                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    379631218                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206921                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.214134                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206036                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213227                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206036                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213227                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 419019.004415                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 419019.004415                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 419019.004415                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           904                       # number of replacements
system.l23.tagsinuse                      4095.292290                       # Cycle average of tags in use
system.l23.total_refs                          265952                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5000                       # Sample count of references to valid blocks.
system.l23.avg_refs                         53.190400                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.252331                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    31.396660                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   411.978341                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3573.664958                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019105                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007665                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.100581                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.872477                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999827                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3318                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3320                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1021                       # number of Writeback hits
system.l23.Writeback_hits::total                 1021                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3336                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3338                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3336                       # number of overall hits
system.l23.overall_hits::total                   3338                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          866                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  904                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          866                       # number of demand (read+write) misses
system.l23.demand_misses::total                   904                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          866                       # number of overall misses
system.l23.overall_misses::total                  904                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     34214545                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    401482462                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      435697007                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     34214545                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    401482462                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       435697007                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     34214545                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    401482462                       # number of overall miss cycles
system.l23.overall_miss_latency::total      435697007                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4184                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4224                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1021                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1021                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4202                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4242                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4202                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4242                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.206979                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.214015                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.206092                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.213107                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.206092                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.213107                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 900382.763158                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 463605.614319                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 481965.715708                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 900382.763158                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 463605.614319                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 481965.715708                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 900382.763158                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 463605.614319                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 481965.715708                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 482                       # number of writebacks
system.l23.writebacks::total                      482                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          866                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             904                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          866                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              904                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          866                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             904                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     31483560                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    339257027                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    370740587                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     31483560                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    339257027                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    370740587                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     31483560                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    339257027                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    370740587                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.206979                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.214015                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.206092                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.213107                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.206092                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.213107                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 828514.736842                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 391751.763279                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 410111.268805                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 828514.736842                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 391751.763279                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 410111.268805                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 828514.736842                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 391751.763279                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 410111.268805                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           907                       # number of replacements
system.l24.tagsinuse                      4095.295601                       # Cycle average of tags in use
system.l24.total_refs                          265957                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l24.avg_refs                         53.159504                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           79.206821                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    32.911301                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   413.892363                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3569.285116                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019338                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008035                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.101048                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.871407                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3323                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3325                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1022                       # number of Writeback hits
system.l24.Writeback_hits::total                 1022                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3341                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3343                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3341                       # number of overall hits
system.l24.overall_hits::total                   3343                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          867                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  906                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          867                       # number of demand (read+write) misses
system.l24.demand_misses::total                   906                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          867                       # number of overall misses
system.l24.overall_misses::total                  906                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     39295903                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    398698791                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      437994694                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     39295903                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    398698791                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       437994694                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     39295903                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    398698791                       # number of overall miss cycles
system.l24.overall_miss_latency::total      437994694                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         4190                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               4231                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1022                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1022                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         4208                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                4249                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         4208                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               4249                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206921                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.214134                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.206036                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.213227                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.206036                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.213227                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 459860.197232                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 483437.852097                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 459860.197232                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 483437.852097                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 459860.197232                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 483437.852097                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 481                       # number of writebacks
system.l24.writebacks::total                      481                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          867                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          867                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          867                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    336423898                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    372919601                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    336423898                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    372919601                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    336423898                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    372919601                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206921                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.214134                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.206036                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.213227                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.206036                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.213227                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 388032.177624                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 411611.038631                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 388032.177624                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 411611.038631                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 388032.177624                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 411611.038631                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1559                       # number of replacements
system.l25.tagsinuse                      4095.855282                       # Cycle average of tags in use
system.l25.total_refs                          180355                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5655                       # Sample count of references to valid blocks.
system.l25.avg_refs                         31.893015                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.848557                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    21.139726                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   763.688939                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3257.178061                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013147                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005161                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.186447                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.795209                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999965                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4038                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4039                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             695                       # number of Writeback hits
system.l25.Writeback_hits::total                  695                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4044                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4045                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4044                       # number of overall hits
system.l25.overall_hits::total                   4045                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1533                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1559                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1533                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1559                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1533                       # number of overall misses
system.l25.overall_misses::total                 1559                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     15220135                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    665815119                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      681035254                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     15220135                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    665815119                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       681035254                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     15220135                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    665815119                       # number of overall miss cycles
system.l25.overall_miss_latency::total      681035254                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5571                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5598                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          695                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              695                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5577                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5604                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5577                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5604                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.275175                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.278492                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.274879                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.278194                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.274879                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.278194                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 585389.807692                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 434321.669276                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 436841.086594                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 585389.807692                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 434321.669276                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 436841.086594                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 585389.807692                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 434321.669276                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 436841.086594                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 251                       # number of writebacks
system.l25.writebacks::total                      251                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1533                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1559                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1533                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1559                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1533                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1559                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     13353333                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    555726517                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    569079850                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     13353333                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    555726517                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    569079850                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     13353333                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    555726517                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    569079850                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.275175                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.278492                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.274879                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.278194                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.274879                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.278194                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 513589.730769                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 362509.143509                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 365028.768441                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 513589.730769                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 362509.143509                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 365028.768441                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 513589.730769                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 362509.143509                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 365028.768441                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2813                       # number of replacements
system.l26.tagsinuse                      4095.881397                       # Cycle average of tags in use
system.l26.total_refs                          325959                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6909                       # Sample count of references to valid blocks.
system.l26.avg_refs                         47.178897                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           11.834498                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    28.083235                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  1326.628499                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          2729.335164                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002889                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006856                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.323884                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.666342                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5263                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5264                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2255                       # number of Writeback hits
system.l26.Writeback_hits::total                 2255                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5272                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5273                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5272                       # number of overall hits
system.l26.overall_hits::total                   5273                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2776                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2813                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2776                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2813                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2776                       # number of overall misses
system.l26.overall_misses::total                 2813                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     34351485                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1447034385                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1481385870                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     34351485                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1447034385                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1481385870                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     34351485                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1447034385                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1481385870                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8039                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8077                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2255                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2255                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8048                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8086                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8048                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8086                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.345317                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.348273                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.344930                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.347885                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.344930                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.347885                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 928418.513514                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 521265.988833                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 526621.354426                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 928418.513514                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 521265.988833                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 526621.354426                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 928418.513514                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 521265.988833                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 526621.354426                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 632                       # number of writebacks
system.l26.writebacks::total                      632                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2776                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2813                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2776                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2813                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2776                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2813                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31694568                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1247594359                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1279288927                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31694568                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1247594359                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1279288927                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31694568                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1247594359                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1279288927                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.345317                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.348273                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.344930                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.347885                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.344930                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.347885                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 856609.945946                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 449421.599063                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 454777.435834                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 856609.945946                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 449421.599063                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 454777.435834                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 856609.945946                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 449421.599063                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 454777.435834                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2504                       # number of replacements
system.l27.tagsinuse                      4095.546061                       # Cycle average of tags in use
system.l27.total_refs                          324815                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6598                       # Sample count of references to valid blocks.
system.l27.avg_refs                         49.229312                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.063681                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    25.415504                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   937.830242                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3095.236634                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009049                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006205                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.228962                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.755673                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999889                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4729                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4730                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1492                       # number of Writeback hits
system.l27.Writeback_hits::total                 1492                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4743                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4744                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4743                       # number of overall hits
system.l27.overall_hits::total                   4744                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2468                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2503                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2469                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2504                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2469                       # number of overall misses
system.l27.overall_misses::total                 2504                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     35823148                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1260218892                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1296042040                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       621007                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       621007                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     35823148                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1260839899                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1296663047                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     35823148                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1260839899                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1296663047                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         7197                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               7233                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1492                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1492                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         7212                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                7248                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         7212                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               7248                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.342921                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.346053                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.066667                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.342346                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.345475                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.342346                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.345475                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1023518.514286                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 510623.538088                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 517795.461446                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       621007                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       621007                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1023518.514286                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 510668.245849                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 517836.680112                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1023518.514286                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 510668.245849                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 517836.680112                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 541                       # number of writebacks
system.l27.writebacks::total                      541                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2468                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2503                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2469                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2504                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2469                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2504                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     33308690                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1082935585                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1116244275                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       549207                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       549207                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     33308690                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1083484792                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1116793482                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     33308690                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1083484792                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1116793482                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.342921                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.346053                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.342346                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.345475                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.342346                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.345475                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 951676.857143                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 438790.755673                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 445962.554934                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       549207                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       549207                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 951676.857143                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 438835.476711                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 446003.786741                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 951676.857143                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 438835.476711                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 446003.786741                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.308415                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932876.185328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.308415                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221772                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     34974446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     34974446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373852                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26774.953846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726349                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586149                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586149                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586149                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19392                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4581882476                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4581882476                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    244881371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    244881371                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4826763847                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4826763847                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4826763847                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4826763847                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 236276.942863                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 236276.942863                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 404762.596694                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 404762.596694                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241374.398510                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241374.398510                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241374.398510                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241374.398510                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 134084.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu0.dcache.writebacks::total             2440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14338                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002840563                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002840563                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1004983455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1004983455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1004983455                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1004983455                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177745.580113                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177745.580113                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177590.290687                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177590.290687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177590.290687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177590.290687                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.461508                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005677328                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1915575.862857                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    27.461508                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.044009                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.829265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1219283                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1219283                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1219283                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1219283                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1219283                       # number of overall hits
system.cpu1.icache.overall_hits::total        1219283                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     41254157                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     41254157                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     41254157                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     41254157                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     41254157                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     41254157                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1219332                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1219332                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1219332                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1219332                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1219332                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1219332                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 841921.571429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 841921.571429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 841921.571429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 841921.571429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 841921.571429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 841921.571429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     34313643                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34313643                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     34313643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34313643                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     34313643                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34313643                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 980389.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 980389.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 980389.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 980389.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 980389.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 980389.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7175                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167204216                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7431                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22500.903781                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.483456                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.516544                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888607                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111393                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       843254                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         843254                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       697351                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        697351                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1918                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1918                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1628                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1628                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1540605                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1540605                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1540605                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1540605                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18600                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18600                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           92                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18692                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18692                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18692                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18692                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4305076128                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4305076128                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9895418                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9895418                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4314971546                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4314971546                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4314971546                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4314971546                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       861854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       861854                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       697443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       697443                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1559297                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1559297                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1559297                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1559297                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021581                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021581                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011987                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011987                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011987                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011987                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 231455.705806                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 231455.705806                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 107558.891304                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 107558.891304                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 230845.899101                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 230845.899101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 230845.899101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 230845.899101                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1489                       # number of writebacks
system.cpu1.dcache.writebacks::total             1489                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11440                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11440                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           77                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11517                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11517                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7160                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7160                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7175                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7175                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1577257662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1577257662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1254693                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1254693                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1578512355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1578512355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1578512355                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1578512355                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008308                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008308                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004601                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004601                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004601                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004601                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220287.382961                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 220287.382961                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 83646.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83646.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 220001.721951                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 220001.721951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 220001.721951                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 220001.721951                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.849557                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999959862                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1937906.709302                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.849557                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055849                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.817067                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1264027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1264027                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1264027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1264027                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1264027                       # number of overall hits
system.cpu2.icache.overall_hits::total        1264027                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     51154266                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     51154266                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     51154266                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     51154266                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     51154266                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     51154266                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1264083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1264083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1264083                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1264083                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1264083                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1264083                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 913469.035714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 913469.035714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 913469.035714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     40064048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     40064048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     40064048                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 977171.902439                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4208                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152500541                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4464                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34162.307572                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.407120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.592880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.876590                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.123410                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       869963                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         869963                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       731336                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        731336                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1854                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1762                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1601299                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1601299                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1601299                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1601299                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13489                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13489                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13594                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13594                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13594                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13594                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2443695779                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2443695779                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8639720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8639720                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2452335499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2452335499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2452335499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2452335499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       883452                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       883452                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       731441                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       731441                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1614893                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1614893                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1614893                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1614893                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015269                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000144                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000144                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008418                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008418                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008418                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008418                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 181162.115724                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 181162.115724                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82283.047619                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82283.047619                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 180398.374209                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 180398.374209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 180398.374209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 180398.374209                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu2.dcache.writebacks::total             1022                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9299                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9299                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9386                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9386                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9386                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9386                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4190                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4208                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4208                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    629564225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    629564225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1168978                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1168978                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    630733203                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    630733203                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    630733203                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    630733203                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002606                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002606                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002606                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002606                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150253.991647                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 150253.991647                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64943.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64943.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               508.339829                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999960261                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1941670.409709                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    33.339829                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.053429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.814647                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1264426                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1264426                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1264426                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1264426                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1264426                       # number of overall hits
system.cpu3.icache.overall_hits::total        1264426                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     43088597                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     43088597                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     43088597                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     43088597                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     43088597                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     43088597                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1264481                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1264481                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1264481                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1264481                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1264481                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1264481                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 783429.036364                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 783429.036364                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 783429.036364                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 783429.036364                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 783429.036364                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 783429.036364                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     34684366                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     34684366                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     34684366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     34684366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     34684366                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     34684366                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 867109.150000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 867109.150000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 867109.150000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 867109.150000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 867109.150000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 867109.150000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4202                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152499773                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4458                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34208.114177                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.463657                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.536343                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872905                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127095                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       869922                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         869922                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       730613                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        730613                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1851                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1851                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1761                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1761                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1600535                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1600535                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1600535                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1600535                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13426                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13426                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          103                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13529                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13529                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13529                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13529                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2417101618                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2417101618                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8464895                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8464895                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2425566513                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2425566513                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2425566513                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2425566513                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       883348                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       883348                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       730716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       730716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1761                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1761                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1614064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1614064                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1614064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1614064                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015199                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015199                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000141                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000141                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008382                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008382                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008382                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008382                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 180031.403098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 180031.403098                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82183.446602                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82183.446602                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 179286.459679                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 179286.459679                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 179286.459679                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 179286.459679                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1021                       # number of writebacks
system.cpu3.dcache.writebacks::total             1021                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9242                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9242                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9327                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9327                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9327                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4184                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4184                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4202                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4202                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4202                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4202                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    624776440                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    624776440                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1169505                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1169505                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    625945945                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    625945945                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    625945945                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    625945945                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004737                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004737                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002603                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002603                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002603                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002603                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149325.152964                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 149325.152964                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64972.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64972.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 148963.813660                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 148963.813660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 148963.813660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 148963.813660                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.854224                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999960776                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1937908.480620                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.854224                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055856                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817074                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1264941                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1264941                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1264941                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1264941                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1264941                       # number of overall hits
system.cpu4.icache.overall_hits::total        1264941                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49581866                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49581866                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49581866                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49581866                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49581866                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49581866                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1264997                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1264997                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1264997                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1264997                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1264997                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1264997                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 885390.464286                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 885390.464286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 885390.464286                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     39779340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     39779340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     39779340                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 970227.804878                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4208                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152501714                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4464                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34162.570341                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   224.411352                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    31.588648                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.876607                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.123393                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       870597                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         870597                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       731875                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        731875                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1854                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1762                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1602472                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1602472                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1602472                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1602472                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        13488                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        13488                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13593                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13593                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13593                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13593                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2432681188                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2432681188                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8755902                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8755902                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2441437090                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2441437090                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2441437090                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2441437090                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       884085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       884085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       731980                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       731980                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1616065                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1616065                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1616065                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1616065                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015256                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015256                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008411                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008411                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008411                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008411                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 180358.925563                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 180358.925563                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83389.542857                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83389.542857                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 179609.879350                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 179609.879350                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 179609.879350                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 179609.879350                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu4.dcache.writebacks::total             1022                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9298                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9298                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         9385                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         9385                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         9385                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         9385                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4190                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4208                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4208                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4208                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4208                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    622321040                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    622321040                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1183915                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1183915                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    623504955                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    623504955                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    623504955                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    623504955                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002604                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002604                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 148525.307876                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 148525.307876                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65773.055556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65773.055556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 148171.329610                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 148171.329610                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 148171.329610                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 148171.329610                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               548.139603                       # Cycle average of tags in use
system.cpu5.icache.total_refs               919939157                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1660539.994585                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    21.808697                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.330906                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.034950                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843479                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.878429                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1241974                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1241974                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1241974                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1241974                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1241974                       # number of overall hits
system.cpu5.icache.overall_hits::total        1241974                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.cpu5.icache.overall_misses::total           41                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     19195127                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     19195127                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     19195127                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     19195127                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     19195127                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     19195127                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1242015                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1242015                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1242015                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1242015                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1242015                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1242015                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000033                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 468173.829268                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 468173.829268                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 468173.829268                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 468173.829268                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 468173.829268                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 468173.829268                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     15529612                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     15529612                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     15529612                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     15529612                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     15529612                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     15529612                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 575170.814815                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 575170.814815                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 575170.814815                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 575170.814815                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 575170.814815                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 575170.814815                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5577                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               205259585                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5833                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35189.368250                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   191.237591                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    64.762409                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.747022                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.252978                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1851002                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1851002                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       337448                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        337448                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          791                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          790                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          790                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2188450                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2188450                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2188450                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2188450                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        19289                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19289                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           26                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        19315                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         19315                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        19315                       # number of overall misses
system.cpu5.dcache.overall_misses::total        19315                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4443058385                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4443058385                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2180696                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2180696                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4445239081                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4445239081                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4445239081                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4445239081                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1870291                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1870291                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       337474                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       337474                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2207765                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2207765                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2207765                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2207765                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010313                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010313                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000077                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008749                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008749                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008749                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008749                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 230341.561771                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 230341.561771                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83872.923077                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83872.923077                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 230144.399741                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 230144.399741                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 230144.399741                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 230144.399741                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          695                       # number of writebacks
system.cpu5.dcache.writebacks::total              695                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13718                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13718                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13738                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13738                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13738                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13738                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5571                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5571                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5577                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5577                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5577                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5577                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    943199775                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    943199775                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    943584375                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    943584375                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    943584375                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    943584375                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002979                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002979                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002526                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002526                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 169305.290792                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 169305.290792                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 169192.105971                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 169192.105971                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 169192.105971                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 169192.105971                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               572.044878                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1030780292                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1774148.523236                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.296174                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.748705                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048552                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.868187                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.916739                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1197511                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1197511                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1197511                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1197511                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1197511                       # number of overall hits
system.cpu6.icache.overall_hits::total        1197511                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46188359                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46188359                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46188359                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46188359                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46188359                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46188359                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1197566                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1197566                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1197566                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1197566                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1197566                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1197566                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 839788.345455                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 839788.345455                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 839788.345455                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 839788.345455                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 839788.345455                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 839788.345455                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34726307                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34726307                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34726307                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34726307                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34726307                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34726307                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 913850.184211                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 913850.184211                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 913850.184211                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 913850.184211                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 913850.184211                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 913850.184211                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8048                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               406388701                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8304                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48938.909080                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.088499                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.911501                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433939                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566061                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3129755                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3129755                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1713024                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1713024                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          840                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          840                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          838                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          838                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4842779                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4842779                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4842779                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4842779                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28817                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28817                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28846                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28846                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28846                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28846                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   7065381186                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   7065381186                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2242802                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2242802                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   7067623988                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   7067623988                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   7067623988                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   7067623988                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3158572                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3158572                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1713053                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1713053                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4871625                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4871625                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4871625                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4871625                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009123                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009123                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005921                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005921                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005921                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005921                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 245181.010723                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 245181.010723                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data        77338                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        77338                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 245012.271649                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 245012.271649                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 245012.271649                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 245012.271649                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2255                       # number of writebacks
system.cpu6.dcache.writebacks::total             2255                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20778                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20778                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20798                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20798                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20798                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20798                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8039                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8039                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8048                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8048                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8048                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8048                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1830644598                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1830644598                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1831221498                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1831221498                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1831221498                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1831221498                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001652                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001652                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 227720.437617                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 227720.437617                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 227537.462475                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 227537.462475                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 227537.462475                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 227537.462475                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.294522                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1005677229                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1911933.895437                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.294522                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.045344                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830600                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1219184                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1219184                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1219184                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1219184                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1219184                       # number of overall hits
system.cpu7.icache.overall_hits::total        1219184                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     53334813                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     53334813                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     53334813                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     53334813                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     53334813                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     53334813                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1219238                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1219238                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1219238                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1219238                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1219238                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1219238                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 987681.722222                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 987681.722222                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 987681.722222                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 987681.722222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 987681.722222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 987681.722222                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           18                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           18                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     36194244                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     36194244                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     36194244                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     36194244                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     36194244                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     36194244                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1005395.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1005395.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1005395.666667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1005395.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1005395.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1005395.666667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7212                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               167205052                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7468                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              22389.535619                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.489138                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.510862                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888629                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111371                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       843684                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         843684                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       697721                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        697721                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1953                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1953                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1629                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1629                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1541405                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1541405                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1541405                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1541405                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18563                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18563                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           92                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18655                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18655                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18655                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18655                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4280210236                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4280210236                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     12225716                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     12225716                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4292435952                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4292435952                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4292435952                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4292435952                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       862247                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       862247                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       697813                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       697813                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1629                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1629                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1560060                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1560060                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1560060                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1560060                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021529                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021529                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011958                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011958                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011958                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011958                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 230577.505576                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 230577.505576                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 132888.217391                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 132888.217391                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230095.735835                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230095.735835                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230095.735835                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230095.735835                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1492                       # number of writebacks
system.cpu7.dcache.writebacks::total             1492                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        11366                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        11366                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11443                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11443                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11443                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11443                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7197                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7197                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7212                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7212                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7212                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7212                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1591987374                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1591987374                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1531817                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1531817                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1593519191                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1593519191                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1593519191                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1593519191                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008347                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008347                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004623                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004623                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004623                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004623                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 221201.524802                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 221201.524802                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 102121.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 102121.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 220953.853439                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 220953.853439                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 220953.853439                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 220953.853439                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
