<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_registers</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_registers'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_registers')">soc_scu_registers</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.68</td>
<td class="s9 cl rt"><a href="mod1289.html#Line" > 98.36</a></td>
<td class="s9 cl rt"><a href="mod1289.html#Cond" > 95.90</a></td>
<td class="s7 cl rt"><a href="mod1289.html#Toggle" > 75.21</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1289.html#Branch" > 97.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/config_ss/system_control_unit/soc_scu_registers.sv')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/config_ss/system_control_unit/soc_scu_registers.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1289.html#inst_tag_85594"  onclick="showContent('inst_tag_85594')">gemini_tb.DUT.soc_ss_inst.config_ss.scu.soc_scu_registers</a></td>
<td class="s9 cl rt"> 91.68</td>
<td class="s9 cl rt"><a href="mod1289.html#Line" > 98.36</a></td>
<td class="s9 cl rt"><a href="mod1289.html#Cond" > 95.90</a></td>
<td class="s7 cl rt"><a href="mod1289.html#Toggle" > 75.21</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1289.html#Branch" > 97.23</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_registers'>
<hr>
<a name="inst_tag_85594"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_85594" >gemini_tb.DUT.soc_ss_inst.config_ss.scu.soc_scu_registers</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.68</td>
<td class="s9 cl rt"><a href="mod1289.html#Line" > 98.36</a></td>
<td class="s9 cl rt"><a href="mod1289.html#Cond" > 95.90</a></td>
<td class="s7 cl rt"><a href="mod1289.html#Toggle" > 75.21</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1289.html#Branch" > 97.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.68</td>
<td class="s9 cl rt"> 98.36</td>
<td class="s9 cl rt"> 95.90</td>
<td class="s7 cl rt"> 75.21</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.23</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.32</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.96</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1220.html#inst_tag_80576" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_registers'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1289.html" >soc_scu_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>792</td><td>779</td><td>98.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>460</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>466</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>471</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>529</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>533</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>537</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>545</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>549</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>553</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>557</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>561</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>608</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>616</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>621</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>625</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>630</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>634</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>638</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>642</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>646</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>650</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>683</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>687</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>691</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>700</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>704</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>708</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>732</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>740</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>745</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>771</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>775</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>779</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>784</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>788</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>812</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>859</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>864</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>868</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>872</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>913</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>921</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>925</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>929</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>933</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>937</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>941</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>945</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>949</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>953</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>957</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>961</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>985</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>990</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1017</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1021</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1035</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1039</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1075</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1079</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1083</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1087</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1091</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1099</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1133</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1137</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1167</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1171</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1175</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1179</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1203</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1207</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1249</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1257</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1261</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1265</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1269</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1273</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1304</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1308</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1312</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1316</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1340</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1394</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1398</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1402</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1406</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1410</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1414</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1433</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1458</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1466</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1470</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1496</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1500</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1504</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1508</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1526</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1562</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1566</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1570</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1574</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1578</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1582</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1620</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1624</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1628</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1632</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1636</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1640</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1678</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1682</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1686</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1690</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1694</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1698</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1729</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1733</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1737</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1741</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1745</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1749</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1753</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1770</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
459                     always @(posedge clk or negedge rst_n)
460        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
461        2/2              else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  
                        MISSING_ELSE
462                     
463                     assign rdat_o = rg_rdat_mux_d;
464                     
465                     always @ (posedge clk, negedge rst_n)
466        2/2              if (!rst_n) rack_o &lt;= 1'b0;
467        1/1              else        rack_o &lt;= |rreq_i;
468                     
469                     
470                     always @ (posedge clk, negedge rst_n)
471        2/2              if (!rst_n) wack_o &lt;= 1'b0;
472        1/1              else        wack_o &lt;= |wreq_i;
473                     
474                     assign rerr_o = 1'h0;
475                     assign werr_o = wreq_i[0] | wreq_i[7] | wreq_i[44]; //RO registers
476                     
477                     //*****************************************************************************
478                     //              Register idRev
479                     //              offset   0x0
480                     //  Location    Attribute   Field Name
481                     //
482                     //  [31:24]     R/O         rev_id
483                     //  [23:16]     R/O         chip_id
484                     //  [15: 0]     R/O         vendor_id
485                     //*****************************************************************************
486                     
487                     assign rg_idrev = {
488                                       rev_id,
489                                       chip_id,
490                                       vendor_id
491                                       };
492                     
493                     //*****************************************************************************
494                     //              Register sw_rst_control
495                     //              offset   0x4
496                     //  Location    Attribute   Field Name
497                     //
498                     //  [31:11]     Rsvd  
499                     //  [10]        R/W         dma_rst           
500                     //  [9]         R/W         emac_rst
501                     //  [8]         R/W         usb_rstn
502                     //  [7]         R/W         ddr_rstn
503                     //  [6]         R/W         fpga1_rstn
504                     //  [5]         R/W         fpga0_rstn
505                     //  [4]         R/W         per_rstn
506                     //  [3]         R/W         acpu_rstn
507                     //  [2]         R/O         sram_rstn
508                     //  [1]         R/O         bus_rstn
509                     //  [0]         R/WAC       system_rstn
510                     //*****************************************************************************
511                     logic status_system_rstn;
512                     
513                     assign rg_sw_rst_control = {
514                                                21'h0,
515                                                dma_rstn,
516                                                emac_rstn,
517                                                usb_rstn,
518                                                ddr_rstn,
519                                                fpga1_rstn,
520                                                fpga0_rstn,
521                                                per_rstn,
522                                                acpu_rstn,
523                                                sram_rstn,
524                                                bus_rstn,
525                                                system_rstn
526                                                };    
527                     
528                     always @(posedge clk or negedge rst_n)
529        2/2              if (!rst_n)                                   dma_rstn  &lt;= 1'b0;
530        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[10]) dma_rstn  &lt;= wdat_i[10];                           
                        MISSING_ELSE
531                                                
532                     always @(posedge clk or negedge rst_n)
533        2/2              if (!rst_n)                                  emac_rstn  &lt;= 1'b0;
534        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[9]) emac_rstn  &lt;= wdat_i[9];
                        MISSING_ELSE
535                     
536                     always @(posedge clk or negedge rst_n)
537        2/2              if (!rst_n)                                  usb_rstn  &lt;= 1'b0;
538        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[8]) usb_rstn &lt;= wdat_i[8];
                        MISSING_ELSE
539                     
540                     always @(posedge clk or negedge rst_n)
541        2/2              if (!rst_n)                                  ddr_rstn  &lt;= 1'b0;
542        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[7]) ddr_rstn  &lt;= wdat_i[7];
                        MISSING_ELSE
543                     
544                     always @(posedge clk or negedge rst_n)
545        2/2              if (!rst_n)                                  fpga1_rstn  &lt;= 1'b0;
546        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[6]) fpga1_rstn  &lt;= wdat_i[6];
                        MISSING_ELSE
547                     
548                     always @(posedge clk or negedge rst_n)
549        2/2              if (!rst_n)                                  fpga0_rstn  &lt;= 1'b0;
550        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[5]) fpga0_rstn  &lt;= wdat_i[5];
                        MISSING_ELSE
551                     
552                     always @(posedge clk or negedge rst_n)
553        2/2              if (!rst_n)                                  per_rstn  &lt;= 1'b0;
554        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[4]) per_rstn  &lt;= wdat_i[4];
                        MISSING_ELSE
555                     
556                     always @(posedge clk or negedge rst_n)
557        2/2              if (!rst_n)                                  acpu_rstn  &lt;= 1'b0;
558        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[3]) acpu_rstn  &lt;= wdat_i[3];
                        MISSING_ELSE
559                     
560                     always @(posedge clk or negedge rst_n_por)
561        1/1              if (!rst_n_por)begin
562        1/1                  system_rstn        &lt;= 1'b0;
563        1/1                  status_system_rstn &lt;= 1'b0;
564                         end    
565        1/1              else if (rg_sw_rst_control_wreq &amp; wstr_b[0]) begin
566        1/1                  system_rstn        &lt;= wdat_i[0];
567        1/1                  status_system_rstn &lt;= ~wdat_i[0];
568                         end    
569        1/1              else if (deassert_system_rstn) begin
570        1/1                  system_rstn  &lt;= 1'b1;
571                         end    
                        MISSING_ELSE
572                     
573                     //*****************************************************************************
574                     //              Register pll_config_0
575                     //              offset   0x8
576                     //  Location    Attribute   Field Name
577                     //
578                     //  [31]        R/WAC       PLL_CONFIG_0_WE 
579                     //  [30:28]     Rsvd             
580                     //  [27:16]     R/W         DSKEWCALIN
581                     //  [15: 9]     Rsvd    
582                     //  [8]         R/W         PLLEN
583                     //  [7]         R/W         DSMEN
584                     //  [6]         R/W         DSKEWFASTCAL
585                     //  [5]         R/W         DSKEWCALEN
586                     //  [ 4: 2]     R/W         DSKEWCALCNT
587                     //  [1]         R/W         DSKEWCALBYP
588                     //  [0]         R/W         DACEN
589                     //*****************************************************************************
590                     logic pll_config_0_we;
591                     logic rg_pll_config_0_wreq_ff;
592                     logic rg_pll_config_0_wdat_ff;
593                     
594                     assign rg_pll_config_0 = {
595                                              pll_config_0_we,
596                                              3'h0,
597                                              dskewcalin,
598                                              7'h0,
599                                              pllen,
600                                              dsmen,
601                                              dskewfastcal,
602                                              dskewcalen,
603                                              dskewcalcnt,
604                                              dskewcalbyp,
605                                              dacen
606                                              };      
607                     always @(posedge clk or negedge rst_n_por)
608        2/2              if (!rst_n_por)rg_pll_config_0_wreq_ff  &lt;= 1'h0;
609        1/1              else           rg_pll_config_0_wreq_ff  &lt;= rg_pll_config_0_wreq;
610                     
611                     always @(posedge clk or negedge rst_n_por)
612        2/2              if (!rst_n_por)                             rg_pll_config_0_wdat_ff  &lt;= 'h0;
613        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[31]) rg_pll_config_0_wdat_ff  &lt;= wdat_i[31];  
                        MISSING_ELSE
614                     
615                     always @(posedge clk or negedge rst_n_por)
616        2/2              if (!rst_n_por)                                                                       pll_config_0_we  &lt;= 1'h0;
617        2/2              else if (!rg_pll_config_0_wreq &amp; rg_pll_config_0_wreq_ff)                             pll_config_0_we  &lt;= rg_pll_config_0_wdat_ff;
618        <font color = "red">1/2     ==>      else if (pll_config_0_we &amp; !rg_pll_config_0_wreq &amp; rg_pll_config_0_wreq_ff &amp; |wstr_b) pll_config_0_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
619                     
620                     always @(posedge clk or negedge rst_n_por)
621        2/2              if (!rst_n_por)                                               dskewcalin  &lt;= 12'h0;
622        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[27] &amp; pll_config_0_we) dskewcalin  &lt;= wdat_i[27:16];
                        MISSING_ELSE
623                     
624                     always @(posedge clk or negedge rst_n)
625        2/2              if (!rst_n)                                                  pllen  &lt;= 1'b1;
626        <font color = "red">1/2     ==>      else if(clr_pllen)                                           pllen  &lt;= 1'b1;</font>
627        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[8] &amp; pll_config_0_we) pllen  &lt;= wdat_i[8];
                        MISSING_ELSE
628                     
629                     always @(posedge clk or negedge rst_n_por)
630        2/2              if (!rst_n_por)                                              dsmen  &lt;= 1'b0;
631        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[7] &amp; pll_config_0_we) dsmen  &lt;= wdat_i[7];
                        MISSING_ELSE
632                                 
633                     always @(posedge clk or negedge rst_n_por)
634        2/2              if (!rst_n_por)                                              dskewfastcal  &lt;= 1'b0;
635        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[6] &amp; pll_config_0_we) dskewfastcal  &lt;= wdat_i[6];
                        MISSING_ELSE
636                     
637                     always @(posedge clk or negedge rst_n_por)
638        2/2              if (!rst_n_por)                                              dskewcalen  &lt;= 1'b0;
639        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[5] &amp; pll_config_0_we) dskewcalen  &lt;= wdat_i[5];
                        MISSING_ELSE
640                     
641                     always @(posedge clk or negedge rst_n_por)
642        2/2              if (!rst_n_por)                                              dskewcalcnt  &lt;= 3'h2;
643        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[4] &amp; pll_config_0_we) dskewcalcnt  &lt;= wdat_i[4:2];
                        MISSING_ELSE
644                     
645                     always @(posedge clk or negedge rst_n_por)
646        2/2              if (!rst_n_por)                                              dskewcalbyp  &lt;= 1'b0;
647        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[1] &amp; pll_config_0_we) dskewcalbyp  &lt;= wdat_i[1];
                        MISSING_ELSE
648                     
649                     always @(posedge clk or negedge rst_n_por)
650        2/2              if (!rst_n_por)                                              dacen  &lt;= 1'b0;
651        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[0] &amp; pll_config_0_we) dacen  &lt;= wdat_i[0];
                        MISSING_ELSE
652                     
653                     
654                     //*****************************************************************************
655                     //              Register pll_config_1
656                     //              offset   0xC
657                     //  Location    Attribute   Field Name
658                     //
659                     //  [31]        R/WAC       PLL_CONFIG_1_WE 
660                     //  [30:22]     Rsvd         
661                     //  [21:16]     R/W         REFDIV
662                     //  [15:14]     Rsvd        
663                     //  [13]        R/W         FOUTVCOEN
664                     //  [12: 8]     R/W         FOUTVCOBYP
665                     //  [ 7: 4]     Rsvd        
666                     //  [ 3: 0]     R/W         FOUTEN
667                     //*****************************************************************************
668                     logic pll_config_1_we;
669                     logic rg_pll_config_1_wreq_ff;
670                     logic rg_pll_config_1_wdat_ff;
671                     
672                     assign rg_pll_config_1 = {
673                                              pll_config_1_we,
674                                              9'h0,
675                                              refdiv,
676                                              2'h0,
677                                              foutvcoen,
678                                              foutvcobyp,
679                                              4'h0,
680                                              fouten
681                                              }; 
682                     always @(posedge clk or negedge rst_n_por)
683        2/2              if (!rst_n_por)rg_pll_config_1_wreq_ff  &lt;= 1'h0;
684        1/1              else           rg_pll_config_1_wreq_ff  &lt;= rg_pll_config_1_wreq;
685                     
686                     always @(posedge clk or negedge rst_n_por)
687        2/2              if (!rst_n_por)                             rg_pll_config_1_wdat_ff  &lt;= 'h0;
688        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[31]) rg_pll_config_1_wdat_ff  &lt;= wdat_i[31];                           
                        MISSING_ELSE
689                     
690                     always @(posedge clk or negedge rst_n_por)
691        2/2              if (!rst_n_por)                                                                       pll_config_1_we  &lt;= 1'h0;
692        2/2              else if (!rg_pll_config_1_wreq &amp; rg_pll_config_1_wreq_ff)                             pll_config_1_we  &lt;= rg_pll_config_1_wdat_ff;
693        <font color = "red">1/2     ==>      else if (pll_config_1_we &amp; !rg_pll_config_1_wreq &amp; rg_pll_config_1_wreq_ff &amp; |wstr_b) pll_config_1_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
694                     
695                     always @(posedge clk or negedge rst_n_por)
696        2/2              if (!rst_n_por)                                               refdiv  &lt;= 6'h1;
697        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[21] &amp; pll_config_1_we) refdiv  &lt;= wdat_i[21:16];
                        MISSING_ELSE
698                     
699                     always @(posedge clk or negedge rst_n_por)
700        2/2              if (!rst_n_por)                                               foutvcoen  &lt;= 1'h0;
701        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[13] &amp; pll_config_1_we) foutvcoen  &lt;= wdat_i[13];
                        MISSING_ELSE
702                     
703                     always @(posedge clk or negedge rst_n_por)
704        2/2              if (!rst_n_por)                                               foutvcobyp  &lt;= 5'h0;
705        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[12] &amp; pll_config_1_we) foutvcobyp  &lt;= wdat_i[12:8];
                        MISSING_ELSE
706                     
707                     always @(posedge clk or negedge rst_n_por)
708        2/2              if (!rst_n_por)                                               fouten  &lt;= 4'h3;
709        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[3] &amp; pll_config_1_we)  fouten  &lt;= wdat_i[3:0];
                        MISSING_ELSE
710                     
711                     
712                     //*****************************************************************************
713                     //              Register pll_config_2
714                     //              offset   0x10
715                     //  Location    Attribute   Field Name
716                     //
717                     //  [31]        R/WAC       PLL_CONFIG_2_WE 
718                     //  [30:24]     Rsvd        
719                     //  [23: 0]     R/W         FRAC
720                     //*****************************************************************************
721                     logic pll_config_2_we;
722                     logic rg_pll_config_2_wreq_ff;
723                     logic rg_pll_config_2_wdat_ff;
724                     
725                     assign rg_pll_config_2 = {
726                                       pll_config_2_we,
727                                       7'h0,
728                                       frac
729                                       }; 
730                     
731                     always @(posedge clk or negedge rst_n_por)
732        2/2              if (!rst_n_por) rg_pll_config_2_wreq_ff  &lt;= 1'h0;
733        1/1              else            rg_pll_config_2_wreq_ff  &lt;= rg_pll_config_2_wreq;
734                     
735                     always @(posedge clk or negedge rst_n_por)
736        2/2              if (!rst_n_por)                                 rg_pll_config_2_wdat_ff  &lt;= 'h0;
737        2/2              else if (rg_pll_config_2_wreq &amp; wstr_b[31])     rg_pll_config_2_wdat_ff  &lt;= wdat_i[31];                     
                        MISSING_ELSE
738                     
739                     always @(posedge clk or negedge rst_n_por)
740        2/2              if (!rst_n_por)                                                                           pll_config_2_we  &lt;= 1'h0;
741        2/2              else if (!rg_pll_config_2_wreq &amp; rg_pll_config_2_wreq_ff )                                pll_config_2_we  &lt;= rg_pll_config_2_wdat_ff;
742        <font color = "red">1/2     ==>      else if (pll_config_2_we &amp; !rg_pll_config_2_wreq &amp; rg_pll_config_2_wreq_ff &amp; |wstr_b)     pll_config_2_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
743                     
744                     always @(posedge clk or negedge rst_n_por)
745        2/2              if (!rst_n_por)                                                   frac  &lt;= 24'h0;
746        2/2              else if (rg_pll_config_2_wreq &amp; wstr_b[23] &amp; pll_config_2_we)     frac  &lt;= wdat_i[23:0];
                        MISSING_ELSE
747                     
748                     
749                     //*****************************************************************************
750                     //              Register pll_config_3
751                     //              offset   0x14
752                     //  Location    Attribute   Field Name
753                     //
754                     //  [31]        R/WAC       PLL_CONFIG_3_WE 
755                     //  [30:8]      Rsvd        
756                     //  [ 7: 4]     R/W         POSTDIV1
757                     //  [ 3: 0]     R/W         POSTDIV0
758                     //*****************************************************************************
759                     logic pll_config_3_we;
760                     logic rg_pll_config_3_wreq_ff;
761                     logic rg_pll_config_3_wdat_ff;
762                     
763                     assign rg_pll_config_3 = {
764                                              pll_config_3_we,
765                                              23'h0,
766                                              postdiv1,
767                                              postdiv0
768                                              }; 
769                     
770                     always @(posedge clk or negedge rst_n_por)
771        2/2              if (!rst_n_por) rg_pll_config_3_wreq_ff  &lt;= 1'h0;
772        1/1              else            rg_pll_config_3_wreq_ff  &lt;= rg_pll_config_3_wreq;                         
773                     
774                     always @(posedge clk or negedge rst_n_por)
775        2/2              if (!rst_n_por)                                 rg_pll_config_3_wdat_ff  &lt;= 'h0;
776        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[31])     rg_pll_config_3_wdat_ff  &lt;= wdat_i[31];   
                        MISSING_ELSE
777                     
778                     always @(posedge clk or negedge rst_n_por)
779        2/2              if (!rst_n_por)                                                                           pll_config_3_we  &lt;= 1'h0;
780        2/2              else if (!rg_pll_config_3_wreq &amp; rg_pll_config_3_wreq_ff)                                 pll_config_3_we  &lt;= rg_pll_config_3_wdat_ff;
781        <font color = "red">1/2     ==>      else if (pll_config_3_we &amp; !rg_pll_config_3_wreq &amp; rg_pll_config_3_wreq_ff &amp; |wstr_b)     pll_config_3_we  &lt;= 1'h0;    </font>
                        MISSING_ELSE
782                     
783                     always @(posedge clk or negedge rst_n_por)
784        2/2              if (!rst_n_por)                                                  postdiv1  &lt;= 4'hF;
785        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[7] &amp; pll_config_3_we)     postdiv1  &lt;= wdat_i[7:4];
                        MISSING_ELSE
786                     
787                     always @(posedge clk or negedge rst_n_por)
788        2/2              if (!rst_n_por)                                                  postdiv0  &lt;= 4'h2;
789        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[3] &amp; pll_config_3_we)     postdiv0  &lt;= wdat_i[3:0];
                        MISSING_ELSE
790                     
791                     //*****************************************************************************
792                     //              Register pll_config_4
793                     //              offset   0x18
794                     //  Location    Attribute   Field Name
795                     //
796                     //  [31:16]     W/O         FBDIV_COM_CODE
797                     //  [15:12]     Rsvd        
798                     //  [11: 0]     R/W         FBDIV
799                     //*****************************************************************************
800                     localparam FBDIV_COM_CODE = 16'hAE41; 
801                     logic fbdiv_we;
802                     
803                     assign fbdiv_we = rg_pll_config_4_wreq &amp; wstr_b[31] &amp; (wdat_i[31:16] == FBDIV_COM_CODE); 
804                     
805                     assign rg_pll_config_4 = {
806                                              20'h0,
807                                              fbdiv
808                                              };
809                     
810                     
811                     always @(posedge clk or negedge rst_n_por)
812        2/2              if (!rst_n_por)                                        fbdiv  &lt;= 12'd80;
813        2/2              else if (rg_pll_config_4_wreq &amp; wstr_b[11] &amp; fbdiv_we) fbdiv  &lt;= wdat_i[11:0];   
                        MISSING_ELSE
814                     
815                     //*****************************************************************************
816                     //              Register pll_status
817                     //              offset   0x1C
818                     //  Location    Attribute   Field Name
819                     //
820                     //  [31:14]     Rsvd         
821                     //  [13]        R/O         LOCK
822                     //  [12]        R/O         DSKEWCALLOCK
823                     //  [11: 0]     R/O         DSKEWCALOUT
824                     //*****************************************************************************
825                     
826                     assign rg_pll_status = {
827                                            18'h0,
828                                            lock,
829                                            dskewcallock,
830                                            dskewcalout
831                                            }; 
832                     
833                     
834                     //*****************************************************************************
835                     //              Register divider_conctrol
836                     //              offset   0x20
837                     //  Location    Attribute   Field Name
838                     //
839                     //  [31:28]     Rsvd         
840                     //  [27:24]     R/W         div3    
841                     //  [23:12]     Rsvd         
842                     //  [11: 8]     R/W         div1
843                     //  [ 7: 4]     Rsvd  
844                     //  [ 3: 0]     R/W         div0
845                     //*****************************************************************************
846                     
847                     assign rg_divider_conctrol = {
848                                                  4'h0,
849                                                  div3,
850                                                  4'h0,
851                                                  4'h0,
852                                                  3'h0,
853                                                  div1_bypass,
854                                                  div1,
855                                                  4'h0,
856                                                  div0
857                                                  }; 
858                     always @(posedge clk or negedge rst_n_por)
859        2/2              if (!rst_n_por)                                     div3  &lt;= 4'h1;
860        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[27]) div3  &lt;= wdat_i[27:24];
                        MISSING_ELSE
861                     
862                     
863                     always @(posedge clk or negedge rst_n_por)
864        2/2              if (!rst_n_por)                                 div1_bypass  &lt;= 'h0;
865        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[12]) div1_bypass  &lt;= wdat_i[12];
                        MISSING_ELSE
866                     
867                     always @(posedge clk or negedge rst_n_por)
868        2/2              if (!rst_n_por)                                     div1  &lt;= 4'h0;
869        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[11]) div1  &lt;= wdat_i[11:8];
                        MISSING_ELSE
870                     
871                     always @(posedge clk or negedge rst_n_por)
872        2/2              if (!rst_n_por)                                    div0  &lt;= 4'h0;
873        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[3]) div0  &lt;= wdat_i[3:0];
                        MISSING_ELSE
874                     
875                     //*****************************************************************************
876                     //              Register gating_control
877                     //              offset   0x24
878                     //  Location    Attribute   Field Name
879                     //
880                     //  [31:11]     Rsvd
881                     //  [11]        R/W         ddr_cfg_ctl_cg 
882                     //  [10]        R/W         usb_ctl_cg            
883                     //  [9]         R/W         ddr_ctl_cg
884                     //  [8]         R/W         ddr_phy_cg
885                     //  [7]         R/W         gpt_cg
886                     //  [6]         R/W         gpio_cg
887                     //  [5]         R/W         uart_cg
888                     //  [4]         R/W         I2c_cg
889                     //  [3]         R/W         qspi_cg
890                     //  [2]         R/W         bcpu_cg
891                     //  [1]         R/W         sys_dma_cg
892                     //  [0]         R/W         acpu_cg
893                     //*****************************************************************************
894                     
895                     assign rg_gating_control = {
896                                                19'h0,
897                                                pscc_xtal_cg,
898                                                ddr_cfg_ctl_cg,
899                                                usb_ctl_cg,
900                                                ddr_ctl_cg,
901                                                ddr_phy_cg,
902                                                gpt_cg,
903                                                gpio_cg,
904                                                uart_cg,
905                                                i2c_cg,
906                                                qspi_cg,
907                                                bcpu_cg,
908                                                sys_dma_cg,
909                                                acpu_cg
910                                                }; 
911                     
912                     always @(posedge clk or negedge rst_n)
913        2/2              if (!rst_n)                                   pscc_xtal_cg &lt;= 1'b1;
914        2/2              else if (rg_gating_control_wreq &amp; wstr_b[12]) pscc_xtal_cg &lt;= wdat_i[12];
                        MISSING_ELSE
915                     
916                     always @(posedge clk or negedge rst_n)
917        2/2              if (!rst_n)                                   ddr_cfg_ctl_cg &lt;= 1'b1;
918        2/2              else if (rg_gating_control_wreq &amp; wstr_b[11]) ddr_cfg_ctl_cg &lt;= wdat_i[11];
                        MISSING_ELSE
919                     
920                     always @(posedge clk or negedge rst_n)
921        2/2              if (!rst_n)                                   usb_ctl_cg  &lt;= 1'b1;
922        2/2              else if (rg_gating_control_wreq &amp; wstr_b[10]) usb_ctl_cg  &lt;= wdat_i[10];
                        MISSING_ELSE
923                     
924                     always @(posedge clk or negedge rst_n)
925        2/2              if (!rst_n)                                  ddr_ctl_cg  &lt;= 1'b1;
926        2/2              else if (rg_gating_control_wreq &amp; wstr_b[9]) ddr_ctl_cg  &lt;= wdat_i[9];
                        MISSING_ELSE
927                     
928                     always @(posedge clk or negedge rst_n)
929        2/2              if (!rst_n)                                  ddr_phy_cg  &lt;= 1'b1;
930        2/2              else if (rg_gating_control_wreq &amp; wstr_b[8]) ddr_phy_cg  &lt;= wdat_i[8];
                        MISSING_ELSE
931                     
932                     always @(posedge clk or negedge rst_n)
933        2/2              if (!rst_n)                                  gpt_cg  &lt;= 1'b1;
934        2/2              else if (rg_gating_control_wreq &amp; wstr_b[7]) gpt_cg  &lt;= wdat_i[7];    
                        MISSING_ELSE
935                     
936                     always @(posedge clk or negedge rst_n)
937        2/2              if (!rst_n)                                  gpio_cg  &lt;= 1'b1;
938        2/2              else if (rg_gating_control_wreq &amp; wstr_b[6]) gpio_cg  &lt;= wdat_i[6];
                        MISSING_ELSE
939                     
940                     always @(posedge clk or negedge rst_n)
941        2/2              if (!rst_n)                                  uart_cg  &lt;= 1'b1;
942        2/2              else if (rg_gating_control_wreq &amp; wstr_b[5]) uart_cg  &lt;= wdat_i[5];
                        MISSING_ELSE
943                     
944                     always @(posedge clk or negedge rst_n)
945        2/2              if (!rst_n)                                  i2c_cg  &lt;= 1'b1;
946        2/2              else if (rg_gating_control_wreq &amp; wstr_b[4]) i2c_cg  &lt;= wdat_i[4];
                        MISSING_ELSE
947                     
948                     always @(posedge clk or negedge rst_n)
949        2/2              if (!rst_n)                                  qspi_cg  &lt;= 1'b1;
950        2/2              else if (rg_gating_control_wreq &amp; wstr_b[3]) qspi_cg  &lt;= wdat_i[3];
                        MISSING_ELSE
951                     
952                     always @(posedge clk or negedge rst_n)
953        2/2              if (!rst_n)                                  bcpu_cg  &lt;= 1'b1;
954        2/2              else if (rg_gating_control_wreq &amp; wstr_b[2]) bcpu_cg  &lt;= wdat_i[2];
                        MISSING_ELSE
955                     
956                     always @(posedge clk or negedge rst_n)
957        2/2              if (!rst_n)                                  sys_dma_cg  &lt;= 1'b1;
958        2/2              else if (rg_gating_control_wreq &amp; wstr_b[1]) sys_dma_cg  &lt;= wdat_i[1];
                        MISSING_ELSE
959                     
960                     always @(posedge clk or negedge rst_n)
961        2/2              if (!rst_n)                                  acpu_cg  &lt;= 1'b1;
962        2/2              else if (rg_gating_control_wreq &amp; wstr_b[0]) acpu_cg  &lt;= wdat_i[0];
                        MISSING_ELSE
963                     
964                     
965                     //*****************************************************************************
966                     //              Register debug_control
967                     //              offset   0x28
968                     //  Location    Attribute   Field Name
969                     //
970                     //  [31]        R/W         jtag_disable
971                     //  [30: 0]     Rsvd             
972                     //  [1:0]       R/W         jtag_control
973                     //*****************************************************************************
974                     
975                     assign rg_debug_control = {
976                                                jtag_disable,
977                                                29'h0,
978                                                jtag_control
979                                                };  
980                     
981                     logic jtag_disable_otp;
982                     
983                     
984                     always @(posedge clk or negedge rst_n_por)
985        2/2              if (!rst_n_por)                              jtag_disable_otp  &lt;= 1'b0;
986        2/2              else if (rg_debug_control_wreq &amp; wstr_b[31]) jtag_disable_otp  &lt;= 1'b1;
                        MISSING_ELSE
987                     
988                     
989                     always @(posedge clk or negedge rst_n)
990        2/2              if (!rst_n)                                                      jtag_disable  &lt;= 1'b0;
991        2/2              else if (rg_debug_control_wreq &amp; wstr_b[31] &amp; ~jtag_disable_otp) jtag_disable  &lt;= wdat_i[31];
                        MISSING_ELSE
992                     
993                     
994                     
995                     always @(posedge clk or negedge rst_n)
996        2/2              if (!rst_n)                                 jtag_control  &lt;= 2'b1;
997        2/2              else if (rg_debug_control_wreq &amp; wstr_b[1]) jtag_control  &lt;= wdat_i[1:0];
                        MISSING_ELSE
998                     
999                     //*****************************************************************************
1000                    //              Register irq_mask_map_control_n
1001                    //              offset   0x2C+n*0x4, n = 0...31
1002                    //  Location    Attribute   Field Name
1003                    //
1004                    //  [31:19]     Rsvd             
1005                    //  [18:16]     R/W         irq_map
1006                    //  [15: 1]     Rsvd
1007                    //  [0]         R/W         irq_mask
1008                    //*****************************************************************************
1009                    assign rg_irq_mask_map_control[0] = {
1010                                                         15'h0,
1011                                                         acpu_wdt_irq_mask,
1012                                                         15'h0,
1013                                                         bcpu_wdt_irq_mask
1014                                                         };  
1015                    
1016                    always @(posedge clk or negedge rst_n)
1017       2/2              if (!rst_n)                                            acpu_wdt_irq_mask  &lt;= 1'h1;
1018       2/2              else if (rg_irq_mask_map_control_wreq[0] &amp; wstr_b[16]) acpu_wdt_irq_mask  &lt;= wdat_i[16];   
                        MISSING_ELSE
1019                    
1020                    always @(posedge clk or negedge rst_n)
1021       2/2              if (!rst_n)                                           bcpu_wdt_irq_mask  &lt;= 1'h1;
1022       2/2              else if (rg_irq_mask_map_control_wreq[0] &amp; wstr_b[0]) bcpu_wdt_irq_mask  &lt;= wdat_i[0];
                        MISSING_ELSE
1023                    
1024                    genvar n;
1025                    generate
1026                        for(n = 0; n &lt; 31; n = n + 1) begin : irq_control_regs
1027                            assign rg_irq_mask_map_control[n+1] = {
1028                                                                 13'h0,
1029                                                                 irq_map[n],
1030                                                                 15'h0,
1031                                                                 irq_mask[n]
1032                                                                 };  
1033                    
1034                            always @(posedge clk or negedge rst_n)
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 1
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 2
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 3
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 4
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 5
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 6
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 7
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 8
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 9
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 10
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 11
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 12
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 13
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 14
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 15
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 16
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 17
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 18
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 19
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 20
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 21
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 22
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 23
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 24
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 25
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 26
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 27
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 28
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 29
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 30
1035       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1036       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
1037                    
1038                            always @(posedge clk or negedge rst_n)
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 31
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 32
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 33
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 34
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 35
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 36
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 37
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 38
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 39
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 40
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 41
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 42
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 43
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 44
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 45
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 46
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 47
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 48
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 49
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 50
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 51
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 52
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 53
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 54
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 55
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 56
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 57
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 58
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 59
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 60
1039       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1040       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
1041                        end
1042                    endgenerate
1043                    
1044                    
1045                    
1046                    //*****************************************************************************
1047                    //              Register isolation_control
1048                    //              offset   0xAC
1049                    //  Location    Attribute   Field Name
1050                    //  [24]        R/W         dma_isolation_cell
1051                    //  [24]        R/W         dma_isolation_cell
1052                    //  [16]        R/W         irq_isolation_cell
1053                    //  [8]         R/W         FCB_isolation_cell
1054                    //  [3]         R/W         FPGA_GPIO_isolation_cell
1055                    //  [2]         R/W         AHB_isolation_cell
1056                    //  [1]         R/W         AXI_1_isolation_cell
1057                    //  [0]         R/W         AXI_0_isolation_cell
1058                    //*****************************************************************************
1059                    
1060                    assign rg_isolation_control = {
1061                                                   7'h0,
1062                                                   dma_isolation_ctl,
1063                                                   7'h0,
1064                                                   irq_isolation_ctl,
1065                                                   7'h0,
1066                                                   fcb_isolation_ctl,
1067                                                   4'h0,
1068                                                   gpio_isolation_ctl,
1069                                                   ahb_isolation_ctl,
1070                                                   axi1_isolation_ctl,
1071                                                   axi0_isolation_ctl
1072                                                  }; 
1073                    
1074                    always @(posedge clk or negedge rst_n)
1075       2/2              if (!rst_n)                                      dma_isolation_ctl  &lt;= 1'h0;
1076       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[24]) dma_isolation_ctl  &lt;= wdat_i[24];
                        MISSING_ELSE
1077                    
1078                    always @(posedge clk or negedge rst_n)
1079       2/2              if (!rst_n)                                      irq_isolation_ctl  &lt;= 1'h0;
1080       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[16]) irq_isolation_ctl  &lt;= wdat_i[16];
                        MISSING_ELSE
1081                    
1082                    always @(posedge clk or negedge rst_n)
1083       2/2              if (!rst_n)                                     fcb_isolation_ctl  &lt;= 1'h0;
1084       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[8]) fcb_isolation_ctl  &lt;= wdat_i[8];
                        MISSING_ELSE
1085                    
1086                    always @(posedge clk or negedge rst_n)
1087       2/2              if (!rst_n)                                     gpio_isolation_ctl  &lt;= 1'h0;
1088       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[3]) gpio_isolation_ctl  &lt;= wdat_i[3];    
                        MISSING_ELSE
1089                    
1090                    always @(posedge clk or negedge rst_n)
1091       2/2              if (!rst_n)                                     ahb_isolation_ctl  &lt;= 1'h0;
1092       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[2]) ahb_isolation_ctl  &lt;= wdat_i[2];
                        MISSING_ELSE
1093                    
1094                    always @(posedge clk or negedge rst_n)
1095       2/2              if (!rst_n)                                     axi1_isolation_ctl  &lt;= 1'h0;
1096       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[1]) axi1_isolation_ctl  &lt;= wdat_i[1];
                        MISSING_ELSE
1097                    
1098                    always @(posedge clk or negedge rst_n)
1099       2/2              if (!rst_n)                                     axi0_isolation_ctl  &lt;= 1'h0;
1100       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[0]) axi0_isolation_ctl  &lt;= wdat_i[0];
                        MISSING_ELSE
1101                    
1102                    
1103                    //*****************************************************************************
1104                    //              Register bootstrap_status
1105                    //              offset   0xB0
1106                    //  Location    Attribute   Field Name
1107                    //
1108                    //  [31:5 ]     Rsvd
1109                    //  [6]         R/O         bcpu_lock_rst_status      
1110                    //  [5]         R/O         bcpu_sw_rst_status      
1111                    //  [4:2]       R/O         bootm      
1112                    //  [1:0]       R/O         clk_sel_status
1113                    //*****************************************************************************
1114                    logic bcpu_sw_rst_status;
1115                    logic bcpu_lock_rst_status;
1116                    logic bcpu_wdt_rst_status;
1117                    
1118                    assign rg_bootstrap_status = {
1119                                           24'h0,
1120                                           bcpu_wdt_rst_status,
1121                                           bcpu_lock_rst_status,
1122                                           bcpu_sw_rst_status,
1123                                           bootm,
1124                                           clk_sel_status
1125                                           }; 
1126                    
1127                    always @(posedge clk or negedge rst_n_por)
1128       2/2              if (!rst_n_por)        bcpu_wdt_rst_status  &lt;= 1'h0;
1129       2/2              else if (bcpu_wdt_rst) bcpu_wdt_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1130                    
1131                    
1132                    always @(posedge clk or negedge rst_n_por)
1133       2/2              if (!rst_n_por)        bcpu_lock_rst_status  &lt;= 1'h0;
1134       2/2              else if (pllen_status) bcpu_lock_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1135                    
1136                    always @(posedge clk or negedge rst_n_por)
1137       2/2              if (!rst_n_por)                         bcpu_sw_rst_status  &lt;= 1'h0;
1138       2/2              else if (!system_rstn &amp; status_system_rstn) bcpu_sw_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1139                        
1140                    //*****************************************************************************
1141                    //              Register main_divider_conctrol
1142                    //              offset   0xB4
1143                    //  Location    Attribute   Field Name
1144                    //
1145                    //  [31:29]     Rsvd      
1146                    //  [27:24]     R/W         div0_clk1
1147                    //  [23:20]     Rsvd                      
1148                    //  [19:16]     R/W         div2_clk0
1149                    //  [15:12]     Rsvd  
1150                    //  [11: 8]     R/W         div1_clk0
1151                    //  [ 7: 4]     Rsvd  
1152                    //  [ 3: 0]     R/W         div0_clk0
1153                    //*****************************************************************************
1154                    
1155                    assign rg_main_divider_conctrol = {
1156                                                 4'h0,
1157                                                 div0_clk1,
1158                                                 4'h0,
1159                                                 div2_clk0,                                                        
1160                                                 4'h0,
1161                                                 div1_clk0,
1162                                                 4'h0,
1163                                                 div0_clk0
1164                                                 }; 
1165                    
1166                    always @(posedge clk or negedge rst_n_por)
1167       2/2              if (!rst_n_por)                                      div0_clk1  &lt;= 4'h0;
1168       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[27]) div0_clk1  &lt;= wdat_i[27:24];                                  
                        MISSING_ELSE
1169                    
1170                    always @(posedge clk or negedge rst_n_por)
1171       2/2              if (!rst_n_por)                                      div2_clk0  &lt;= 4'h1;
1172       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[19]) div2_clk0  &lt;= wdat_i[19:16];      
                        MISSING_ELSE
1173                    
1174                    always @(posedge clk or negedge rst_n_por)
1175       2/2              if (!rst_n_por)                                      div1_clk0  &lt;= 4'h0;
1176       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[11]) div1_clk0  &lt;= wdat_i[11:8];
                        MISSING_ELSE
1177                    
1178                    always @(posedge clk or negedge rst_n_por)
1179       2/2              if (!rst_n_por)                                     div0_clk0  &lt;= 4'h1;
1180       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[3]) div0_clk0  &lt;= wdat_i[3:0];  
                        MISSING_ELSE
1181                    
1182                    
1183                    //*****************************************************************************
1184                    //              Register pufcc_ctl
1185                    //              offset   0xB8
1186                    //  Location    Attribute   Field Name
1187                    //
1188                    //  [31:3]     Rsvd         
1189                    //  [2]         R/W         pufcc_rng_fre_en
1190                    //  [1]         R/W         pufcc_rng_fre_sel
1191                    //  [0]         R/O         pufcc_rng_fre_out
1192                    //*****************************************************************************
1193                    
1194                    
1195                    assign rg_pufcc        = {
1196                                             29'h0,
1197                                             pufcc_rng_fre_en,
1198                                             pufcc_rng_fre_sel,
1199                                             pufcc_rng_fre_out
1200                                             }; 
1201                    
1202                    always @(posedge clk or negedge rst_n)
1203       2/2              if (!rst_n)                         pufcc_rng_fre_en  &lt;= 'h0;
1204       2/2              else if (rg_pufcc_wreq &amp; wstr_b[2]) pufcc_rng_fre_en  &lt;= wdat_i[2];
                        MISSING_ELSE
1205                    
1206                    always @(posedge clk or negedge rst_n)
1207       2/2              if (!rst_n)                         pufcc_rng_fre_sel  &lt;= 'h0;
1208       2/2              else if (rg_pufcc_wreq &amp; wstr_b[1]) pufcc_rng_fre_sel  &lt;= wdat_i[1];                         
                        MISSING_ELSE
1209                    
1210                    
1211                    
1212                    //*****************************************************************************
1213                    //              Register usb_ctrl
1214                    //              offset   0xBC
1215                    //  Location    Attribute   Field Name
1216                    //
1217                    //  [31:30]     Rsvd         
1218                    //  [29:22]      R/O         usb_phy_bisterrorcount
1219                    //  [21]         R/O         usb_phy_bisterror
1220                    //  [20]         R/O         usb_phy_bistcomplete
1221                    //  [19]         R/W         usb_phy_bistmodeen
1222                    //  [18:15]      R/W         usb_phy_bistmodesel
1223                    //  [14]         R/W         usb_phy_biston
1224                    //  [13]         R/W         usb_pll_bypass
1225                    //  [12:5]       R/O         usb_tmodeselcustom
1226                    //  [4]          R/O         usb_tmodecustom
1227                    //  [3:2]        R/W         usb_tsmode
1228                    //  [1]          R/W         usb_vbusfault
1229                    //  [0]          R/W         usb_wakeup
1230                    //*****************************************************************************
1231                    
1232                    assign rg_usb_ctrl    = {
1233                                             2'h0,
1234                                             usb_phy_bisterrorcount,
1235                                             usb_phy_bisterror,
1236                                             usb_phy_bistcomplete,
1237                                             usb_phy_bistmodeen,
1238                                             usb_phy_bistmodesel,
1239                                             usb_phy_biston,
1240                                             usb_pll_bypass,
1241                                             usb_tmodeselcustom,
1242                                             usb_tmodecustom,
1243                                             usb_tsmode,
1244                                             usb_vbusfault,
1245                                             usb_wakeup
1246                                             }; 
1247                    
1248                    always @(posedge clk or negedge rst_n)
1249       2/2            if (!rst_n)                         usb_phy_bistmodeen  &lt;= 'h0;
1250       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[19]) usb_phy_bistmodeen  &lt;= wdat_i[19];
                        MISSING_ELSE
1251                    
1252                    always @(posedge clk or negedge rst_n)
1253       2/2            if (!rst_n)                         usb_phy_bistmodesel  &lt;= 'h0;
1254       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[18]) usb_phy_bistmodesel  &lt;= wdat_i[18:15];
                        MISSING_ELSE
1255                    
1256                    always @(posedge clk or negedge rst_n)
1257       2/2            if (!rst_n)                         usb_phy_biston  &lt;= 'h0;
1258       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[14]) usb_phy_biston  &lt;= wdat_i[14];
                        MISSING_ELSE
1259                    
1260                    always @(posedge clk or negedge rst_n)
1261       2/2            if (!rst_n)                         usb_pll_bypass  &lt;= 'h0;
1262       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[13]) usb_pll_bypass  &lt;= wdat_i[13];
                        MISSING_ELSE
1263                    
1264                    always @(posedge clk or negedge rst_n)
1265       2/2            if (!rst_n)                         usb_tsmode  &lt;= 'h0;
1266       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[3]) usb_tsmode  &lt;= wdat_i[3:2];
                        MISSING_ELSE
1267                    
1268                    always @(posedge clk or negedge rst_n)
1269       2/2            if (!rst_n)                         usb_vbusfault  &lt;= 'h0;
1270       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[1]) usb_vbusfault  &lt;= wdat_i[1];
                        MISSING_ELSE
1271                    
1272                    always @(posedge clk or negedge rst_n)
1273       2/2            if (!rst_n)                         usb_wakeup  &lt;= 'h0;
1274       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[0]) usb_wakeup  &lt;= wdat_i[0];
                        MISSING_ELSE
1275                    
1276                    
1277                    //*****************************************************************************
1278                    //              Register fpga_pll_clk_sel
1279                    //              offset   0xC0
1280                    //  Location    Attribute   Field Name
1281                    //
1282                    //  [31:26]     Rsvd  
1283                    //  [25:24]     R/W         fpga_pll3_clk_sel
1284                    //  [23:18]     Rsvd  
1285                    //  [17:16]     R/W         fpga_pll2_clk_sel
1286                    //  [15:10]     Rsvd  
1287                    //  [9 : 8]     R/W         fpga_pll1_clk_sel
1288                    //  [ 7: 2]     Rsvd  
1289                    //  [ 1: 0]     R/W         fpga_pll0_clk_sel
1290                    //*****************************************************************************
1291                    
1292                    assign rg_fpga_pll_clk_sel = {
1293                                                 6'h0,
1294                                                 fpga_pll3_clk_sel,
1295                                                 6'h0,
1296                                                 fpga_pll2_clk_sel,                                                        
1297                                                 6'h0,
1298                                                 fpga_pll1_clk_sel,
1299                                                 6'h0,
1300                                                 fpga_pll0_clk_sel
1301                                                 }; 
1302                    
1303                    always @(posedge clk or negedge rst_n)
1304       2/2              if (!rst_n)                                     fpga_pll3_clk_sel  &lt;= 2'h0;
1305       2/2              else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[25]) fpga_pll3_clk_sel  &lt;= wdat_i[25:24];  
                        MISSING_ELSE
1306                    
1307                    always @(posedge clk or negedge rst_n)
1308       2/2              if (!rst_n)                                     fpga_pll2_clk_sel  &lt;= 2'h0;
1309       2/2              else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[17]) fpga_pll2_clk_sel  &lt;= wdat_i[17:16];  
                        MISSING_ELSE
1310                    
1311                    always @(posedge clk or negedge rst_n)
1312       2/2              if (!rst_n)                                    fpga_pll1_clk_sel  &lt;= 2'h0;
1313       2/2              else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[9]) fpga_pll1_clk_sel  &lt;= wdat_i[9:8];          
                        MISSING_ELSE
1314                    
1315                    always @(posedge clk or negedge rst_n)
1316       2/2              if (!rst_n)                                    fpga_pll0_clk_sel  &lt;= 2'h0;
1317       2/2              else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[1]) fpga_pll0_clk_sel  &lt;= wdat_i[1:0];  
                        MISSING_ELSE
1318                    
1319                    
1320                    
1321                    //*****************************************************************************
1322                    //              Register wdt_pause
1323                    //              offset   0xC4
1324                    //  Location    Attribute   Field Name
1325                    //
1326                    //  [31:9]      Rsvd  
1327                    //  [8]         R/W         acpu_wdt_pause
1328                    //  [ 7: 1]     Rsvd  
1329                    //  [0]         R/W         bcpu_wdt_pause
1330                    //*****************************************************************************
1331                    
1332                    assign rg_wdt_pause = {
1333                                                 23'h0,
1334                                                 acpu_wdt_pause,
1335                                                 7'h0,
1336                                                 bcpu_wdt_pause
1337                                                 }; 
1338                    
1339                    always @(posedge clk or negedge rst_n)
1340       2/2              if (!rst_n)                             acpu_wdt_pause  &lt;= 'h0;
1341       2/2              else if (rg_wdt_pause_wreq &amp; wstr_b[8]) acpu_wdt_pause  &lt;= wdat_i[8];  
                        MISSING_ELSE
1342                    
1343                    always @(posedge clk or negedge rst_n)
1344       2/2              if (!rst_n)                             bcpu_wdt_pause  &lt;= 'h0;
1345       2/2              else if (rg_wdt_pause_wreq &amp; wstr_b[0]) bcpu_wdt_pause  &lt;= wdat_i[0];  
                        MISSING_ELSE
1346                    
1347                    
1348                    //*****************************************************************************
1349                    //              Register ddr_mode
1350                    //              offset   0xC8
1351                    //  Location    Attribute   Field Name
1352                    //
1353                    //  [31:1 ]     Rsvd  
1354                    //  [0]         R/W         ddr_mode
1355                    //*****************************************************************************
1356                    
1357                    
1358                    assign rg_ddr_mode = {
1359                                           31'h0,
1360                                           ddr_mode
1361                                           }; 
1362                    
1363                    always @(posedge clk or negedge rst_n)
1364       2/2              if (!rst_n)                            ddr_mode  &lt;= 'h0;
1365       2/2              else if (rg_ddr_mode_wreq &amp; wstr_b[0]) ddr_mode  &lt;= wdat_i[0];                         
                        MISSING_ELSE
1366                    
1367                    
1368                    
1369                    //*****************************************************************************
1370                    //              Register osc_ctl
1371                    //              offset   0xCC
1372                    //  Location    Attribute   Field Name
1373                    //
1374                    //  [31:15]     Rsvd        
1375                    //  [14: 9]     R/W         cal
1376                    //  [ 8: 7]     R/W         ib_cop
1377                    //  [    6]     R/W         pd
1378                    //  [ 5: 3]     R/W         bgr
1379                    //  [ 2: 0]     R/W         rsv
1380                    //*****************************************************************************
1381                    
1382                    assign rg_osc_ctl = {
1383                                                 16'h0,
1384                                                 rstb,
1385                                                 cal,
1386                                                 ib_cop,
1387                                                 pd,
1388                                                 bgr,
1389                                                 rsv
1390                                                 }; 
1391                    
1392                    
1393                    always @(posedge clk or negedge rst_n)
1394       2/2              if (!rst_n)                            rstb  &lt;= 1'h1;
1395       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[15]) rstb  &lt;= wdat_i[15];
                        MISSING_ELSE
1396                    
1397                    always @(posedge clk or negedge rst_n)
1398       2/2              if (!rst_n)                            cal  &lt;= 6'h20;
1399       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[14]) cal  &lt;= wdat_i[14:9];
                        MISSING_ELSE
1400                    
1401                    always @(posedge clk or negedge rst_n)
1402       2/2              if (!rst_n)                           ib_cop  &lt;= 2'h2;
1403       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[8]) ib_cop  &lt;= wdat_i[8:7];
                        MISSING_ELSE
1404                    
1405                    always @(posedge clk or negedge rst_n)
1406       2/2              if (!rst_n)                           pd  &lt;= 1'h0;
1407       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[6]) pd  &lt;= wdat_i[6];
                        MISSING_ELSE
1408                    
1409                    always @(posedge clk or negedge rst_n)
1410       2/2              if (!rst_n)                           bgr  &lt;= 3'h4;
1411       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[5]) bgr  &lt;= wdat_i[5:3];
                        MISSING_ELSE
1412                    
1413                    always @(posedge clk or negedge rst_n)
1414       2/2              if (!rst_n)                           rsv  &lt;= 3'h4;
1415       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[2]) rsv  &lt;= wdat_i[2:0];  
                        MISSING_ELSE
1416                    
1417                    //*****************************************************************************
1418                    //              Register gpt_pause
1419                    //              offset   0xD0
1420                    //  Location    Attribute   Field Name
1421                    //
1422                    //  [31:1 ]     Rsvd  
1423                    //  [0]         R/W         pit_pause
1424                    //*****************************************************************************
1425                    
1426                    
1427                    assign rg_pit_pause = {
1428                                           31'h0,
1429                                           pit_pause
1430                                           }; 
1431                    
1432                    always @(posedge clk or negedge rst_n)
1433       2/2              if (!rst_n)                             pit_pause  &lt;= 'h0;
1434       2/2              else if (rg_pit_pause_wreq &amp; wstr_b[0]) pit_pause  &lt;= wdat_i[0];                         
                        MISSING_ELSE
1435                    
1436                    
1437                    //*****************************************************************************
1438                    //              Register sram_cntl0
1439                    //              offset   0xD4
1440                    //  Location    Attribute   Field Name
1441                    //  [31:26]		RO			Reserverd
1442                    //  [19:15]     R/W         sramb3_cral
1443                    //  [14:10]     R/W         sramb2_cral 
1444                    //  [ 9: 5]     R/W         sramb1_cral 
1445                    //  [ 4: 0]     R/W         sramb0_cral 
1446                    //*****************************************************************************
1447                    
1448                    assign rg_sram_ctl0 = {	
1449                                                12'h0,
1450                    							sramb3_cral,
1451                    							sramb2_cral,
1452                    							sramb1_cral,
1453                    							sramb0_cral
1454                                                 }; 
1455                    
1456                    
1457                    always @(posedge clk or negedge rst_n)
1458       2/2              if (!rst_n)                                sramb3_cral &lt;= 5'h0;
1459       2/2              else if (rg_sram_ctl0_wreq &amp; wstr_b[19])   sramb3_cral &lt;= wdat_i[19:15];
                        MISSING_ELSE
1460                    
1461                    always @(posedge clk or negedge rst_n)
1462       2/2              if (!rst_n)                                sramb2_cral  &lt;= 5'h0;
1463       2/2              else if (rg_sram_ctl0_wreq &amp; wstr_b[14])   sramb2_cral  &lt;= wdat_i[14:10];
                        MISSING_ELSE
1464                    
1465                    always @(posedge clk or negedge rst_n)
1466       2/2              if (!rst_n)                                sramb1_cral  &lt;= 5'h0;
1467       2/2              else if (rg_sram_ctl0_wreq &amp; wstr_b[9])    sramb1_cral  &lt;= wdat_i[9:5];
                        MISSING_ELSE
1468                    
1469                    always @(posedge clk or negedge rst_n)
1470       2/2              if (!rst_n)                                sramb0_cral  &lt;= 5'h0;
1471       2/2              else if (rg_sram_ctl0_wreq &amp; wstr_b[4])    sramb0_cral  &lt;= wdat_i[4:0];
                        MISSING_ELSE
1472                    
1473                    
1474                    //*****************************************************************************
1475                    //              Register sram_cntl1
1476                    //              offset   0xD8
1477                    //  Location    Attribute   Field Name
1478                    //
1479                    //  [31:20]     Rsvd        
1480                    //  [19:15]     R/W         sramb3_crar
1481                    //  [14:10]     R/W         sramb2_crar 
1482                    //  [ 9: 5]     R/W         sramb1_crar 
1483                    //  [ 4: 0]     R/W         sramb0_crar 
1484                    //*****************************************************************************
1485                    
1486                    assign rg_sram_ctl1 = {
1487                                                 12'h0,
1488                    							sramb3_crar,
1489                    							sramb2_crar,
1490                    							sramb1_crar,
1491                    							sramb0_crar
1492                                                 }; 
1493                    
1494                    
1495                    always @(posedge clk or negedge rst_n)
1496       2/2              if (!rst_n)                               sramb3_crar &lt;= 5'h0;
1497       2/2              else if (rg_sram_ctl1_wreq &amp; wstr_b[19])   sramb3_crar &lt;= wdat_i[19:15];
                        MISSING_ELSE
1498                    
1499                    always @(posedge clk or negedge rst_n)
1500       2/2              if (!rst_n)                               sramb2_crar  &lt;= 5'h0;
1501       2/2              else if (rg_sram_ctl1_wreq &amp; wstr_b[14])   sramb2_crar  &lt;= wdat_i[14:10];
                        MISSING_ELSE
1502                    
1503                    always @(posedge clk or negedge rst_n)
1504       2/2              if (!rst_n)                               sramb1_crar  &lt;= 5'h0;
1505       2/2              else if (rg_sram_ctl1_wreq &amp; wstr_b[9])    sramb1_crar  &lt;= wdat_i[9:5];
                        MISSING_ELSE
1506                    
1507                    always @(posedge clk or negedge rst_n)
1508       2/2              if (!rst_n)                               sramb0_crar  &lt;= 5'h0;
1509       2/2              else if (rg_sram_ctl1_wreq &amp; wstr_b[4])    sramb0_crar  &lt;= wdat_i[4:0];
                        MISSING_ELSE
1510                    
1511                    
1512                    //*****************************************************************************
1513                    //              Register acpu_reset_vector
1514                    //              offset   0xDC
1515                    //  Location    Attribute   Field Name
1516                    //     
1517                    //  [ 31: 0]     R/W         acpu_rst_vector
1518                    //*****************************************************************************
1519                    
1520                    
1521                    assign rg_acpu_rst_vector = {
1522                                           acpu_rst_vector
1523                                           }; 
1524                    
1525                    always @(posedge clk or negedge rst_n_por)
1526       2/2              if (!rst_n_por)                                acpu_rst_vector  &lt;= 32'h80020000;
1527       2/2              else if (rg_acpu_rst_vector_wreq &amp; wstr_b[31]) acpu_rst_vector  &lt;= wdat_i; 
                        MISSING_ELSE
1528                    
1529                    
1530                    //*****************************************************************************
1531                    //              Register acpu_mem_margin
1532                    //              offset   0xE0
1533                    //  Location    Attribute   Field Name
1534                    //
1535                    //  [31:18]     Rsvd
1536                    //  [ 17: 15]   R/W         T_DLY_SP
1537                    //  [ 14: 12]   R/W         T_RM_ROM
1538                    //  [ 11: 9]    R/W         T_RWM_2P
1539                    //  [ 8: 6]     R/W         T_RWM_1P
1540                    //  [ 5: 3]     R/W         T_RWM_DP      
1541                    //  [ 2: 0]     R/W         T_RWM_SP
1542                    //*****************************************************************************
1543                    logic [2:0] acpu_t_dly_sp;
1544                    logic [2:0] acpu_t_rm_rom;
1545                    logic [2:0] acpu_t_rwm_2p;
1546                    logic [2:0] acpu_t_rwm_1p;
1547                    logic [2:0] acpu_t_rwm_dp;
1548                    logic [2:0] acpu_t_rwm_sp;
1549                    
1550                    assign rg_acpu_mem_margin_ctl = {
1551                                                 14'h0,
1552                                                 acpu_t_dly_sp,
1553                                                 acpu_t_rm_rom,
1554                                                 acpu_t_rwm_2p,
1555                                                 acpu_t_rwm_1p,
1556                                                 acpu_t_rwm_dp,
1557                                                 acpu_t_rwm_sp
1558                                                 }; 
1559                    
1560                    
1561                    always @(posedge clk or negedge rst_n)
1562       2/2              if (!rst_n)                                        acpu_t_dly_sp  &lt;= 'h0;
1563       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[17]) acpu_t_dly_sp  &lt;= wdat_i[17:15];  
                        MISSING_ELSE
1564                    
1565                    always @(posedge clk or negedge rst_n)
1566       2/2              if (!rst_n)                                       acpu_t_rm_rom  &lt;= 'h3;
1567       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[14]) acpu_t_rm_rom  &lt;= wdat_i[14:12];  
                        MISSING_ELSE
1568                    
1569                    always @(posedge clk or negedge rst_n)
1570       2/2              if (!rst_n)                                       acpu_t_rwm_2p  &lt;= 'h3;
1571       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[11]) acpu_t_rwm_2p  &lt;= wdat_i[11:9];  
                        MISSING_ELSE
1572                    
1573                    always @(posedge clk or negedge rst_n)
1574       2/2              if (!rst_n)                                       acpu_t_rwm_1p  &lt;= 'h3;
1575       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[8]) acpu_t_rwm_1p  &lt;= wdat_i[8:6];  
                        MISSING_ELSE
1576                    
1577                    always @(posedge clk or negedge rst_n)
1578       2/2              if (!rst_n)                                       acpu_t_rwm_dp  &lt;= 'h3;
1579       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[5]) acpu_t_rwm_dp  &lt;= wdat_i[5:3];                  
                        MISSING_ELSE
1580                    
1581                    always @(posedge clk or negedge rst_n)
1582       2/2              if (!rst_n)                                       acpu_t_rwm_sp  &lt;= 'h3;
1583       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[2]) acpu_t_rwm_sp  &lt;= wdat_i[2:0];  
                        MISSING_ELSE
1584                    
1585                    assign  acpu_mem_margin_ctl = rg_acpu_mem_margin_ctl;   
1586                    
1587                    
1588                    //*****************************************************************************
1589                    //              Register memss_mem_margin
1590                    //              offset   0xE4
1591                    //  Location    Attribute   Field Name
1592                    //
1593                    //  [31:18]     Rsvd
1594                    //  [ 17: 15]   R/W         T_DLY_SP
1595                    //  [ 14: 12]   R/W         T_RM_ROM
1596                    //  [ 11: 9]    R/W         T_RWM_2P
1597                    //  [ 8: 6]     R/W         T_RWM_1P
1598                    //  [ 5: 3]     R/W         T_RWM_DP      
1599                    //  [ 2: 0]     R/W         T_RWM_SP
1600                    //*****************************************************************************
1601                    logic [2:0] memss_t_dly_sp;
1602                    logic [2:0] memss_t_rm_rom;
1603                    logic [2:0] memss_t_rwm_2p;
1604                    logic [2:0] memss_t_rwm_1p;
1605                    logic [2:0] memss_t_rwm_dp;
1606                    logic [2:0] memss_t_rwm_sp;
1607                    
1608                    assign rg_memss_mem_margin_ctl = {
1609                                                 14'h0,
1610                                                 memss_t_dly_sp,
1611                                                 memss_t_rm_rom,
1612                                                 memss_t_rwm_2p,
1613                                                 memss_t_rwm_1p,
1614                                                 memss_t_rwm_dp,
1615                                                 memss_t_rwm_sp
1616                                                 }; 
1617                    
1618                    
1619                    always @(posedge clk or negedge rst_n)
1620       2/2              if (!rst_n)                                        memss_t_dly_sp  &lt;= 'h0;
1621       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[17]) memss_t_dly_sp  &lt;= wdat_i[17:15];  
                        MISSING_ELSE
1622                    
1623                    always @(posedge clk or negedge rst_n)
1624       2/2              if (!rst_n)                                       memss_t_rm_rom  &lt;= 'h3;
1625       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[14]) memss_t_rm_rom  &lt;= wdat_i[14:12];  
                        MISSING_ELSE
1626                    
1627                    always @(posedge clk or negedge rst_n)
1628       2/2              if (!rst_n)                                       memss_t_rwm_2p  &lt;= 'h3;
1629       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[11]) memss_t_rwm_2p  &lt;= wdat_i[11:9];  
                        MISSING_ELSE
1630                    
1631                    always @(posedge clk or negedge rst_n)
1632       2/2              if (!rst_n)                                       memss_t_rwm_1p  &lt;= 'h3;
1633       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[8]) memss_t_rwm_1p  &lt;= wdat_i[8:6];  
                        MISSING_ELSE
1634                    
1635                    always @(posedge clk or negedge rst_n)
1636       2/2              if (!rst_n)                                       memss_t_rwm_dp  &lt;= 'h3;
1637       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[5]) memss_t_rwm_dp  &lt;= wdat_i[5:3];                  
                        MISSING_ELSE
1638                    
1639                    always @(posedge clk or negedge rst_n)
1640       2/2              if (!rst_n)                                       memss_t_rwm_sp  &lt;= 'h3;
1641       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[2]) memss_t_rwm_sp  &lt;= wdat_i[2:0];  
                        MISSING_ELSE
1642                    
1643                    assign  memss_mem_margin_ctl = rg_memss_mem_margin_ctl;   
1644                    
1645                    
1646                    //*****************************************************************************
1647                    //              Register cfgss_mem_margin
1648                    //              offset   0xE8
1649                    //  Location    Attribute   Field Name
1650                    //
1651                    //  [31:18]     Rsvd
1652                    //  [ 17: 15]   R/W         T_DLY_SP
1653                    //  [ 14: 12]   R/W         T_RM_ROM
1654                    //  [ 11: 9]    R/W         T_RWM_2P
1655                    //  [ 8: 6]     R/W         T_RWM_1P
1656                    //  [ 5: 3]     R/W         T_RWM_DP      
1657                    //  [ 2: 0]     R/W         T_RWM_SP
1658                    //*****************************************************************************
1659                    logic [2:0] cfgss_t_dly_sp;
1660                    logic [2:0] cfgss_t_rm_rom;
1661                    logic [2:0] cfgss_t_rwm_2p;
1662                    logic [2:0] cfgss_t_rwm_1p;
1663                    logic [2:0] cfgss_t_rwm_dp;
1664                    logic [2:0] cfgss_t_rwm_sp;
1665                    
1666                    assign rg_cfgss_mem_margin_ctl = {
1667                                                 14'h0,
1668                                                 cfgss_t_dly_sp,
1669                                                 cfgss_t_rm_rom,
1670                                                 cfgss_t_rwm_2p,
1671                                                 cfgss_t_rwm_1p,
1672                                                 cfgss_t_rwm_dp,
1673                                                 cfgss_t_rwm_sp
1674                                                 }; 
1675                    
1676                    
1677                    always @(posedge clk or negedge rst_n)
1678       2/2              if (!rst_n)                                        cfgss_t_dly_sp  &lt;= 'h0;
1679       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[17]) cfgss_t_dly_sp  &lt;= wdat_i[17:15];  
                        MISSING_ELSE
1680                    
1681                    always @(posedge clk or negedge rst_n)
1682       2/2              if (!rst_n)                                       cfgss_t_rm_rom  &lt;= 'h3;
1683       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[14]) cfgss_t_rm_rom  &lt;= wdat_i[14:12];  
                        MISSING_ELSE
1684                    
1685                    always @(posedge clk or negedge rst_n)
1686       2/2              if (!rst_n)                                       cfgss_t_rwm_2p  &lt;= 'h3;
1687       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[11]) cfgss_t_rwm_2p  &lt;= wdat_i[11:9];  
                        MISSING_ELSE
1688                    
1689                    always @(posedge clk or negedge rst_n)
1690       2/2              if (!rst_n)                                       cfgss_t_rwm_1p  &lt;= 'h3;
1691       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[8]) cfgss_t_rwm_1p  &lt;= wdat_i[8:6];  
                        MISSING_ELSE
1692                    
1693                    always @(posedge clk or negedge rst_n)
1694       2/2              if (!rst_n)                                       cfgss_t_rwm_dp  &lt;= 'h3;
1695       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[5]) cfgss_t_rwm_dp  &lt;= wdat_i[5:3];                  
                        MISSING_ELSE
1696                    
1697                    always @(posedge clk or negedge rst_n)
1698       2/2              if (!rst_n)                                       cfgss_t_rwm_sp  &lt;= 'h3;
1699       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[2]) cfgss_t_rwm_sp  &lt;= wdat_i[2:0]; 
                        MISSING_ELSE
1700                    
1701                    assign  cfgss_mem_margin_ctl = rg_cfgss_mem_margin_ctl;   
1702                    
1703                    
1704                    
1705                    //*****************************************************************************
1706                    //              Register rg_pads_mc_sr_ctl
1707                    //              offset   0xEC
1708                    //  Location    Attribute   Field Name
1709                    //
1710                    //  [31:30]     R/W         spare_fileds
1711                    //  [29:25]     R/W         gbe_pads_ctl
1712                    //  [24:20]     R/W         gpioc_pads_ctl
1713                    //  [19:15]     R/W         gpiob_pads_ctl
1714                    //  [14:10]     R/W         gpioa_pads_ctl 
1715                    //  [ 9: 5]     R/W         jtag_pads_ctl 
1716                    //  [ 4: 0]     R/W         system_pads_ctl 
1717                    //*****************************************************************************
1718                    assign rg_pads_mc_sr_ctl = {
1719                                            spare_fileds,
1720                                            gbe_pads_ctl,
1721                                            gpioc_pads_ctl,
1722                                            gpiob_pads_ctl,
1723                                            gpioa_pads_ctl,
1724                                            jtag_pads_ctl,
1725                                            system_pads_ctl
1726                                                 }; 
1727                    
1728                    always @(posedge clk or negedge rst_n)
1729       2/2              if (!rst_n)                                   spare_fileds &lt;= 2'h0;
1730       <font color = "red">1/2     ==>      else if (rg_pads_mc_sr_ctl_wreq &amp; wstr_b[31]) spare_fileds &lt;= wdat_i[31:30];</font>
                        MISSING_ELSE
1731                    
1732                    always @(posedge clk or negedge rst_n)
1733       2/2              if (!rst_n)                                   gbe_pads_ctl &lt;= 5'h3;
1734       <font color = "red">1/2     ==>      else if (rg_pads_mc_sr_ctl_wreq &amp; wstr_b[30]) gbe_pads_ctl &lt;= wdat_i[30:25];</font>
                        MISSING_ELSE
1735                    
1736                    always @(posedge clk or negedge rst_n)
1737       2/2              if (!rst_n)                                   gpioc_pads_ctl &lt;= 5'h3;
1738       <font color = "red">1/2     ==>      else if (rg_pads_mc_sr_ctl_wreq &amp; wstr_b[24]) gpioc_pads_ctl &lt;= wdat_i[24:20];    </font>
                        MISSING_ELSE
1739                    
1740                    always @(posedge clk or negedge rst_n)
1741       2/2              if (!rst_n)                                   gpiob_pads_ctl &lt;= 5'h3;
1742       <font color = "red">1/2     ==>      else if (rg_pads_mc_sr_ctl_wreq &amp; wstr_b[19]) gpiob_pads_ctl &lt;= wdat_i[19:15];</font>
                        MISSING_ELSE
1743                    
1744                    always @(posedge clk or negedge rst_n)
1745       2/2              if (!rst_n)                                   gpioa_pads_ctl  &lt;= 5'h3;
1746       <font color = "red">1/2     ==>      else if (rg_pads_mc_sr_ctl_wreq &amp; wstr_b[14]) gpioa_pads_ctl  &lt;= wdat_i[14:10];</font>
                        MISSING_ELSE
1747                    
1748                    always @(posedge clk or negedge rst_n)
1749       2/2              if (!rst_n)                                   jtag_pads_ctl  &lt;= 5'h3;
1750       <font color = "red">1/2     ==>      else if (rg_pads_mc_sr_ctl_wreq &amp; wstr_b[9])  jtag_pads_ctl  &lt;= wdat_i[9:5];</font>
                        MISSING_ELSE
1751                    
1752                    always @(posedge clk or negedge rst_n)
1753       2/2              if (!rst_n)                                   system_pads_ctl  &lt;= 5'h3;
1754       <font color = "red">1/2     ==>      else if (rg_pads_mc_sr_ctl_wreq &amp; wstr_b[4])  system_pads_ctl  &lt;= wdat_i[4:0];</font>
                        MISSING_ELSE
1755                    
1756                    //*****************************************************************************
1757                    //              Register rg_spare
1758                    //              offset   0xC0
1759                    //  Location    Attribute   Field Name
1760                    //     
1761                    //  [ 31: 0]     R/W         spare_reg
1762                    //*****************************************************************************
1763                    
1764                    
1765                    assign rg_spare = {
1766                                           spare_reg
1767                                           }; 
1768                    
1769                    always @(posedge clk or negedge rst_n)
1770       2/2              if (!rst_n)                      spare_reg  &lt;= 32'h0;
1771       <font color = "red">1/2     ==>      else if (rg_spare_wreq &amp; wstr_b[31]) spare_reg  &lt;= wdat_i;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1289.html" >soc_scu_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>122</td><td>117</td><td>95.90</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>122</td><td>117</td><td>95.90</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 EXPRESSION 
 Number  Term
      1  rg_idrev_rreq ? rg_idrev : (rg_sw_rst_control_rreq ? rg_sw_rst_control : (rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_sw_rst_control_rreq ? rg_sw_rst_control : (rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION 
 Number  Term
      1  rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0)))
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION (rg_pads_mc_sr_ctl_rreq ? rg_pads_mc_sr_ctl : (rg_spare_rreq ? rg_spare : 32'b0))
                 -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       397
 SUB-EXPRESSION (rg_spare_rreq ? rg_spare : 32'b0)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1289.html" >soc_scu_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">134</td>
<td class="rt">96</td>
<td class="rt">71.64 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1630</td>
<td class="rt">1226</td>
<td class="rt">75.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">815</td>
<td class="rt">614</td>
<td class="rt">75.34 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">815</td>
<td class="rt">612</td>
<td class="rt">75.09 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">134</td>
<td class="rt">96</td>
<td class="rt">71.64 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">1630</td>
<td class="rt">1226</td>
<td class="rt">75.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">815</td>
<td class="rt">614</td>
<td class="rt">75.34 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">815</td>
<td class="rt">612</td>
<td class="rt">75.09 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_por</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[44:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[58:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[6:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[43:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[58:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>emac_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga1_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga0_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>per_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div3[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div3[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_disable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_control[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[30:0][2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_mask[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_mask[11:10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_mask[14:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_mask[30:15]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_wdt_irq_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_wdt_irq_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcb_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi1_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi0_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb0_cral[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb1_cral[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb2_cral[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb3_cral[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb0_crar[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb1_crar[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb2_crar[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb3_crar[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rev_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>chip_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vendor_id[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sram_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pufcc_rng_fre_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pufcc_rng_fre_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pufcc_rng_fre_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_wakeup</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_vbusfault</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_tsmode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_tmodecustom</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_tmodeselcustom[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_pll_bypass</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_biston</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistmodesel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistmodeen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistcomplete</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterror</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterrorcount[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterrorcount[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bootm[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wdt_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_clk_sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_clk_sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_clk_sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_clk_sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_wdt_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_wdt_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cal[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ib_cop[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bgr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsv[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clr_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pit_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_rst_vector[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_mem_margin_ctl[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_mem_margin_ctl[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>memss_mem_margin_ctl[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>memss_mem_margin_ctl[17:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>memss_mem_margin_ctl[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cfgss_mem_margin_ctl[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cfgss_mem_margin_ctl[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>system_pads_ctl[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_pads_ctl[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpioa_pads_ctl[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpiob_pads_ctl[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpioc_pads_ctl[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gbe_pads_ctl[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spare_fileds[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spare_reg[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1289.html" >soc_scu_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">650</td>
<td class="rt">632</td>
<td class="rt">97.23 </td>
</tr><tr class="s9">
<td>TERNARY</td>
<td class="rt">397</td>
<td class="rt">62</td>
<td class="rt">57</td>
<td class="rt">91.94 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">460</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">466</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">471</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">529</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">533</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">537</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">545</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">549</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">553</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">557</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">561</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">608</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">616</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">621</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">625</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">630</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">634</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">638</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">642</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">646</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">650</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">683</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">687</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">691</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">700</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">704</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">708</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">732</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">740</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">745</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">771</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">775</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">779</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">784</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">788</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">812</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">859</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">864</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">868</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">872</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">913</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">921</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">925</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">929</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">933</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">937</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">941</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">945</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">949</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">953</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">957</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">961</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">985</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">990</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1017</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1021</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1075</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1079</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1083</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1087</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1091</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1099</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1133</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1137</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1167</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1171</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1175</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1179</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1203</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1207</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1257</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1261</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1265</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1269</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1273</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1304</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1308</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1312</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1316</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1340</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1394</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1402</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1406</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1410</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1414</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1433</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1458</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1462</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1466</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1470</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1496</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1500</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1504</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1508</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1526</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1562</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1566</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1570</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1574</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1578</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1582</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1620</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1624</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1628</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1632</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1636</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1640</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1678</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1682</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1686</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1690</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1694</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1698</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1729</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1733</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1737</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1741</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1745</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1749</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1753</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1770</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1035</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1039</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
397        assign rg_rdat_mux = (rg_idrev_rreq)                   ? rg_idrev :
                                                                  <font color = "green">-1-</font>  
                                                                  <font color = "green">==></font>  
398                             (rg_sw_rst_control_rreq)          ? rg_sw_rst_control :
                                                                  <font color = "green">-2-</font>  
                                                                  <font color = "green">==></font>  
399                             (rg_pll_config_0_rreq)            ? rg_pll_config_0 :
                                                                  <font color = "green">-3-</font>  
                                                                  <font color = "green">==></font>  
400                             (rg_pll_config_1_rreq)            ? rg_pll_config_1 :
                                                                  <font color = "green">-4-</font>  
                                                                  <font color = "green">==></font>  
401                             (rg_pll_config_2_rreq)            ? rg_pll_config_2 :
                                                                  <font color = "green">-5-</font>  
                                                                  <font color = "green">==></font>  
402                             (rg_pll_config_3_rreq)            ? rg_pll_config_3 :
                                                                  <font color = "green">-6-</font>  
                                                                  <font color = "green">==></font>  
403                             (rg_pll_config_4_rreq)            ? rg_pll_config_4 :
                                                                  <font color = "green">-7-</font>  
                                                                  <font color = "green">==></font>  
404                             (rg_pll_status_rreq)              ? rg_pll_status :
                                                                  <font color = "red">-8-</font>  
                                                                  <font color = "red">==></font>  
405                             (rg_divider_conctrol_rreq)        ? rg_divider_conctrol :
                                                                  <font color = "red">-9-</font>  
                                                                  <font color = "red">==></font>  
406                             (rg_gating_control_rreq)          ? rg_gating_control :
                                                                  <font color = "green">-10-</font>  
                                                                  <font color = "green">==></font>  
407                             (rg_debug_control_rreq)           ? rg_debug_control :
                                                                  <font color = "green">-11-</font>  
                                                                  <font color = "green">==></font>  
408                             (rg_irq_mask_map_control_rreq[0]) ? rg_irq_mask_map_control[0]:
                                                                  <font color = "green">-12-</font>  
                                                                  <font color = "green">==></font>  
409                             (rg_irq_mask_map_control_rreq[1]) ? rg_irq_mask_map_control[1]:
                                                                  <font color = "green">-13-</font>  
                                                                  <font color = "green">==></font>  
410                             (rg_irq_mask_map_control_rreq[2]) ? rg_irq_mask_map_control[2]:
                                                                  <font color = "green">-14-</font>  
                                                                  <font color = "green">==></font>  
411                             (rg_irq_mask_map_control_rreq[3]) ? rg_irq_mask_map_control[3]:
                                                                  <font color = "green">-15-</font>  
                                                                  <font color = "green">==></font>  
412                             (rg_irq_mask_map_control_rreq[4]) ? rg_irq_mask_map_control[4]:
                                                                  <font color = "green">-16-</font>  
                                                                  <font color = "green">==></font>  
413                             (rg_irq_mask_map_control_rreq[5]) ? rg_irq_mask_map_control[5]:
                                                                  <font color = "green">-17-</font>  
                                                                  <font color = "green">==></font>  
414                             (rg_irq_mask_map_control_rreq[6]) ? rg_irq_mask_map_control[6]:
                                                                  <font color = "green">-18-</font>  
                                                                  <font color = "green">==></font>  
415                             (rg_irq_mask_map_control_rreq[7]) ? rg_irq_mask_map_control[7]:
                                                                  <font color = "green">-19-</font>  
                                                                  <font color = "green">==></font>  
416                             (rg_irq_mask_map_control_rreq[8]) ? rg_irq_mask_map_control[8]:
                                                                  <font color = "green">-20-</font>  
                                                                  <font color = "green">==></font>  
417                             (rg_irq_mask_map_control_rreq[9]) ? rg_irq_mask_map_control[9]:
                                                                  <font color = "green">-21-</font>  
                                                                  <font color = "green">==></font>  
418                             (rg_irq_mask_map_control_rreq[10])? rg_irq_mask_map_control[10]:
                                                                  <font color = "green">-22-</font>  
                                                                  <font color = "green">==></font>  
419                             (rg_irq_mask_map_control_rreq[11])? rg_irq_mask_map_control[11]:
                                                                  <font color = "green">-23-</font>  
                                                                  <font color = "green">==></font>  
420                             (rg_irq_mask_map_control_rreq[12])? rg_irq_mask_map_control[12]:
                                                                  <font color = "green">-24-</font>  
                                                                  <font color = "green">==></font>  
421                             (rg_irq_mask_map_control_rreq[13])? rg_irq_mask_map_control[13]:
                                                                  <font color = "green">-25-</font>  
                                                                  <font color = "green">==></font>  
422                             (rg_irq_mask_map_control_rreq[14])? rg_irq_mask_map_control[14]:
                                                                  <font color = "green">-26-</font>  
                                                                  <font color = "green">==></font>  
423                             (rg_irq_mask_map_control_rreq[15])? rg_irq_mask_map_control[15]:
                                                                  <font color = "green">-27-</font>  
                                                                  <font color = "green">==></font>  
424                             (rg_irq_mask_map_control_rreq[16])? rg_irq_mask_map_control[16]:
                                                                  <font color = "green">-28-</font>  
                                                                  <font color = "green">==></font>  
425                             (rg_irq_mask_map_control_rreq[17])? rg_irq_mask_map_control[17]:
                                                                  <font color = "green">-29-</font>  
                                                                  <font color = "green">==></font>  
426                             (rg_irq_mask_map_control_rreq[18])? rg_irq_mask_map_control[18]:
                                                                  <font color = "green">-30-</font>  
                                                                  <font color = "green">==></font>  
427                             (rg_irq_mask_map_control_rreq[19])? rg_irq_mask_map_control[19]:
                                                                  <font color = "green">-31-</font>  
                                                                  <font color = "green">==></font>  
428                             (rg_irq_mask_map_control_rreq[20])? rg_irq_mask_map_control[20]:
                                                                  <font color = "green">-32-</font>  
                                                                  <font color = "green">==></font>  
429                             (rg_irq_mask_map_control_rreq[21])? rg_irq_mask_map_control[21]:
                                                                  <font color = "green">-33-</font>  
                                                                  <font color = "green">==></font>  
430                             (rg_irq_mask_map_control_rreq[22])? rg_irq_mask_map_control[22]:
                                                                  <font color = "green">-34-</font>  
                                                                  <font color = "green">==></font>  
431                             (rg_irq_mask_map_control_rreq[23])? rg_irq_mask_map_control[23]:
                                                                  <font color = "green">-35-</font>  
                                                                  <font color = "green">==></font>  
432                             (rg_irq_mask_map_control_rreq[24])? rg_irq_mask_map_control[24]:
                                                                  <font color = "green">-36-</font>  
                                                                  <font color = "green">==></font>  
433                             (rg_irq_mask_map_control_rreq[25])? rg_irq_mask_map_control[25]:
                                                                  <font color = "green">-37-</font>  
                                                                  <font color = "green">==></font>  
434                             (rg_irq_mask_map_control_rreq[26])? rg_irq_mask_map_control[26]:
                                                                  <font color = "green">-38-</font>  
                                                                  <font color = "green">==></font>  
435                             (rg_irq_mask_map_control_rreq[27])? rg_irq_mask_map_control[27]:
                                                                  <font color = "green">-39-</font>  
                                                                  <font color = "green">==></font>  
436                             (rg_irq_mask_map_control_rreq[28])? rg_irq_mask_map_control[28]:
                                                                  <font color = "green">-40-</font>  
                                                                  <font color = "green">==></font>  
437                             (rg_irq_mask_map_control_rreq[29])? rg_irq_mask_map_control[29]:
                                                                  <font color = "green">-41-</font>  
                                                                  <font color = "green">==></font>  
438                             (rg_irq_mask_map_control_rreq[30])? rg_irq_mask_map_control[30]:
                                                                  <font color = "green">-42-</font>  
                                                                  <font color = "green">==></font>  
439                             (rg_irq_mask_map_control_rreq[31])? rg_irq_mask_map_control[31]: 
                                                                  <font color = "green">-43-</font>  
                                                                  <font color = "green">==></font>  
440                             (rg_isolation_control_rreq)       ? rg_isolation_control :
                                                                  <font color = "green">-44-</font>  
                                                                  <font color = "green">==></font>  
441                             (rg_bootstrap_status_rreq)        ? rg_bootstrap_status : 
                                                                  <font color = "green">-45-</font>  
                                                                  <font color = "green">==></font>  
442                             (rg_main_divider_conctrol_rreq)   ? rg_main_divider_conctrol :
                                                                  <font color = "red">-46-</font>  
                                                                  <font color = "red">==></font>  
443                             (rg_pufcc_rreq)                   ? rg_pufcc :
                                                                  <font color = "green">-47-</font>  
                                                                  <font color = "green">==></font>  
444                             (rg_usb_ctrl_rreq)                ? rg_usb_ctrl :
                                                                  <font color = "green">-48-</font>  
                                                                  <font color = "green">==></font>  
445                             (rg_fpga_pll_clk_sel_rreq)        ? rg_fpga_pll_clk_sel :
                                                                  <font color = "green">-49-</font>  
                                                                  <font color = "green">==></font>  
446                             (rg_wdt_pause_rreq)               ? rg_wdt_pause :                     
                                                                  <font color = "green">-50-</font>  
                                                                  <font color = "green">==></font>  
447                             (rg_ddr_mode_rreq)                ? rg_ddr_mode : 
                                                                  <font color = "green">-51-</font>  
                                                                  <font color = "green">==></font>  
448                             (rg_osc_ctl_rreq)                 ? rg_osc_ctl : 
                                                                  <font color = "green">-52-</font>  
                                                                  <font color = "green">==></font>  
449                             (rg_pit_pause_rreq)               ? rg_pit_pause : 
                                                                  <font color = "green">-53-</font>  
                                                                  <font color = "green">==></font>  
450                             (rg_sram_ctl0_rreq)                ? rg_sram_ctl0 : 
                                                                   <font color = "green">-54-</font>  
                                                                   <font color = "green">==></font>  
451                             (rg_sram_ctl1_rreq)                ? rg_sram_ctl1 : 
                                                                   <font color = "green">-55-</font>  
                                                                   <font color = "green">==></font>  
452                             (rg_acpu_rst_vector_rreq)         ? rg_acpu_rst_vector : 
                                                                  <font color = "green">-56-</font>  
                                                                  <font color = "green">==></font>  
453                             (rg_acpu_mem_margin_ctl_rreq)     ? rg_acpu_mem_margin_ctl : 
                                                                  <font color = "green">-57-</font>  
                                                                  <font color = "green">==></font>  
454                             (rg_memss_mem_margin_ctl_rreq)    ? rg_memss_mem_margin_ctl : 
                                                                  <font color = "green">-58-</font>  
                                                                  <font color = "green">==></font>  
455                             (rg_cfgss_mem_margin_ctl_rreq)    ? rg_cfgss_mem_margin_ctl : 
                                                                  <font color = "green">-59-</font>  
                                                                  <font color = "green">==></font>  
456                             (rg_pads_mc_sr_ctl_rreq)          ? rg_pads_mc_sr_ctl :
                                                                  <font color = "red">-60-</font>  
                                                                  <font color = "red">==></font>  
457                             (rg_spare_rreq)                   ? rg_spare : 32'h0;
                                                                  <font color = "red">-61-</font>  
                                                                  <font color = "red">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>Branch</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td>(1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(2)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(3)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(4)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(5)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(6)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(7)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(8)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(9)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(12)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(14)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(15)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(17)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(19)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(21)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(22)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(23)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(24)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(25)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(26)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(27)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(28)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(29)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(31)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(33)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(34)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(35)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(36)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(37)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(38)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(41)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(43)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(45)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(46)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(47)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(50)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(51)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(52)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(54)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(55)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(56)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(57)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(58)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(!58)->(59)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(!58)->(!59)->(60)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(!58)->(!59)->(!60)->(61)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(!58)->(!59)->(!60)->(!61)</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
460            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
461            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
466            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
467            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
471            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
472            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
529            if (!rst_n)                                   dma_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
530            else if (rg_sw_rst_control_wreq & wstr_b[10]) dma_rstn  <= wdat_i[10];                           
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
533            if (!rst_n)                                  emac_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
534            else if (rg_sw_rst_control_wreq & wstr_b[9]) emac_rstn  <= wdat_i[9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
537            if (!rst_n)                                  usb_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
538            else if (rg_sw_rst_control_wreq & wstr_b[8]) usb_rstn <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
541            if (!rst_n)                                  ddr_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
542            else if (rg_sw_rst_control_wreq & wstr_b[7]) ddr_rstn  <= wdat_i[7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545            if (!rst_n)                                  fpga1_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
546            else if (rg_sw_rst_control_wreq & wstr_b[6]) fpga1_rstn  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
549            if (!rst_n)                                  fpga0_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
550            else if (rg_sw_rst_control_wreq & wstr_b[5]) fpga0_rstn  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
553            if (!rst_n)                                  per_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
554            else if (rg_sw_rst_control_wreq & wstr_b[4]) per_rstn  <= wdat_i[4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
557            if (!rst_n)                                  acpu_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
558            else if (rg_sw_rst_control_wreq & wstr_b[3]) acpu_rstn  <= wdat_i[3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
561            if (!rst_n_por)begin
               <font color = "green">-1-</font>  
562                system_rstn        <= 1'b0;
           <font color = "green">        ==></font>
563                status_system_rstn <= 1'b0;
564            end    
565            else if (rg_sw_rst_control_wreq & wstr_b[0]) begin
                    <font color = "green">-2-</font>  
566                system_rstn        <= wdat_i[0];
           <font color = "green">        ==></font>
567                status_system_rstn <= ~wdat_i[0];
568            end    
569            else if (deassert_system_rstn) begin
                    <font color = "green">-3-</font>  
570                system_rstn  <= 1'b1;
           <font color = "green">        ==></font>
571            end    
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
608            if (!rst_n_por)rg_pll_config_0_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
609            else           rg_pll_config_0_wreq_ff  <= rg_pll_config_0_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
612            if (!rst_n_por)                             rg_pll_config_0_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
613            else if (rg_pll_config_0_wreq & wstr_b[31]) rg_pll_config_0_wdat_ff  <= wdat_i[31];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
616            if (!rst_n_por)                                                                       pll_config_0_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
617            else if (!rg_pll_config_0_wreq & rg_pll_config_0_wreq_ff)                             pll_config_0_we  <= rg_pll_config_0_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
618            else if (pll_config_0_we & !rg_pll_config_0_wreq & rg_pll_config_0_wreq_ff & |wstr_b) pll_config_0_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
621            if (!rst_n_por)                                               dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
622            else if (rg_pll_config_0_wreq & wstr_b[27] & pll_config_0_we) dskewcalin  <= wdat_i[27:16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
625            if (!rst_n)                                                  pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
626            else if(clr_pllen)                                           pllen  <= 1'b1;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
627            else if (rg_pll_config_0_wreq & wstr_b[8] & pll_config_0_we) pllen  <= wdat_i[8];
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
630            if (!rst_n_por)                                              dsmen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
631            else if (rg_pll_config_0_wreq & wstr_b[7] & pll_config_0_we) dsmen  <= wdat_i[7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
634            if (!rst_n_por)                                              dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
635            else if (rg_pll_config_0_wreq & wstr_b[6] & pll_config_0_we) dskewfastcal  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
638            if (!rst_n_por)                                              dskewcalen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
639            else if (rg_pll_config_0_wreq & wstr_b[5] & pll_config_0_we) dskewcalen  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
642            if (!rst_n_por)                                              dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
643            else if (rg_pll_config_0_wreq & wstr_b[4] & pll_config_0_we) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
646            if (!rst_n_por)                                              dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
647            else if (rg_pll_config_0_wreq & wstr_b[1] & pll_config_0_we) dskewcalbyp  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
650            if (!rst_n_por)                                              dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
651            else if (rg_pll_config_0_wreq & wstr_b[0] & pll_config_0_we) dacen  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
683            if (!rst_n_por)rg_pll_config_1_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
684            else           rg_pll_config_1_wreq_ff  <= rg_pll_config_1_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
687            if (!rst_n_por)                             rg_pll_config_1_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
688            else if (rg_pll_config_1_wreq & wstr_b[31]) rg_pll_config_1_wdat_ff  <= wdat_i[31];                           
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
691            if (!rst_n_por)                                                                       pll_config_1_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
692            else if (!rg_pll_config_1_wreq & rg_pll_config_1_wreq_ff)                             pll_config_1_we  <= rg_pll_config_1_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
693            else if (pll_config_1_we & !rg_pll_config_1_wreq & rg_pll_config_1_wreq_ff & |wstr_b) pll_config_1_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
696            if (!rst_n_por)                                               refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
697            else if (rg_pll_config_1_wreq & wstr_b[21] & pll_config_1_we) refdiv  <= wdat_i[21:16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
700            if (!rst_n_por)                                               foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
701            else if (rg_pll_config_1_wreq & wstr_b[13] & pll_config_1_we) foutvcoen  <= wdat_i[13];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
704            if (!rst_n_por)                                               foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
705            else if (rg_pll_config_1_wreq & wstr_b[12] & pll_config_1_we) foutvcobyp  <= wdat_i[12:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
708            if (!rst_n_por)                                               fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
709            else if (rg_pll_config_1_wreq & wstr_b[3] & pll_config_1_we)  fouten  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
732            if (!rst_n_por) rg_pll_config_2_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
733            else            rg_pll_config_2_wreq_ff  <= rg_pll_config_2_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
736            if (!rst_n_por)                                 rg_pll_config_2_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
737            else if (rg_pll_config_2_wreq & wstr_b[31])     rg_pll_config_2_wdat_ff  <= wdat_i[31];                     
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
740            if (!rst_n_por)                                                                           pll_config_2_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
741            else if (!rg_pll_config_2_wreq & rg_pll_config_2_wreq_ff )                                pll_config_2_we  <= rg_pll_config_2_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
742            else if (pll_config_2_we & !rg_pll_config_2_wreq & rg_pll_config_2_wreq_ff & |wstr_b)     pll_config_2_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
745            if (!rst_n_por)                                                   frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
746            else if (rg_pll_config_2_wreq & wstr_b[23] & pll_config_2_we)     frac  <= wdat_i[23:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
771            if (!rst_n_por) rg_pll_config_3_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
772            else            rg_pll_config_3_wreq_ff  <= rg_pll_config_3_wreq;                         
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
775            if (!rst_n_por)                                 rg_pll_config_3_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
776            else if (rg_pll_config_3_wreq & wstr_b[31])     rg_pll_config_3_wdat_ff  <= wdat_i[31];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
779            if (!rst_n_por)                                                                           pll_config_3_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
780            else if (!rg_pll_config_3_wreq & rg_pll_config_3_wreq_ff)                                 pll_config_3_we  <= rg_pll_config_3_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
781            else if (pll_config_3_we & !rg_pll_config_3_wreq & rg_pll_config_3_wreq_ff & |wstr_b)     pll_config_3_we  <= 1'h0;    
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
784            if (!rst_n_por)                                                  postdiv1  <= 4'hF;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
785            else if (rg_pll_config_3_wreq & wstr_b[7] & pll_config_3_we)     postdiv1  <= wdat_i[7:4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
788            if (!rst_n_por)                                                  postdiv0  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
789            else if (rg_pll_config_3_wreq & wstr_b[3] & pll_config_3_we)     postdiv0  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
812            if (!rst_n_por)                                        fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
813            else if (rg_pll_config_4_wreq & wstr_b[11] & fbdiv_we) fbdiv  <= wdat_i[11:0];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
859            if (!rst_n_por)                                     div3  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
860            else if (rg_divider_conctrol_wreq & wstr_b[27]) div3  <= wdat_i[27:24];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
864            if (!rst_n_por)                                 div1_bypass  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
865            else if (rg_divider_conctrol_wreq & wstr_b[12]) div1_bypass  <= wdat_i[12];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
868            if (!rst_n_por)                                     div1  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
869            else if (rg_divider_conctrol_wreq & wstr_b[11]) div1  <= wdat_i[11:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
872            if (!rst_n_por)                                    div0  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
873            else if (rg_divider_conctrol_wreq & wstr_b[3]) div0  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
913            if (!rst_n)                                   pscc_xtal_cg <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
914            else if (rg_gating_control_wreq & wstr_b[12]) pscc_xtal_cg <= wdat_i[12];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
917            if (!rst_n)                                   ddr_cfg_ctl_cg <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
918            else if (rg_gating_control_wreq & wstr_b[11]) ddr_cfg_ctl_cg <= wdat_i[11];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
921            if (!rst_n)                                   usb_ctl_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
922            else if (rg_gating_control_wreq & wstr_b[10]) usb_ctl_cg  <= wdat_i[10];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
925            if (!rst_n)                                  ddr_ctl_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
926            else if (rg_gating_control_wreq & wstr_b[9]) ddr_ctl_cg  <= wdat_i[9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
929            if (!rst_n)                                  ddr_phy_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
930            else if (rg_gating_control_wreq & wstr_b[8]) ddr_phy_cg  <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
933            if (!rst_n)                                  gpt_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
934            else if (rg_gating_control_wreq & wstr_b[7]) gpt_cg  <= wdat_i[7];    
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
937            if (!rst_n)                                  gpio_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
938            else if (rg_gating_control_wreq & wstr_b[6]) gpio_cg  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
941            if (!rst_n)                                  uart_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
942            else if (rg_gating_control_wreq & wstr_b[5]) uart_cg  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
945            if (!rst_n)                                  i2c_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
946            else if (rg_gating_control_wreq & wstr_b[4]) i2c_cg  <= wdat_i[4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
949            if (!rst_n)                                  qspi_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
950            else if (rg_gating_control_wreq & wstr_b[3]) qspi_cg  <= wdat_i[3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
953            if (!rst_n)                                  bcpu_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
954            else if (rg_gating_control_wreq & wstr_b[2]) bcpu_cg  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
957            if (!rst_n)                                  sys_dma_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
958            else if (rg_gating_control_wreq & wstr_b[1]) sys_dma_cg  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
961            if (!rst_n)                                  acpu_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
962            else if (rg_gating_control_wreq & wstr_b[0]) acpu_cg  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
985            if (!rst_n_por)                              jtag_disable_otp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
986            else if (rg_debug_control_wreq & wstr_b[31]) jtag_disable_otp  <= 1'b1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
990            if (!rst_n)                                                      jtag_disable  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
991            else if (rg_debug_control_wreq & wstr_b[31] & ~jtag_disable_otp) jtag_disable  <= wdat_i[31];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
996            if (!rst_n)                                 jtag_control  <= 2'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
997            else if (rg_debug_control_wreq & wstr_b[1]) jtag_control  <= wdat_i[1:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1017           if (!rst_n)                                            acpu_wdt_irq_mask  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1018           else if (rg_irq_mask_map_control_wreq[0] & wstr_b[16]) acpu_wdt_irq_mask  <= wdat_i[16];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1021           if (!rst_n)                                           bcpu_wdt_irq_mask  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1022           else if (rg_irq_mask_map_control_wreq[0] & wstr_b[0]) bcpu_wdt_irq_mask  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1075           if (!rst_n)                                      dma_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1076           else if (rg_isolation_control_wreq & wstr_b[24]) dma_isolation_ctl  <= wdat_i[24];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1079           if (!rst_n)                                      irq_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1080           else if (rg_isolation_control_wreq & wstr_b[16]) irq_isolation_ctl  <= wdat_i[16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1083           if (!rst_n)                                     fcb_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1084           else if (rg_isolation_control_wreq & wstr_b[8]) fcb_isolation_ctl  <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1087           if (!rst_n)                                     gpio_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1088           else if (rg_isolation_control_wreq & wstr_b[3]) gpio_isolation_ctl  <= wdat_i[3];    
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1091           if (!rst_n)                                     ahb_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1092           else if (rg_isolation_control_wreq & wstr_b[2]) ahb_isolation_ctl  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1095           if (!rst_n)                                     axi1_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1096           else if (rg_isolation_control_wreq & wstr_b[1]) axi1_isolation_ctl  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1099           if (!rst_n)                                     axi0_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1100           else if (rg_isolation_control_wreq & wstr_b[0]) axi0_isolation_ctl  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1128           if (!rst_n_por)        bcpu_wdt_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1129           else if (bcpu_wdt_rst) bcpu_wdt_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1133           if (!rst_n_por)        bcpu_lock_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1134           else if (pllen_status) bcpu_lock_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1137           if (!rst_n_por)                         bcpu_sw_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1138           else if (!system_rstn & status_system_rstn) bcpu_sw_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1167           if (!rst_n_por)                                      div0_clk1  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1168           else if (rg_main_divider_conctrol_wreq & wstr_b[27]) div0_clk1  <= wdat_i[27:24];                                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1171           if (!rst_n_por)                                      div2_clk0  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1172           else if (rg_main_divider_conctrol_wreq & wstr_b[19]) div2_clk0  <= wdat_i[19:16];      
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1175           if (!rst_n_por)                                      div1_clk0  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1176           else if (rg_main_divider_conctrol_wreq & wstr_b[11]) div1_clk0  <= wdat_i[11:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1179           if (!rst_n_por)                                     div0_clk0  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1180           else if (rg_main_divider_conctrol_wreq & wstr_b[3]) div0_clk0  <= wdat_i[3:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1203           if (!rst_n)                         pufcc_rng_fre_en  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1204           else if (rg_pufcc_wreq & wstr_b[2]) pufcc_rng_fre_en  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1207           if (!rst_n)                         pufcc_rng_fre_sel  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1208           else if (rg_pufcc_wreq & wstr_b[1]) pufcc_rng_fre_sel  <= wdat_i[1];                         
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1249         if (!rst_n)                         usb_phy_bistmodeen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1250         else if (rg_usb_ctrl_wreq & wstr_b[19]) usb_phy_bistmodeen  <= wdat_i[19];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1253         if (!rst_n)                         usb_phy_bistmodesel  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1254         else if (rg_usb_ctrl_wreq & wstr_b[18]) usb_phy_bistmodesel  <= wdat_i[18:15];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1257         if (!rst_n)                         usb_phy_biston  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1258         else if (rg_usb_ctrl_wreq & wstr_b[14]) usb_phy_biston  <= wdat_i[14];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1261         if (!rst_n)                         usb_pll_bypass  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1262         else if (rg_usb_ctrl_wreq & wstr_b[13]) usb_pll_bypass  <= wdat_i[13];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1265         if (!rst_n)                         usb_tsmode  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1266         else if (rg_usb_ctrl_wreq & wstr_b[3]) usb_tsmode  <= wdat_i[3:2];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1269         if (!rst_n)                         usb_vbusfault  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1270         else if (rg_usb_ctrl_wreq & wstr_b[1]) usb_vbusfault  <= wdat_i[1];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1273         if (!rst_n)                         usb_wakeup  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1274         else if (rg_usb_ctrl_wreq & wstr_b[0]) usb_wakeup  <= wdat_i[0];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1304           if (!rst_n)                                     fpga_pll3_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1305           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[25]) fpga_pll3_clk_sel  <= wdat_i[25:24];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1308           if (!rst_n)                                     fpga_pll2_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1309           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[17]) fpga_pll2_clk_sel  <= wdat_i[17:16];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1312           if (!rst_n)                                    fpga_pll1_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1313           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[9]) fpga_pll1_clk_sel  <= wdat_i[9:8];          
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1316           if (!rst_n)                                    fpga_pll0_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1317           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[1]) fpga_pll0_clk_sel  <= wdat_i[1:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1340           if (!rst_n)                             acpu_wdt_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1341           else if (rg_wdt_pause_wreq & wstr_b[8]) acpu_wdt_pause  <= wdat_i[8];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1344           if (!rst_n)                             bcpu_wdt_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1345           else if (rg_wdt_pause_wreq & wstr_b[0]) bcpu_wdt_pause  <= wdat_i[0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1364           if (!rst_n)                            ddr_mode  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1365           else if (rg_ddr_mode_wreq & wstr_b[0]) ddr_mode  <= wdat_i[0];                         
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1394           if (!rst_n)                            rstb  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1395           else if (rg_osc_ctl_wreq & wstr_b[15]) rstb  <= wdat_i[15];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1398           if (!rst_n)                            cal  <= 6'h20;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1399           else if (rg_osc_ctl_wreq & wstr_b[14]) cal  <= wdat_i[14:9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1402           if (!rst_n)                           ib_cop  <= 2'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1403           else if (rg_osc_ctl_wreq & wstr_b[8]) ib_cop  <= wdat_i[8:7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1406           if (!rst_n)                           pd  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1407           else if (rg_osc_ctl_wreq & wstr_b[6]) pd  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1410           if (!rst_n)                           bgr  <= 3'h4;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1411           else if (rg_osc_ctl_wreq & wstr_b[5]) bgr  <= wdat_i[5:3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1414           if (!rst_n)                           rsv  <= 3'h4;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1415           else if (rg_osc_ctl_wreq & wstr_b[2]) rsv  <= wdat_i[2:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1433           if (!rst_n)                             pit_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1434           else if (rg_pit_pause_wreq & wstr_b[0]) pit_pause  <= wdat_i[0];                         
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1458           if (!rst_n)                                sramb3_cral <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1459           else if (rg_sram_ctl0_wreq & wstr_b[19])   sramb3_cral <= wdat_i[19:15];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1462           if (!rst_n)                                sramb2_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1463           else if (rg_sram_ctl0_wreq & wstr_b[14])   sramb2_cral  <= wdat_i[14:10];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1466           if (!rst_n)                                sramb1_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1467           else if (rg_sram_ctl0_wreq & wstr_b[9])    sramb1_cral  <= wdat_i[9:5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1470           if (!rst_n)                                sramb0_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1471           else if (rg_sram_ctl0_wreq & wstr_b[4])    sramb0_cral  <= wdat_i[4:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1496           if (!rst_n)                               sramb3_crar <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1497           else if (rg_sram_ctl1_wreq & wstr_b[19])   sramb3_crar <= wdat_i[19:15];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1500           if (!rst_n)                               sramb2_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1501           else if (rg_sram_ctl1_wreq & wstr_b[14])   sramb2_crar  <= wdat_i[14:10];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1504           if (!rst_n)                               sramb1_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1505           else if (rg_sram_ctl1_wreq & wstr_b[9])    sramb1_crar  <= wdat_i[9:5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1508           if (!rst_n)                               sramb0_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1509           else if (rg_sram_ctl1_wreq & wstr_b[4])    sramb0_crar  <= wdat_i[4:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1526           if (!rst_n_por)                                acpu_rst_vector  <= 32'h80020000;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1527           else if (rg_acpu_rst_vector_wreq & wstr_b[31]) acpu_rst_vector  <= wdat_i; 
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1562           if (!rst_n)                                        acpu_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1563           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[17]) acpu_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1566           if (!rst_n)                                       acpu_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1567           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[14]) acpu_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1570           if (!rst_n)                                       acpu_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1571           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[11]) acpu_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1574           if (!rst_n)                                       acpu_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1575           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[8]) acpu_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1578           if (!rst_n)                                       acpu_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1579           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[5]) acpu_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1582           if (!rst_n)                                       acpu_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1583           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[2]) acpu_t_rwm_sp  <= wdat_i[2:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1620           if (!rst_n)                                        memss_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1621           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[17]) memss_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1624           if (!rst_n)                                       memss_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1625           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[14]) memss_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1628           if (!rst_n)                                       memss_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1629           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[11]) memss_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1632           if (!rst_n)                                       memss_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1633           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[8]) memss_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1636           if (!rst_n)                                       memss_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1637           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[5]) memss_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1640           if (!rst_n)                                       memss_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1641           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[2]) memss_t_rwm_sp  <= wdat_i[2:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1678           if (!rst_n)                                        cfgss_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1679           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[17]) cfgss_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1682           if (!rst_n)                                       cfgss_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1683           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[14]) cfgss_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1686           if (!rst_n)                                       cfgss_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1687           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[11]) cfgss_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1690           if (!rst_n)                                       cfgss_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1691           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[8]) cfgss_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1694           if (!rst_n)                                       cfgss_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1695           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[5]) cfgss_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1698           if (!rst_n)                                       cfgss_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1699           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[2]) cfgss_t_rwm_sp  <= wdat_i[2:0]; 
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1729           if (!rst_n)                                   spare_fileds <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1730           else if (rg_pads_mc_sr_ctl_wreq & wstr_b[31]) spare_fileds <= wdat_i[31:30];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1733           if (!rst_n)                                   gbe_pads_ctl <= 5'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1734           else if (rg_pads_mc_sr_ctl_wreq & wstr_b[30]) gbe_pads_ctl <= wdat_i[30:25];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1737           if (!rst_n)                                   gpioc_pads_ctl <= 5'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1738           else if (rg_pads_mc_sr_ctl_wreq & wstr_b[24]) gpioc_pads_ctl <= wdat_i[24:20];    
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1741           if (!rst_n)                                   gpiob_pads_ctl <= 5'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1742           else if (rg_pads_mc_sr_ctl_wreq & wstr_b[19]) gpiob_pads_ctl <= wdat_i[19:15];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1745           if (!rst_n)                                   gpioa_pads_ctl  <= 5'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1746           else if (rg_pads_mc_sr_ctl_wreq & wstr_b[14]) gpioa_pads_ctl  <= wdat_i[14:10];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1749           if (!rst_n)                                   jtag_pads_ctl  <= 5'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1750           else if (rg_pads_mc_sr_ctl_wreq & wstr_b[9])  jtag_pads_ctl  <= wdat_i[9:5];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1753           if (!rst_n)                                   system_pads_ctl  <= 5'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1754           else if (rg_pads_mc_sr_ctl_wreq & wstr_b[4])  system_pads_ctl  <= wdat_i[4:0];
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1770           if (!rst_n)                      spare_reg  <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1771           else if (rg_spare_wreq & wstr_b[31]) spare_reg  <= wdat_i;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1035                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1036                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1040                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_85594">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_registers">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
