Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Mar  8 23:17:21 2024
| Host         : LAPTOP-D2TRK901 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file camera_vga_display_top_control_sets_placed.rpt
| Design       : camera_vga_display_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           16 |
| No           | No                    | Yes                    |              61 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              46 |           18 |
| Yes          | No                    | Yes                    |              85 |           28 |
| Yes          | Yes                   | No                     |              89 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                              Enable Signal                             |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/ready_display_reg0_out                              |                                                                |                1 |              1 |         1.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/SIOC_reg1_out               |                                                                |                1 |              1 |         1.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | reset_IBUF                                                             |                                                                |                2 |              2 |         1.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/timer_0                                             |                                                                |                1 |              4 |         4.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/FSM_return_state[3]_i_1_n_0 |                                                                |                2 |              4 |         2.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[3]_i_1_n_0   | ov7670_read/reset                                              |                2 |              4 |         2.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/bit_index                   |                                                                |                1 |              4 |         4.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/timer[31]_i_2__0_n_0        | ov7670_setup_module_top/sccb_communication/timer[5]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/control_state_reg                                   |                                                                |                3 |              6 |         2.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/ov767_setup/timer                              | ov7670_setup_module_top/ov767_setup/timer[17]_i_1_n_0          |                2 |              7 |         3.50 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/load_txm_byte_0             |                                                                |                3 |              8 |         2.67 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/ov7670_setup_rom/ready_reg_reg[0]              | ov7670_read/reset                                              |                3 |              8 |         2.67 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/timer_0                                             | system_control_fsm/timer[22]_i_1_n_0                           |                4 |              9 |         2.25 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | vga_control/vcount_0                                                   | ov7670_read/reset                                              |                3 |             10 |         3.33 |
|  pclk_IBUF_BUFG                       | ov7670_read/save_data_reg[11]_i_1_n_0                                  | ov7670_read/reset                                              |                6 |             13 |         2.17 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/set_data_reg[7]_i_1_n_0     |                                                                |                4 |             16 |         4.00 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/ov7670_setup_rom/E[0]                          | ov7670_read/reset                                              |                5 |             16 |         3.20 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | vga_control/read_RAM_address_reg[16]_i_1_n_0                           | ov7670_read/reset                                              |                4 |             17 |         4.25 |
|  pclk_IBUF_BUFG                       | ov7670_read/save_address_next[0]_i_1_n_0                               | ov7670_read/reset                                              |                5 |             17 |         3.40 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | system_control_fsm/timer_0                                             | system_control_fsm/timer[31]_i_1_n_0                           |                8 |             19 |         2.38 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 |                                                                        |                                                                |               16 |             25 |         1.56 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/sccb_communication/timer[31]_i_2__0_n_0        | ov7670_setup_module_top/sccb_communication/timer[31]_i_1_n_0   |                7 |             25 |         3.57 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 | ov7670_setup_module_top/ov767_setup/timer                              | ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0          |                9 |             25 |         2.78 |
|  clock_PLL_100_50_25MHz/inst/clk_out3 |                                                                        | ov7670_read/reset                                              |               12 |             27 |         2.25 |
|  pclk_IBUF_BUFG                       |                                                                        | ov7670_read/reset                                              |               12 |             34 |         2.83 |
+---------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


