{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549994238690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549994238698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 14:57:18 2019 " "Processing started: Tue Feb 12 14:57:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549994238698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994238698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problem_1 -c Problem_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problem_1 -c Problem_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994238698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549994240754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549994240754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261376 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_008 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_008" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_008 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_008" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_008.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549994261456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549994261457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_010_default_decode " "Found entity 1: nios_mm_interconnect_0_router_010_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261460 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_010 " "Found entity 2: nios_mm_interconnect_0_router_010" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549994261467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549994261467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261471 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549994261477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549994261478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261482 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549994261489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549994261489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261494 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_custom_instruction_master_multi_xconnect " "Found entity 1: nios_nios2_custom_instruction_master_multi_xconnect" {  } { { "nios/synthesis/submodules/nios_nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "nios/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_uart_tx " "Found entity 1: nios_uart_tx" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261617 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_uart_rx_stimulus_source " "Found entity 2: nios_uart_rx_stimulus_source" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261617 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_uart_rx " "Found entity 3: nios_uart_rx" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261617 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_uart_regs " "Found entity 4: nios_uart_regs" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261617 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_uart " "Found entity 5: nios_uart" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2 " "Found entity 1: nios_nios2" {  } { { "nios/synthesis/submodules/nios_nios2.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_register_bank_a_module " "Found entity 1: nios_nios2_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_cpu_register_bank_b_module " "Found entity 2: nios_nios2_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_cpu_nios2_oci_break " "Found entity 4: nios_nios2_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_cpu_nios2_oci_im " "Found entity 15: nios_nios2_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_cpu_nios2_ocimem " "Found entity 19: nios_nios2_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_cpu_nios2_oci " "Found entity 20: nios_nios2_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_cpu " "Found entity 21: nios_nios2_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_tck " "Found entity 1: nios_nios2_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_test_bench " "Found entity 1: nios_nios2_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_memory " "Found entity 1: nios_memory" {  } { { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_leds " "Found entity 1: nios_leds" {  } { { "nios/synthesis/submodules/nios_leds.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_buttons " "Found entity 1: nios_buttons" {  } { { "nios/synthesis/submodules/nios_buttons.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arbiter.v(44) " "Verilog HDL information at arbiter.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1549994261802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_lcd_en.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_lcd_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_LCD_EN " "Found entity 1: nios_LCD_EN" {  } { { "nios/synthesis/submodules/nios_LCD_EN.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_LCD_EN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_lcd_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_lcd_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_LCD_DATA " "Found entity 1: nios_LCD_DATA" {  } { { "nios/synthesis/submodules/nios_LCD_DATA.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_LCD_DATA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Projects/SD/Problema_1/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Projects/SD/Problema_1/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_test " "Found entity 1: uart_tx_test" {  } { { "testbench.v" "" { Text "C:/Projects/SD/Problema_1/testbench.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Projects/SD/Problema_1/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom.v 1 1 " "Found 1 design units, including 1 entities, in source file custom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Custom " "Found entity 1: Custom" {  } { { "Custom.v" "" { Text "C:/Projects/SD/Problema_1/Custom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "baud_rate_gen.v" "" { Text "C:/Projects/SD/Problema_1/baud_rate_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261922 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arbiter.v(44) " "Verilog HDL information at arbiter.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "arbiter.v" "" { Text "C:/Projects/SD/Problema_1/arbiter.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1549994261931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.v" "" { Text "C:/Projects/SD/Problema_1/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994261941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_arbiter.v 0 0 " "Found 0 design units, including 0 entities, in source file test_arbiter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994261949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios " "Elaborating entity \"nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549994262281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_LCD_DATA nios_LCD_DATA:lcd_data " "Elaborating entity \"nios_LCD_DATA\" for hierarchy \"nios_LCD_DATA:lcd_data\"" {  } { { "nios/synthesis/nios.v" "lcd_data" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_LCD_EN nios_LCD_EN:lcd_en " "Elaborating entity \"nios_LCD_EN\" for hierarchy \"nios_LCD_EN:lcd_en\"" {  } { { "nios/synthesis/nios.v" "lcd_en" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "nios/synthesis/nios.v" "arbiter" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262526 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset arbiter.v(45) " "Verilog HDL Always Construct warning at arbiter.v(45): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262527 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state arbiter.v(48) " "Verilog HDL Always Construct warning at arbiter.v(48): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262527 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 arbiter.v(52) " "Verilog HDL assignment warning at arbiter.v(52): truncated value with size 9 to match size of target (8)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549994262527 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rxdata arbiter.v(53) " "Verilog HDL Always Construct warning at arbiter.v(53): variable \"rxdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262528 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rxdata arbiter.v(55) " "Verilog HDL Always Construct warning at arbiter.v(55): variable \"rxdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262528 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rxdata arbiter.v(63) " "Verilog HDL Always Construct warning at arbiter.v(63): variable \"rxdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262528 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_rcv arbiter.v(64) " "Verilog HDL Always Construct warning at arbiter.v(64): variable \"data_rcv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262528 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rxdata arbiter.v(64) " "Verilog HDL Always Construct warning at arbiter.v(64): variable \"rxdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262528 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_rcv arbiter.v(66) " "Verilog HDL Always Construct warning at arbiter.v(66): variable \"data_rcv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262528 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rxdata arbiter.v(76) " "Verilog HDL Always Construct warning at arbiter.v(76): variable \"rxdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262529 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rxdata arbiter.v(77) " "Verilog HDL Always Construct warning at arbiter.v(77): variable \"rxdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262529 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 arbiter.v(78) " "Verilog HDL assignment warning at arbiter.v(78): truncated value with size 9 to match size of target (8)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549994262529 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_en arbiter.v(88) " "Verilog HDL Always Construct warning at arbiter.v(88): variable \"clk_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262529 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_rcv arbiter.v(89) " "Verilog HDL Always Construct warning at arbiter.v(89): variable \"data_rcv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549994262529 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state arbiter.v(44) " "Verilog HDL Always Construct warning at arbiter.v(44): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549994262530 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state arbiter.v(44) " "Verilog HDL Always Construct warning at arbiter.v(44): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549994262530 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sensor_result arbiter.v(44) " "Verilog HDL Always Construct warning at arbiter.v(44): inferring latch(es) for variable \"sensor_result\", which holds its previous value in one or more paths through the always construct" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549994262530 "|nios|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_rcv arbiter.v(44) " "Verilog HDL Always Construct warning at arbiter.v(44): inferring latch(es) for variable \"data_rcv\", which holds its previous value in one or more paths through the always construct" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549994262530 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rcv\[0\] arbiter.v(44) " "Inferred latch for \"data_rcv\[0\]\" at arbiter.v(44)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262532 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rcv\[1\] arbiter.v(44) " "Inferred latch for \"data_rcv\[1\]\" at arbiter.v(44)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262532 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rcv\[2\] arbiter.v(44) " "Inferred latch for \"data_rcv\[2\]\" at arbiter.v(44)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262532 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rcv\[3\] arbiter.v(44) " "Inferred latch for \"data_rcv\[3\]\" at arbiter.v(44)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262532 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rcv\[4\] arbiter.v(44) " "Inferred latch for \"data_rcv\[4\]\" at arbiter.v(44)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262532 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rcv\[5\] arbiter.v(44) " "Inferred latch for \"data_rcv\[5\]\" at arbiter.v(44)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262532 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rcv\[6\] arbiter.v(44) " "Inferred latch for \"data_rcv\[6\]\" at arbiter.v(44)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262532 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_rcv\[7\] arbiter.v(44) " "Inferred latch for \"data_rcv\[7\]\" at arbiter.v(44)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262533 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_result\[0\] arbiter.v(48) " "Inferred latch for \"sensor_result\[0\]\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262533 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_result\[1\] arbiter.v(48) " "Inferred latch for \"sensor_result\[1\]\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262533 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_result\[2\] arbiter.v(48) " "Inferred latch for \"sensor_result\[2\]\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262533 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_result\[3\] arbiter.v(48) " "Inferred latch for \"sensor_result\[3\]\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262533 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_result\[4\] arbiter.v(48) " "Inferred latch for \"sensor_result\[4\]\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262533 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_result\[5\] arbiter.v(48) " "Inferred latch for \"sensor_result\[5\]\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262533 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_result\[6\] arbiter.v(48) " "Inferred latch for \"sensor_result\[6\]\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_result\[7\] arbiter.v(48) " "Inferred latch for \"sensor_result\[7\]\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RESULT arbiter.v(48) " "Inferred latch for \"state.RESULT\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.WAIT_ALARM arbiter.v(48) " "Inferred latch for \"state.WAIT_ALARM\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.RECV arbiter.v(48) " "Inferred latch for \"state.RECV\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.IDLE arbiter.v(48) " "Inferred latch for \"state.IDLE\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RESULT arbiter.v(48) " "Inferred latch for \"next_state.RESULT\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_ALARM arbiter.v(48) " "Inferred latch for \"next_state.WAIT_ALARM\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RECV arbiter.v(48) " "Inferred latch for \"next_state.RECV\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262534 "|nios|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.000 arbiter.v(48) " "Inferred latch for \"next_state.000\" at arbiter.v(48)" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994262535 "|nios|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart arbiter:arbiter\|uart:U " "Elaborating entity \"uart\" for hierarchy \"arbiter:arbiter\|uart:U\"" {  } { { "nios/synthesis/submodules/arbiter.v" "U" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen arbiter:arbiter\|uart:U\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"arbiter:arbiter\|uart:U\|baud_rate_gen:uart_baud\"" {  } { { "uart.v" "uart_baud" { Text "C:/Projects/SD/Problema_1/uart.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter arbiter:arbiter\|uart:U\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"arbiter:arbiter\|uart:U\|transmitter:uart_tx\"" {  } { { "uart.v" "uart_tx" { Text "C:/Projects/SD/Problema_1/uart.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver arbiter:arbiter\|uart:U\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"arbiter:arbiter\|uart:U\|receiver:uart_rx\"" {  } { { "uart.v" "uart_rx" { Text "C:/Projects/SD/Problema_1/uart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_buttons nios_buttons:buttons " "Elaborating entity \"nios_buttons\" for hierarchy \"nios_buttons:buttons\"" {  } { { "nios/synthesis/nios.v" "buttons" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_leds nios_leds:leds " "Elaborating entity \"nios_leds\" for hierarchy \"nios_leds:leds\"" {  } { { "nios/synthesis/nios.v" "leds" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_memory nios_memory:memory " "Elaborating entity \"nios_memory\" for hierarchy \"nios_memory:memory\"" {  } { { "nios/synthesis/nios.v" "memory" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994262808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_memory.v" "the_altsyncram" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994263040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994263074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_memory.hex " "Parameter \"init_file\" = \"nios_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994263074 ""}  } { { "nios/synthesis/submodules/nios_memory.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549994263074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ouf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ouf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ouf1 " "Found entity 1: altsyncram_ouf1" {  } { { "db/altsyncram_ouf1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_ouf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994263197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994263197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ouf1 nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_ouf1:auto_generated " "Elaborating entity \"altsyncram_ouf1\" for hierarchy \"nios_memory:memory\|altsyncram:the_altsyncram\|altsyncram_ouf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994263204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2 nios_nios2:nios2 " "Elaborating entity \"nios_nios2\" for hierarchy \"nios_nios2:nios2\"" {  } { { "nios/synthesis/nios.v" "nios2" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994263892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu nios_nios2:nios2\|nios_nios2_cpu:cpu " "Elaborating entity \"nios_nios2_cpu\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\"" {  } { { "nios/synthesis/submodules/nios_nios2.v" "cpu" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994263934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_test_bench nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_test_bench:the_nios_nios2_cpu_test_bench " "Elaborating entity \"nios_nios2_cpu_test_bench\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_test_bench:the_nios_nios2_cpu_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_test_bench" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 3616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_register_bank_a_module nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a " "Elaborating entity \"nios_nios2_cpu_register_bank_a_module\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "nios_nios2_cpu_register_bank_a" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_altsyncram" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264291 ""}  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549994264291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994264410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994264410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_a_module:nios_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_register_bank_b_module nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_b_module:nios_nios2_cpu_register_bank_b " "Elaborating entity \"nios_nios2_cpu_register_bank_b_module\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_register_bank_b_module:nios_nios2_cpu_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "nios_nios2_cpu_register_bank_b" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 4164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci " "Elaborating entity \"nios_nios2_cpu_nios2_oci\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 4683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_debug nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug " "Elaborating entity \"nios_nios2_cpu_nios2_oci_debug\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_debug" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_debug:the_nios_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994264943 ""}  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549994264943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_break nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_break:the_nios_nios2_cpu_nios2_oci_break " "Elaborating entity \"nios_nios2_cpu_nios2_oci_break\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_break:the_nios_nios2_cpu_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_break" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994264962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_xbrk nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_xbrk:the_nios_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_xbrk:the_nios_nios2_cpu_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_xbrk" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_dbrk nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dbrk:the_nios_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dbrk:the_nios_nios2_cpu_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_dbrk" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_itrace nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_itrace:the_nios_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_nios2_cpu_nios2_oci_itrace\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_itrace:the_nios_nios2_cpu_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_itrace" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_dtrace nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dtrace:the_nios_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dtrace:the_nios_nios2_cpu_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_dtrace" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_td_mode nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dtrace:the_nios_nios2_cpu_nios2_oci_dtrace\|nios_nios2_cpu_nios2_oci_td_mode:nios_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_dtrace:the_nios_nios2_cpu_nios2_oci_dtrace\|nios_nios2_cpu_nios2_oci_td_mode:nios_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "nios_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_fifo nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_nios2_cpu_nios2_oci_fifo\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_fifo" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_compute_input_tm_cnt nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_fifo_wrptr_inc nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_fifo_cnt_inc nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_fifo:the_nios_nios2_cpu_nios2_oci_fifo\|nios_nios2_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_pib nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_pib:the_nios_nios2_cpu_nios2_oci_pib " "Elaborating entity \"nios_nios2_cpu_nios2_oci_pib\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_pib:the_nios_nios2_cpu_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_pib" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_oci_im nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_im:the_nios_nios2_cpu_nios2_oci_im " "Elaborating entity \"nios_nios2_cpu_nios2_oci_im\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_oci_im:the_nios_nios2_cpu_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_oci_im" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_avalon_reg nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_avalon_reg:the_nios_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_nios2_cpu_nios2_avalon_reg\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_avalon_reg:the_nios_nios2_cpu_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_avalon_reg" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_nios2_ocimem nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem " "Elaborating entity \"nios_nios2_cpu_nios2_ocimem\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_nios2_ocimem" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_ociram_sp_ram_module nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram " "Elaborating entity \"nios_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "nios_nios2_cpu_ociram_sp_ram" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_altsyncram" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994265988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266023 ""}  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549994266023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Projects/SD/Problema_1/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994266146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994266146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_nios2_ocimem:the_nios_nios2_cpu_nios2_ocimem\|nios_nios2_cpu_ociram_sp_ram_module:nios_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_debug_slave_wrapper nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_nios2_cpu_debug_slave_wrapper\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "the_nios_nios2_cpu_debug_slave_wrapper" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_debug_slave_tck nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|nios_nios2_cpu_debug_slave_tck:the_nios_nios2_cpu_debug_slave_tck " "Elaborating entity \"nios_nios2_cpu_debug_slave_tck\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|nios_nios2_cpu_debug_slave_tck:the_nios_nios2_cpu_debug_slave_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "the_nios_nios2_cpu_debug_slave_tck" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_cpu_debug_slave_sysclk nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|nios_nios2_cpu_debug_slave_sysclk:the_nios_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_nios2_cpu_debug_slave_sysclk\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|nios_nios2_cpu_debug_slave_sysclk:the_nios_nios2_cpu_debug_slave_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "the_nios_nios2_cpu_debug_slave_sysclk" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "nios_nios2_cpu_debug_slave_phy" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549994266677 ""}  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549994266677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994266734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994267722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_nios2:nios2\|nios_nios2_cpu:cpu\|nios_nios2_cpu_nios2_oci:the_nios_nios2_cpu_nios2_oci\|nios_nios2_cpu_debug_slave_wrapper:the_nios_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart nios_uart:uart " "Elaborating entity \"nios_uart\" for hierarchy \"nios_uart:uart\"" {  } { { "nios/synthesis/nios.v" "uart" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_tx nios_uart:uart\|nios_uart_tx:the_nios_uart_tx " "Elaborating entity \"nios_uart_tx\" for hierarchy \"nios_uart:uart\|nios_uart_tx:the_nios_uart_tx\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_nios_uart_tx" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_rx nios_uart:uart\|nios_uart_rx:the_nios_uart_rx " "Elaborating entity \"nios_uart_rx\" for hierarchy \"nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_nios_uart_rx" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_rx_stimulus_source nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|nios_uart_rx_stimulus_source:the_nios_uart_rx_stimulus_source " "Elaborating entity \"nios_uart_rx_stimulus_source\" for hierarchy \"nios_uart:uart\|nios_uart_rx:the_nios_uart_rx\|nios_uart_rx_stimulus_source:the_nios_uart_rx_stimulus_source\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_nios_uart_rx_stimulus_source" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_uart_regs nios_uart:uart\|nios_uart_regs:the_nios_uart_regs " "Elaborating entity \"nios_uart_regs\" for hierarchy \"nios_uart:uart\|nios_uart_regs:the_nios_uart_regs\"" {  } { { "nios/synthesis/submodules/nios_uart.v" "the_nios_uart_regs" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_custom_instruction_master_translator\"" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_translator" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268400 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "nios/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1549994268408 "|nios|altera_customins_master_translator:nios2_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_custom_instruction_master_multi_xconnect nios_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect " "Elaborating entity \"nios_nios2_custom_instruction_master_multi_xconnect\" for hierarchy \"nios_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect\"" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_xconnect" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0\"" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549994268488 "|nios|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549994268489 "|nios|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549994268489 "|nios|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.v" "mm_interconnect_0" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994268523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_en_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_en_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "lcd_en_s1_translator" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_debug_mem_slave_agent" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_debug_mem_slave_agent_rsp_fifo" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994269747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_010 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"nios_mm_interconnect_0_router_010\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_010:router_010\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_010" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_010_default_decode nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_010:router_010\|nios_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_010_default_decode\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_010:router_010\|nios_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994270782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_008 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_008:cmd_mux_008 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_008\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_008:cmd_mux_008\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_008" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_008 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_008\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_008" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.v" "irq_mapper" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.v" "rst_controller" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994271823 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1549994273609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273613 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1549994273613 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273617 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1549994273617 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273621 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1549994273621 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[31\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[30\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[29\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[28\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[27\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[26\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[25\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[24\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[23\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[22\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[21\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[20\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[19\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[18\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[17\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[16\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[15\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[14\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[13\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[12\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[11\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[10\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[9\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\] " "Net \"nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "nios/synthesis/nios.v" "nios2_custom_instruction_master_multi_slave_translator0_ci_master_result\[8\]" { Text "C:/Projects/SD/Problema_1/nios/synthesis/nios.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1549994273625 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1549994273625 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549994274356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.02.12.14:58:03 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl " "2019.02.12.14:58:03 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994283346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994288318 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994288607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994292734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994293021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994293309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994293633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994293647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994293650 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1549994294425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld415d47b4/alt_sld_fab.v" "" { Text "C:/Projects/SD/Problema_1/db/ip/sld415d47b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994294907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994294907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Projects/SD/Problema_1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994295087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994295087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Projects/SD/Problema_1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994295107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994295107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Projects/SD/Problema_1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994295259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994295259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projects/SD/Problema_1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994295431 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projects/SD/Problema_1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994295431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994295431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Projects/SD/Problema_1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549994295592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994295592 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549994302399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|sensor_result\[7\] " "Latch arbiter:arbiter\|sensor_result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|data_rcv\[7\] " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|data_rcv\[7\]" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302625 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|sensor_result\[6\] " "Latch arbiter:arbiter\|sensor_result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|data_rcv\[6\] " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|data_rcv\[6\]" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302625 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|sensor_result\[5\] " "Latch arbiter:arbiter\|sensor_result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|data_rcv\[5\] " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|data_rcv\[5\]" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302625 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|sensor_result\[4\] " "Latch arbiter:arbiter\|sensor_result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|data_rcv\[4\] " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|data_rcv\[4\]" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302625 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|sensor_result\[2\] " "Latch arbiter:arbiter\|sensor_result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|data_rcv\[2\] " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|data_rcv\[2\]" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302626 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|sensor_result\[3\] " "Latch arbiter:arbiter\|sensor_result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|data_rcv\[3\] " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|data_rcv\[3\]" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302626 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|data_rcv\[7\] " "Latch arbiter:arbiter\|data_rcv\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302626 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|next_state.000_502 " "Latch arbiter:arbiter\|next_state.000_502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.RESULT_475 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.RESULT_475" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302626 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|next_state.RESULT_475 " "Latch arbiter:arbiter\|next_state.RESULT_475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302626 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|next_state.RECV_493 " "Latch arbiter:arbiter\|next_state.RECV_493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|WideOr0" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302627 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|data_rcv\[0\] " "Latch arbiter:arbiter\|data_rcv\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302627 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|data_rcv\[1\] " "Latch arbiter:arbiter\|data_rcv\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302627 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|data_rcv\[2\] " "Latch arbiter:arbiter\|data_rcv\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302627 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|data_rcv\[3\] " "Latch arbiter:arbiter\|data_rcv\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302627 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|data_rcv\[4\] " "Latch arbiter:arbiter\|data_rcv\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302627 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|data_rcv\[5\] " "Latch arbiter:arbiter\|data_rcv\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302628 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|data_rcv\[6\] " "Latch arbiter:arbiter\|data_rcv\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.WAIT_ALARM_484" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302628 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|sensor_result\[0\] " "Latch arbiter:arbiter\|sensor_result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.000_502 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.000_502" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302628 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|next_state.WAIT_ALARM_484 " "Latch arbiter:arbiter\|next_state.WAIT_ALARM_484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|next_state.RECV_493 " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|next_state.RECV_493" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302628 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arbiter:arbiter\|sensor_result\[1\] " "Latch arbiter:arbiter\|sensor_result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA arbiter:arbiter\|data_rcv\[1\] " "Ports D and ENA on the latch are fed by the same signal arbiter:arbiter\|data_rcv\[1\]" {  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549994302628 ""}  } { { "nios/synthesis/submodules/arbiter.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/arbiter.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549994302628 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 44 -1 0 } } { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2912 -1 0 } } { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 61 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 3553 -1 0 } } { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_nios2_cpu.v" 2099 -1 0 } } { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 42 -1 0 } } { "nios/synthesis/submodules/nios_uart.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/nios_uart.v" 43 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1549994302652 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1549994302653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994304637 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549994307180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/SD/Problema_1/Problem_1.map.smsg " "Generated suppressed messages file C:/Projects/SD/Problema_1/Problem_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994308621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549994312961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549994312961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2324 " "Implemented 2324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549994313489 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549994313489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2166 " "Implemented 2166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549994313489 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549994313489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549994313489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549994313619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 14:58:33 2019 " "Processing ended: Tue Feb 12 14:58:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549994313619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549994313619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549994313619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549994313619 ""}
