head	1.2;
access;
symbols
	sid-snapshot-20180601:1.2
	sid-snapshot-20180501:1.2
	sid-snapshot-20180401:1.2
	sid-snapshot-20180301:1.2
	sid-snapshot-20180201:1.2
	sid-snapshot-20180101:1.2
	sid-snapshot-20171201:1.2
	sid-snapshot-20171101:1.2
	sid-snapshot-20171001:1.2
	sid-snapshot-20170901:1.2
	sid-snapshot-20170801:1.2
	sid-snapshot-20170701:1.2
	sid-snapshot-20170601:1.2
	sid-snapshot-20170501:1.2
	sid-snapshot-20170401:1.2
	sid-snapshot-20170301:1.2
	sid-snapshot-20170201:1.2
	sid-snapshot-20170101:1.2
	sid-snapshot-20161201:1.2
	sid-snapshot-20161101:1.2
	sid-snapshot-20160901:1.2
	sid-snapshot-20160801:1.2
	sid-snapshot-20160701:1.2
	sid-snapshot-20160601:1.2
	sid-snapshot-20160501:1.2
	sid-snapshot-20160401:1.2
	sid-snapshot-20160301:1.2
	sid-snapshot-20160201:1.2
	sid-snapshot-20160101:1.2
	sid-snapshot-20151201:1.2
	sid-snapshot-20151101:1.2
	sid-snapshot-20151001:1.2
	sid-snapshot-20150901:1.2
	sid-snapshot-20150801:1.2
	sid-snapshot-20150701:1.2
	sid-snapshot-20150601:1.2
	sid-snapshot-20150501:1.2
	sid-snapshot-20150401:1.2
	sid-snapshot-20150301:1.2
	sid-snapshot-20150201:1.2
	sid-snapshot-20150101:1.2
	sid-snapshot-20141201:1.2
	sid-snapshot-20141101:1.2
	sid-snapshot-20141001:1.2
	sid-snapshot-20140901:1.2
	sid-snapshot-20140801:1.2
	sid-snapshot-20140701:1.2
	sid-snapshot-20140601:1.2
	sid-snapshot-20140501:1.2
	sid-snapshot-20140401:1.2
	sid-snapshot-20140301:1.2
	sid-snapshot-20140201:1.2
	sid-snapshot-20140101:1.2
	sid-snapshot-20131201:1.2
	sid-snapshot-20131101:1.2
	sid-snapshot-20131001:1.2
	sid-snapshot-20130901:1.2
	sid-snapshot-20130801:1.2
	sid-snapshot-20130701:1.2
	sid-snapshot-20130601:1.2
	sid-snapshot-20130501:1.2
	sid-snapshot-20130401:1.2
	sid-snapshot-20130301:1.2
	sid-snapshot-20130201:1.2
	sid-snapshot-20130101:1.2
	sid-snapshot-20121201:1.2
	sid-snapshot-20121101:1.2
	sid-snapshot-20121001:1.2
	sid-snapshot-20120901:1.2
	sid-snapshot-20120801:1.2
	sid-snapshot-20120701:1.2
	sid-snapshot-20120601:1.2
	sid-snapshot-20120501:1.2
	sid-snapshot-20120401:1.2
	sid-snapshot-20120301:1.2
	sid-snapshot-20120201:1.2
	sid-snapshot-20120101:1.2
	sid-snapshot-20111201:1.2
	sid-snapshot-20111101:1.2
	sid-snapshot-20111001:1.2
	sid-snapshot-20110901:1.2
	sid-snapshot-20110801:1.2
	sid-snapshot-20110701:1.2
	sid-snapshot-20110601:1.2
	sid-snapshot-20110501:1.2
	sid-snapshot-20110401:1.2
	sid-snapshot-20110301:1.2
	sid-snapshot-20110201:1.2
	sid-snapshot-20110101:1.2
	sid-snapshot-20101201:1.2
	sid-snapshot-20101101:1.2
	sid-snapshot-20101001:1.2
	sid-snapshot-20100901:1.2
	sid-snapshot-20100801:1.2
	sid-snapshot-20100701:1.2
	sid-snapshot-20100601:1.2
	sid-snapshot-20100501:1.2
	sid-snapshot-20100401:1.2
	sid-snapshot-20100301:1.2
	sid-snapshot-20100201:1.2
	sid-snapshot-20100101:1.2
	sid-snapshot-20091201:1.2
	sid-snapshot-20091101:1.2
	sid-snapshot-20091001:1.2
	sid-snapshot-20090901:1.2
	sid-snapshot-20090801:1.2
	sid-snapshot-20090701:1.2
	sid-snapshot-20090601:1.2
	sid-snapshot-20090501:1.2
	sid-snapshot-20090401:1.2
	sid-snapshot-20090301:1.2
	sid-snapshot-20090201:1.2
	sid-snapshot-20090101:1.2
	sid-snapshot-20081201:1.2
	sid-snapshot-20081101:1.2
	sid-snapshot-20081001:1.2
	sid-snapshot-20080901:1.2
	sid-snapshot-20080801:1.2
	sid-snapshot-20080701:1.2
	sid-snapshot-20080601:1.2
	sid-snapshot-20080501:1.2
	sid-snapshot-20080403:1.2
	sid-snapshot-20080401:1.2
	sid-snapshot-20080301:1.2
	sid-snapshot-20080201:1.2
	sid-snapshot-20080101:1.2
	sid-snapshot-20071201:1.2
	sid-snapshot-20071101:1.2
	sid-snapshot-20071001:1.2
	sid-20020905-branchpoint:1.2
	sid-20020905-branch:1.2.0.2
	cygnus_cvs_20020108_pre:1.2;
locks; strict;
comment	@# @;


1.2
date	2001.06.28.09.20.07;	author bje;	state Exp;
branches;
next	1.1;

1.1
date	2000.12.07.19.30.59;	author fche;	state Exp;
branches;
next	;


desc
@@


1.2
log
@2001-06-28  Ben Elliston  <bje@@redhat.com>

	* sidcomp.cfgroot/CBinvaName.badconf: Remove ARM-specific parts.
	* sidcomp.cfgroot/CBinvaComp.badconf: Likewise.
	* sidcomp.cfgroot/CPinvaPin.badconf: Likewise.
	* sidcomp.cfgroot/multiCB.badconf: Likewise.
	* sidcomp.cfgroot/multiCP.badconf: Likewise.
	* sidcomp.cfgroot/CBinvaName.expect: Update to reflect new errors.
	* sidcomp.cfgroot/CBinvaComp.expect: Likewise.
	* sidcomp.cfgroot/CPinvaPin.expect: Likewise.
	* sidcomp.cfgroot/multiCB.expect: Likewise.
	* sidcomp.cfgroot/multiCP.expect: Likewise.
@
text
@# This conf file contains Connect-bus command with invalid bus names

# configuration logging
set main verbose? 0

# component libraries
load libconsoles.la console_component_library
load libloader.la loader_component_library
load libmapper.la mapper_component_library
load libmemory.la mem_component_library
load libsched.la sched_component_library

# Components

new sw-load-elf loader
new sid-io-stdio stdio
new hw-mapper-basic bus
new sid-sched-host host-sched
new sid-sched-sim target-sched
new hw-memory-ram/rom-basic mem

# Scheduler

set target-sched enabled? 1
set target-sched num-clients 2

set host-sched enabled? 1
set host-sched num-clients 1
set host-sched 0-regular? 1
set host-sched 0-time 50

connect-pin target-sched 0-control <- stdio stdin
connect-pin target-sched 1-control <- stdio stdin
connect-pin target-sched 0-event -> stdio stdout
connect-pin target-sched 1-event -> stdio stdout
connect-pin host-sched 0-event -> stdio stdout

# Main pin connections
connect-pin main perform-activity -> host-sched advance
connect-pin main perform-activity -> target-sched advance
connect-pin main starting -> loader load!
connect-pin main perform-activity -> loader load!

# ELF loader
connect-pin loader start-pc-set -> loader load!
connect-pin loader endian-set -> loader load!
connect-bus loader " "  bus access-port		# Error: accessor name is blank

# Bus connections
connect-bus mem ALL bus access-port		# Error: accessor ALL does not exist
connect-bus mem insn---memory bus access-port	# Error: accessor insn---memory does not exist
connect-bus mem CPU bus access-port		# Error: accessor CPU does not exist
connect-bus mem target-memory bus another-bus	# Error: another-bus does not exist
connect-bus mem anybus bus another-bus		# Error: both accessor and bus do not exist
connect-bus bus [0,0x7fffff] mem access-port	# Error: bus access-port does not exist
connect-bus bus [0,0x7fffff] loader load!	# Error: loader load! is a pin name
@


1.1
log
@* public snapshot of sid simulator
@
text
@a6 1
load libcgencpu.la cgen_component_library
a7 2
load libgloss.la gloss_component_library
load libinterrupt.la interrupt_component_library
a10 1
load libmmu.la mmu_component_library
a11 1
load libtimers.la timer_component_library
a14 1
new hw-cpu-arm7t CPU
a16 2
new sw-gloss-arm/angel angel
new hw-interrupt-arm/ref intctrl
a17 1
new hw-remap/pause-arm/ref remapper
a20 2
new hw-timer-arm/ref-sched timer1
new hw-timer-arm/ref-sched timer2
d32 5
a36 8
connect-pin target-sched 0-control <- timer1 divided-clock-control
connect-pin target-sched 1-control <- timer2 divided-clock-control
connect-pin target-sched 0-event -> timer1 divided-clock-event
connect-pin target-sched 1-event -> timer2 divided-clock-event
connect-pin host-sched 0-event -> stdio poll

# Component relationships
relate angel cpu CPU
d42 1
a42 1
connect-pin main perform-activity -> CPU step!
d45 3
a47 3
connect-pin loader start-pc-set -> CPU start-pc-set!
connect-pin loader endian-set -> CPU endian-set!
connect-bus loader " "  bus access-port			# Error: accessor name is blank
d50 7
a56 7
connect-bus remapper ALL bus access-port		# Error: accessor ALL does not exist
connect-bus CPU insn----memory remapper access-port	# Error: accessor insn----memory does not exist
connect-bus CPU CPU remapper access-port		# Error: accessor CPU does not exist
connect-bus angel target-memory remapper another-bus	# Error: bus does not exist
connect-bus angel anybus remapper another-bus		# Error: both accessor and bus do not exist
connect-bus bus [0,0x7fffff] mem access-port		# Error: bus access-port does not exist
connect-bus bus [0,0x7fffff] CPU step!			# Error: CPU step! is a pin name
@

