0.6
2019.1
May 24 2019
14:51:52
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sim_1/imports/Simulation/testBench.v,1619232916,verilog,,,,testBench,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/ALU.v,1619248900,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/BranchDecisionMaking.v,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/Parameters.v,ALU,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/BRAMModule/DataRam.v,1619136780,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/EXSegReg.v,,DataRam,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/BRAMModule/InstructionRam.v,1619136780,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/MEMSegReg.v,,InstructionRam,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/BranchDecisionMaking.v,1619136780,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/ControlUnit.v,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/Parameters.v,BranchDecisionMaking,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/ControlUnit.v,1619169231,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/DataExt.v,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/Parameters.v,ControlUnit,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/DataExt.v,1619249010,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/BRAMModule/DataRam.v,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/Parameters.v,DataExt,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/EXSegReg.v,1619182591,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/HarzardUnit.v,,EXSegReg,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/HarzardUnit.v,1619230494,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/IDSegReg.v,,HarzardUnit,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/IDSegReg.v,1619136780,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/IFSegReg.v,,IDSegReg,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/IFSegReg.v,1619136780,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/ImmOperandUnit.v,,IFSegReg,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/ImmOperandUnit.v,1619168370,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/BRAMModule/InstructionRam.v,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/Parameters.v,ImmOperandUnit,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/MEMSegReg.v,1619136780,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/NPC_Generator.v,,MEMSegReg,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/NPC_Generator.v,1619139236,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/RV32Core.v,,NPC_Generator,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/Parameters.v,1619136780,verilog,,,,,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/RV32Core.v,1619180719,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/RegisterFile.v,,RV32Core,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/RegisterFile.v,1619136780,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/WBSegReg.v,,RegisterFile,,,,,,,,
/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sources_1/imports/SourceCode/WBSegReg.v,1619136780,verilog,,/home/ubuntu/ca_lab/ca2021_lab02/ca2021_lab02.srcs/sim_1/imports/Simulation/testBench.v,,WBSegReg,,,,,,,,
