strict digraph "compose( ,  )" {
	node [label="\N"];
	"55:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f290f5c6350>",
		fillcolor=turquoise,
		label="55:BL
q0 <= d0;
q1 <= d1;
q2 <= d2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290f5c6210>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f290f5c6390>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290f5c64d0>]",
		style=filled,
		typ=Block];
	"Leaf_49:AL"	 [def_var="['q1', 'q0', 'q2']",
		label="Leaf_49:AL"];
	"55:BL" -> "Leaf_49:AL"	 [cond="[]",
		lineno=None];
	"51:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f290f5c6090>",
		fillcolor=springgreen,
		label="51:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"51:IF" -> "55:BL"	 [cond="['rst_n']",
		label="!((~rst_n))",
		lineno=51];
	"51:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f290fc9b1d0>",
		fillcolor=turquoise,
		label="51:BL
q0 <= { DATA_WIDTH{ 1'b0 } };
q1 <= { DATA_WIDTH{ 1'b0 } };
q2 <= { DATA_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290fd08bd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f290fc9bd90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f290f868f90>]",
		style=filled,
		typ=Block];
	"51:IF" -> "51:BL"	 [cond="['rst_n']",
		label="(~rst_n)",
		lineno=51];
	"49:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f290f9bb350>",
		clk_sens=True,
		fillcolor=gold,
		label="49:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'd2', 'd0', 'd1']"];
	"50:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f290f9bbc10>",
		fillcolor=turquoise,
		label="50:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"49:AL" -> "50:BL"	 [cond="[]",
		lineno=None];
	"50:BL" -> "51:IF"	 [cond="[]",
		lineno=None];
	"51:BL" -> "Leaf_49:AL"	 [cond="[]",
		lineno=None];
}
