
STM32_COURSE_SOMSIN_2_2_output_compare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039f0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003aac  08003aac  00004aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b88  08003b88  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  08003b88  08003b88  00004b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b90  08003b90  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b90  08003b90  00004b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b94  08003b94  00004b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003b98  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  08003ba4  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003ba4  0000510c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f802  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002012  00000000  00000000  00014836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  00016848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad9  00000000  00000000  00017608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ee0  00000000  00000000  000180e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b18  00000000  00000000  0002ffc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d75b  00000000  00000000  00040ad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de234  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000320c  00000000  00000000  000de278  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000e1484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003a94 	.word	0x08003a94

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003a94 	.word	0x08003a94

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fab8 	bl	8000b94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f814 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f934 	bl	8000894 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f8e4 	bl	80007f8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000630:	f000 f856 	bl	80006e0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 8000634:	4b05      	ldr	r3, [pc, #20]	@ (800064c <main+0x30>)
 8000636:	2100      	movs	r1, #0
 8000638:	0018      	movs	r0, r3
 800063a:	f001 fcfd 	bl	8002038 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_2);
 800063e:	4b03      	ldr	r3, [pc, #12]	@ (800064c <main+0x30>)
 8000640:	2104      	movs	r1, #4
 8000642:	0018      	movs	r0, r3
 8000644:	f001 fcf8 	bl	8002038 <HAL_TIM_OC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000648:	46c0      	nop			@ (mov r8, r8)
 800064a:	e7fd      	b.n	8000648 <main+0x2c>
 800064c:	20000028 	.word	0x20000028

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b590      	push	{r4, r7, lr}
 8000652:	b093      	sub	sp, #76	@ 0x4c
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	2410      	movs	r4, #16
 8000658:	193b      	adds	r3, r7, r4
 800065a:	0018      	movs	r0, r3
 800065c:	2338      	movs	r3, #56	@ 0x38
 800065e:	001a      	movs	r2, r3
 8000660:	2100      	movs	r1, #0
 8000662:	f003 f9eb 	bl	8003a3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000666:	003b      	movs	r3, r7
 8000668:	0018      	movs	r0, r3
 800066a:	2310      	movs	r3, #16
 800066c:	001a      	movs	r2, r3
 800066e:	2100      	movs	r1, #0
 8000670:	f003 f9e4 	bl	8003a3c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000674:	2380      	movs	r3, #128	@ 0x80
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	0018      	movs	r0, r3
 800067a:	f000 fd5d 	bl	8001138 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800067e:	193b      	adds	r3, r7, r4
 8000680:	2202      	movs	r2, #2
 8000682:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000684:	193b      	adds	r3, r7, r4
 8000686:	2280      	movs	r2, #128	@ 0x80
 8000688:	0052      	lsls	r2, r2, #1
 800068a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800068c:	193b      	adds	r3, r7, r4
 800068e:	2200      	movs	r2, #0
 8000690:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000692:	193b      	adds	r3, r7, r4
 8000694:	2240      	movs	r2, #64	@ 0x40
 8000696:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000698:	193b      	adds	r3, r7, r4
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	0018      	movs	r0, r3
 80006a2:	f000 fd95 	bl	80011d0 <HAL_RCC_OscConfig>
 80006a6:	1e03      	subs	r3, r0, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80006aa:	f000 f943 	bl	8000934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ae:	003b      	movs	r3, r7
 80006b0:	2207      	movs	r2, #7
 80006b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006b4:	003b      	movs	r3, r7
 80006b6:	2200      	movs	r2, #0
 80006b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ba:	003b      	movs	r3, r7
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c0:	003b      	movs	r3, r7
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006c6:	003b      	movs	r3, r7
 80006c8:	2100      	movs	r1, #0
 80006ca:	0018      	movs	r0, r3
 80006cc:	f001 f89a 	bl	8001804 <HAL_RCC_ClockConfig>
 80006d0:	1e03      	subs	r3, r0, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80006d4:	f000 f92e 	bl	8000934 <Error_Handler>
  }
}
 80006d8:	46c0      	nop			@ (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	b013      	add	sp, #76	@ 0x4c
 80006de:	bd90      	pop	{r4, r7, pc}

080006e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08e      	sub	sp, #56	@ 0x38
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006e6:	2328      	movs	r3, #40	@ 0x28
 80006e8:	18fb      	adds	r3, r7, r3
 80006ea:	0018      	movs	r0, r3
 80006ec:	2310      	movs	r3, #16
 80006ee:	001a      	movs	r2, r3
 80006f0:	2100      	movs	r1, #0
 80006f2:	f003 f9a3 	bl	8003a3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f6:	231c      	movs	r3, #28
 80006f8:	18fb      	adds	r3, r7, r3
 80006fa:	0018      	movs	r0, r3
 80006fc:	230c      	movs	r3, #12
 80006fe:	001a      	movs	r2, r3
 8000700:	2100      	movs	r1, #0
 8000702:	f003 f99b 	bl	8003a3c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000706:	003b      	movs	r3, r7
 8000708:	0018      	movs	r0, r3
 800070a:	231c      	movs	r3, #28
 800070c:	001a      	movs	r2, r3
 800070e:	2100      	movs	r1, #0
 8000710:	f003 f994 	bl	8003a3c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000714:	4b36      	ldr	r3, [pc, #216]	@ (80007f0 <MX_TIM3_Init+0x110>)
 8000716:	4a37      	ldr	r2, [pc, #220]	@ (80007f4 <MX_TIM3_Init+0x114>)
 8000718:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16 - 1;
 800071a:	4b35      	ldr	r3, [pc, #212]	@ (80007f0 <MX_TIM3_Init+0x110>)
 800071c:	220f      	movs	r2, #15
 800071e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000720:	4b33      	ldr	r3, [pc, #204]	@ (80007f0 <MX_TIM3_Init+0x110>)
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100 - 1;
 8000726:	4b32      	ldr	r3, [pc, #200]	@ (80007f0 <MX_TIM3_Init+0x110>)
 8000728:	2263      	movs	r2, #99	@ 0x63
 800072a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800072c:	4b30      	ldr	r3, [pc, #192]	@ (80007f0 <MX_TIM3_Init+0x110>)
 800072e:	2200      	movs	r2, #0
 8000730:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <MX_TIM3_Init+0x110>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <MX_TIM3_Init+0x110>)
 800073a:	0018      	movs	r0, r3
 800073c:	f001 fbc4 	bl	8001ec8 <HAL_TIM_Base_Init>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d001      	beq.n	8000748 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000744:	f000 f8f6 	bl	8000934 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000748:	2128      	movs	r1, #40	@ 0x28
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2280      	movs	r2, #128	@ 0x80
 800074e:	0152      	lsls	r2, r2, #5
 8000750:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000752:	187a      	adds	r2, r7, r1
 8000754:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <MX_TIM3_Init+0x110>)
 8000756:	0011      	movs	r1, r2
 8000758:	0018      	movs	r0, r3
 800075a:	f001 fdb7 	bl	80022cc <HAL_TIM_ConfigClockSource>
 800075e:	1e03      	subs	r3, r0, #0
 8000760:	d001      	beq.n	8000766 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000762:	f000 f8e7 	bl	8000934 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000766:	4b22      	ldr	r3, [pc, #136]	@ (80007f0 <MX_TIM3_Init+0x110>)
 8000768:	0018      	movs	r0, r3
 800076a:	f001 fc05 	bl	8001f78 <HAL_TIM_OC_Init>
 800076e:	1e03      	subs	r3, r0, #0
 8000770:	d001      	beq.n	8000776 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000772:	f000 f8df 	bl	8000934 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000776:	211c      	movs	r1, #28
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000784:	187a      	adds	r2, r7, r1
 8000786:	4b1a      	ldr	r3, [pc, #104]	@ (80007f0 <MX_TIM3_Init+0x110>)
 8000788:	0011      	movs	r1, r2
 800078a:	0018      	movs	r0, r3
 800078c:	f002 fa86 	bl	8002c9c <HAL_TIMEx_MasterConfigSynchronization>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000794:	f000 f8ce 	bl	8000934 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8000798:	003b      	movs	r3, r7
 800079a:	2230      	movs	r2, #48	@ 0x30
 800079c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 20;
 800079e:	003b      	movs	r3, r7
 80007a0:	2214      	movs	r2, #20
 80007a2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007a4:	003b      	movs	r3, r7
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007aa:	003b      	movs	r3, r7
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007b0:	0039      	movs	r1, r7
 80007b2:	4b0f      	ldr	r3, [pc, #60]	@ (80007f0 <MX_TIM3_Init+0x110>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	0018      	movs	r0, r3
 80007b8:	f001 fd28 	bl	800220c <HAL_TIM_OC_ConfigChannel>
 80007bc:	1e03      	subs	r3, r0, #0
 80007be:	d001      	beq.n	80007c4 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80007c0:	f000 f8b8 	bl	8000934 <Error_Handler>
  }
  sConfigOC.Pulse = 30;
 80007c4:	003b      	movs	r3, r7
 80007c6:	221e      	movs	r2, #30
 80007c8:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007ca:	0039      	movs	r1, r7
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <MX_TIM3_Init+0x110>)
 80007ce:	2204      	movs	r2, #4
 80007d0:	0018      	movs	r0, r3
 80007d2:	f001 fd1b 	bl	800220c <HAL_TIM_OC_ConfigChannel>
 80007d6:	1e03      	subs	r3, r0, #0
 80007d8:	d001      	beq.n	80007de <MX_TIM3_Init+0xfe>
  {
    Error_Handler();
 80007da:	f000 f8ab 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007de:	4b04      	ldr	r3, [pc, #16]	@ (80007f0 <MX_TIM3_Init+0x110>)
 80007e0:	0018      	movs	r0, r3
 80007e2:	f000 f8f3 	bl	80009cc <HAL_TIM_MspPostInit>

}
 80007e6:	46c0      	nop			@ (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b00e      	add	sp, #56	@ 0x38
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	46c0      	nop			@ (mov r8, r8)
 80007f0:	20000028 	.word	0x20000028
 80007f4:	40000400 	.word	0x40000400

080007f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007fc:	4b23      	ldr	r3, [pc, #140]	@ (800088c <MX_USART2_UART_Init+0x94>)
 80007fe:	4a24      	ldr	r2, [pc, #144]	@ (8000890 <MX_USART2_UART_Init+0x98>)
 8000800:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000802:	4b22      	ldr	r3, [pc, #136]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000804:	22e1      	movs	r2, #225	@ 0xe1
 8000806:	0252      	lsls	r2, r2, #9
 8000808:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800080a:	4b20      	ldr	r3, [pc, #128]	@ (800088c <MX_USART2_UART_Init+0x94>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000810:	4b1e      	ldr	r3, [pc, #120]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000812:	2200      	movs	r2, #0
 8000814:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000816:	4b1d      	ldr	r3, [pc, #116]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800081c:	4b1b      	ldr	r3, [pc, #108]	@ (800088c <MX_USART2_UART_Init+0x94>)
 800081e:	220c      	movs	r2, #12
 8000820:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000822:	4b1a      	ldr	r3, [pc, #104]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000828:	4b18      	ldr	r3, [pc, #96]	@ (800088c <MX_USART2_UART_Init+0x94>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800082e:	4b17      	ldr	r3, [pc, #92]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000834:	4b15      	ldr	r3, [pc, #84]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000836:	2200      	movs	r2, #0
 8000838:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800083a:	4b14      	ldr	r3, [pc, #80]	@ (800088c <MX_USART2_UART_Init+0x94>)
 800083c:	2200      	movs	r2, #0
 800083e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000840:	4b12      	ldr	r3, [pc, #72]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000842:	0018      	movs	r0, r3
 8000844:	f002 fa98 	bl	8002d78 <HAL_UART_Init>
 8000848:	1e03      	subs	r3, r0, #0
 800084a:	d001      	beq.n	8000850 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800084c:	f000 f872 	bl	8000934 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000850:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000852:	2100      	movs	r1, #0
 8000854:	0018      	movs	r0, r3
 8000856:	f003 f811 	bl	800387c <HAL_UARTEx_SetTxFifoThreshold>
 800085a:	1e03      	subs	r3, r0, #0
 800085c:	d001      	beq.n	8000862 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800085e:	f000 f869 	bl	8000934 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000864:	2100      	movs	r1, #0
 8000866:	0018      	movs	r0, r3
 8000868:	f003 f848 	bl	80038fc <HAL_UARTEx_SetRxFifoThreshold>
 800086c:	1e03      	subs	r3, r0, #0
 800086e:	d001      	beq.n	8000874 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000870:	f000 f860 	bl	8000934 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000874:	4b05      	ldr	r3, [pc, #20]	@ (800088c <MX_USART2_UART_Init+0x94>)
 8000876:	0018      	movs	r0, r3
 8000878:	f002 ffc6 	bl	8003808 <HAL_UARTEx_DisableFifoMode>
 800087c:	1e03      	subs	r3, r0, #0
 800087e:	d001      	beq.n	8000884 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000880:	f000 f858 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000884:	46c0      	nop			@ (mov r8, r8)
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	20000074 	.word	0x20000074
 8000890:	40004400 	.word	0x40004400

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b089      	sub	sp, #36	@ 0x24
 8000898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089a:	240c      	movs	r4, #12
 800089c:	193b      	adds	r3, r7, r4
 800089e:	0018      	movs	r0, r3
 80008a0:	2314      	movs	r3, #20
 80008a2:	001a      	movs	r2, r3
 80008a4:	2100      	movs	r1, #0
 80008a6:	f003 f8c9 	bl	8003a3c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008aa:	4b21      	ldr	r3, [pc, #132]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008ae:	4b20      	ldr	r3, [pc, #128]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008b0:	2104      	movs	r1, #4
 80008b2:	430a      	orrs	r2, r1
 80008b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80008b6:	4b1e      	ldr	r3, [pc, #120]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008ba:	2204      	movs	r2, #4
 80008bc:	4013      	ands	r3, r2
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008c8:	2120      	movs	r1, #32
 80008ca:	430a      	orrs	r2, r1
 80008cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80008ce:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008d2:	2220      	movs	r2, #32
 80008d4:	4013      	ands	r3, r2
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008da:	4b15      	ldr	r3, [pc, #84]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008de:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008e0:	2101      	movs	r1, #1
 80008e2:	430a      	orrs	r2, r1
 80008e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80008e6:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <MX_GPIO_Init+0x9c>)
 80008e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008ea:	2201      	movs	r2, #1
 80008ec:	4013      	ands	r3, r2
 80008ee:	603b      	str	r3, [r7, #0]
 80008f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80008f2:	23a0      	movs	r3, #160	@ 0xa0
 80008f4:	05db      	lsls	r3, r3, #23
 80008f6:	2200      	movs	r2, #0
 80008f8:	2120      	movs	r1, #32
 80008fa:	0018      	movs	r0, r3
 80008fc:	f000 fbfe 	bl	80010fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000900:	0021      	movs	r1, r4
 8000902:	187b      	adds	r3, r7, r1
 8000904:	2220      	movs	r2, #32
 8000906:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000908:	187b      	adds	r3, r7, r1
 800090a:	2201      	movs	r2, #1
 800090c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000914:	187b      	adds	r3, r7, r1
 8000916:	2202      	movs	r2, #2
 8000918:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800091a:	187a      	adds	r2, r7, r1
 800091c:	23a0      	movs	r3, #160	@ 0xa0
 800091e:	05db      	lsls	r3, r3, #23
 8000920:	0011      	movs	r1, r2
 8000922:	0018      	movs	r0, r3
 8000924:	f000 fa86 	bl	8000e34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000928:	46c0      	nop			@ (mov r8, r8)
 800092a:	46bd      	mov	sp, r7
 800092c:	b009      	add	sp, #36	@ 0x24
 800092e:	bd90      	pop	{r4, r7, pc}
 8000930:	40021000 	.word	0x40021000

08000934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000938:	b672      	cpsid	i
}
 800093a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800093c:	46c0      	nop			@ (mov r8, r8)
 800093e:	e7fd      	b.n	800093c <Error_Handler+0x8>

08000940 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000946:	4b11      	ldr	r3, [pc, #68]	@ (800098c <HAL_MspInit+0x4c>)
 8000948:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800094a:	4b10      	ldr	r3, [pc, #64]	@ (800098c <HAL_MspInit+0x4c>)
 800094c:	2101      	movs	r1, #1
 800094e:	430a      	orrs	r2, r1
 8000950:	641a      	str	r2, [r3, #64]	@ 0x40
 8000952:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <HAL_MspInit+0x4c>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000956:	2201      	movs	r2, #1
 8000958:	4013      	ands	r3, r2
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095e:	4b0b      	ldr	r3, [pc, #44]	@ (800098c <HAL_MspInit+0x4c>)
 8000960:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000962:	4b0a      	ldr	r3, [pc, #40]	@ (800098c <HAL_MspInit+0x4c>)
 8000964:	2180      	movs	r1, #128	@ 0x80
 8000966:	0549      	lsls	r1, r1, #21
 8000968:	430a      	orrs	r2, r1
 800096a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800096c:	4b07      	ldr	r3, [pc, #28]	@ (800098c <HAL_MspInit+0x4c>)
 800096e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000970:	2380      	movs	r3, #128	@ 0x80
 8000972:	055b      	lsls	r3, r3, #21
 8000974:	4013      	ands	r3, r2
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800097a:	23c0      	movs	r3, #192	@ 0xc0
 800097c:	00db      	lsls	r3, r3, #3
 800097e:	0018      	movs	r0, r3
 8000980:	f000 f98e 	bl	8000ca0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000984:	46c0      	nop			@ (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	b002      	add	sp, #8
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40021000 	.word	0x40021000

08000990 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a09      	ldr	r2, [pc, #36]	@ (80009c4 <HAL_TIM_Base_MspInit+0x34>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d10b      	bne.n	80009ba <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009a2:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <HAL_TIM_Base_MspInit+0x38>)
 80009a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009a6:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <HAL_TIM_Base_MspInit+0x38>)
 80009a8:	2102      	movs	r1, #2
 80009aa:	430a      	orrs	r2, r1
 80009ac:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009ae:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <HAL_TIM_Base_MspInit+0x38>)
 80009b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009b2:	2202      	movs	r2, #2
 80009b4:	4013      	ands	r3, r2
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80009ba:	46c0      	nop			@ (mov r8, r8)
 80009bc:	46bd      	mov	sp, r7
 80009be:	b004      	add	sp, #16
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	40000400 	.word	0x40000400
 80009c8:	40021000 	.word	0x40021000

080009cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009cc:	b590      	push	{r4, r7, lr}
 80009ce:	b089      	sub	sp, #36	@ 0x24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	240c      	movs	r4, #12
 80009d6:	193b      	adds	r3, r7, r4
 80009d8:	0018      	movs	r0, r3
 80009da:	2314      	movs	r3, #20
 80009dc:	001a      	movs	r2, r3
 80009de:	2100      	movs	r1, #0
 80009e0:	f003 f82c 	bl	8003a3c <memset>
  if(htim->Instance==TIM3)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a14      	ldr	r2, [pc, #80]	@ (8000a3c <HAL_TIM_MspPostInit+0x70>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d122      	bne.n	8000a34 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ee:	4b14      	ldr	r3, [pc, #80]	@ (8000a40 <HAL_TIM_MspPostInit+0x74>)
 80009f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009f2:	4b13      	ldr	r3, [pc, #76]	@ (8000a40 <HAL_TIM_MspPostInit+0x74>)
 80009f4:	2101      	movs	r1, #1
 80009f6:	430a      	orrs	r2, r1
 80009f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80009fa:	4b11      	ldr	r3, [pc, #68]	@ (8000a40 <HAL_TIM_MspPostInit+0x74>)
 80009fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009fe:	2201      	movs	r2, #1
 8000a00:	4013      	ands	r3, r2
 8000a02:	60bb      	str	r3, [r7, #8]
 8000a04:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a06:	0021      	movs	r1, r4
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	22c0      	movs	r2, #192	@ 0xc0
 8000a0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2202      	movs	r2, #2
 8000a12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2201      	movs	r2, #1
 8000a24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a26:	187a      	adds	r2, r7, r1
 8000a28:	23a0      	movs	r3, #160	@ 0xa0
 8000a2a:	05db      	lsls	r3, r3, #23
 8000a2c:	0011      	movs	r1, r2
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f000 fa00 	bl	8000e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a34:	46c0      	nop			@ (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b009      	add	sp, #36	@ 0x24
 8000a3a:	bd90      	pop	{r4, r7, pc}
 8000a3c:	40000400 	.word	0x40000400
 8000a40:	40021000 	.word	0x40021000

08000a44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b097      	sub	sp, #92	@ 0x5c
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	2344      	movs	r3, #68	@ 0x44
 8000a4e:	18fb      	adds	r3, r7, r3
 8000a50:	0018      	movs	r0, r3
 8000a52:	2314      	movs	r3, #20
 8000a54:	001a      	movs	r2, r3
 8000a56:	2100      	movs	r1, #0
 8000a58:	f002 fff0 	bl	8003a3c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a5c:	2410      	movs	r4, #16
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	0018      	movs	r0, r3
 8000a62:	2334      	movs	r3, #52	@ 0x34
 8000a64:	001a      	movs	r2, r3
 8000a66:	2100      	movs	r1, #0
 8000a68:	f002 ffe8 	bl	8003a3c <memset>
  if(huart->Instance==USART2)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a22      	ldr	r2, [pc, #136]	@ (8000afc <HAL_UART_MspInit+0xb8>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d13e      	bne.n	8000af4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a76:	193b      	adds	r3, r7, r4
 8000a78:	2202      	movs	r2, #2
 8000a7a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a7c:	193b      	adds	r3, r7, r4
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a82:	193b      	adds	r3, r7, r4
 8000a84:	0018      	movs	r0, r3
 8000a86:	f001 f867 	bl	8001b58 <HAL_RCCEx_PeriphCLKConfig>
 8000a8a:	1e03      	subs	r3, r0, #0
 8000a8c:	d001      	beq.n	8000a92 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a8e:	f7ff ff51 	bl	8000934 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a92:	4b1b      	ldr	r3, [pc, #108]	@ (8000b00 <HAL_UART_MspInit+0xbc>)
 8000a94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a96:	4b1a      	ldr	r3, [pc, #104]	@ (8000b00 <HAL_UART_MspInit+0xbc>)
 8000a98:	2180      	movs	r1, #128	@ 0x80
 8000a9a:	0289      	lsls	r1, r1, #10
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000aa0:	4b17      	ldr	r3, [pc, #92]	@ (8000b00 <HAL_UART_MspInit+0xbc>)
 8000aa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aa4:	2380      	movs	r3, #128	@ 0x80
 8000aa6:	029b      	lsls	r3, r3, #10
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aae:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <HAL_UART_MspInit+0xbc>)
 8000ab0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ab2:	4b13      	ldr	r3, [pc, #76]	@ (8000b00 <HAL_UART_MspInit+0xbc>)
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	430a      	orrs	r2, r1
 8000ab8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <HAL_UART_MspInit+0xbc>)
 8000abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000ac6:	2144      	movs	r1, #68	@ 0x44
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	220c      	movs	r2, #12
 8000acc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	2200      	movs	r2, #0
 8000ade:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae6:	187a      	adds	r2, r7, r1
 8000ae8:	23a0      	movs	r3, #160	@ 0xa0
 8000aea:	05db      	lsls	r3, r3, #23
 8000aec:	0011      	movs	r1, r2
 8000aee:	0018      	movs	r0, r3
 8000af0:	f000 f9a0 	bl	8000e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000af4:	46c0      	nop			@ (mov r8, r8)
 8000af6:	46bd      	mov	sp, r7
 8000af8:	b017      	add	sp, #92	@ 0x5c
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	40004400 	.word	0x40004400
 8000b00:	40021000 	.word	0x40021000

08000b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b08:	46c0      	nop			@ (mov r8, r8)
 8000b0a:	e7fd      	b.n	8000b08 <NMI_Handler+0x4>

08000b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	e7fd      	b.n	8000b10 <HardFault_Handler+0x4>

08000b14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b18:	46c0      	nop			@ (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b2c:	f000 f89c 	bl	8000c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b40:	480d      	ldr	r0, [pc, #52]	@ (8000b78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b42:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b44:	f7ff fff7 	bl	8000b36 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b48:	480c      	ldr	r0, [pc, #48]	@ (8000b7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b4a:	490d      	ldr	r1, [pc, #52]	@ (8000b80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b84 <LoopForever+0xe>)
  movs r3, #0
 8000b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b50:	e002      	b.n	8000b58 <LoopCopyDataInit>

08000b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b56:	3304      	adds	r3, #4

08000b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b5c:	d3f9      	bcc.n	8000b52 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b60:	4c0a      	ldr	r4, [pc, #40]	@ (8000b8c <LoopForever+0x16>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b64:	e001      	b.n	8000b6a <LoopFillZerobss>

08000b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b68:	3204      	adds	r2, #4

08000b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b6c:	d3fb      	bcc.n	8000b66 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b6e:	f002 ff6d 	bl	8003a4c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b72:	f7ff fd53 	bl	800061c <main>

08000b76 <LoopForever>:

LoopForever:
  b LoopForever
 8000b76:	e7fe      	b.n	8000b76 <LoopForever>
  ldr   r0, =_estack
 8000b78:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b80:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b84:	08003b98 	.word	0x08003b98
  ldr r2, =_sbss
 8000b88:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b8c:	2000010c 	.word	0x2000010c

08000b90 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b90:	e7fe      	b.n	8000b90 <ADC1_COMP_IRQHandler>
	...

08000b94 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd0 <HAL_Init+0x3c>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd0 <HAL_Init+0x3c>)
 8000ba6:	2180      	movs	r1, #128	@ 0x80
 8000ba8:	0049      	lsls	r1, r1, #1
 8000baa:	430a      	orrs	r2, r1
 8000bac:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bae:	2000      	movs	r0, #0
 8000bb0:	f000 f810 	bl	8000bd4 <HAL_InitTick>
 8000bb4:	1e03      	subs	r3, r0, #0
 8000bb6:	d003      	beq.n	8000bc0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000bb8:	1dfb      	adds	r3, r7, #7
 8000bba:	2201      	movs	r2, #1
 8000bbc:	701a      	strb	r2, [r3, #0]
 8000bbe:	e001      	b.n	8000bc4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000bc0:	f7ff febe 	bl	8000940 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bc4:	1dfb      	adds	r3, r7, #7
 8000bc6:	781b      	ldrb	r3, [r3, #0]
}
 8000bc8:	0018      	movs	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b002      	add	sp, #8
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40022000 	.word	0x40022000

08000bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd4:	b590      	push	{r4, r7, lr}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bdc:	230f      	movs	r3, #15
 8000bde:	18fb      	adds	r3, r7, r3
 8000be0:	2200      	movs	r2, #0
 8000be2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000be4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c5c <HAL_InitTick+0x88>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d02b      	beq.n	8000c44 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000bec:	4b1c      	ldr	r3, [pc, #112]	@ (8000c60 <HAL_InitTick+0x8c>)
 8000bee:	681c      	ldr	r4, [r3, #0]
 8000bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c5c <HAL_InitTick+0x88>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	0019      	movs	r1, r3
 8000bf6:	23fa      	movs	r3, #250	@ 0xfa
 8000bf8:	0098      	lsls	r0, r3, #2
 8000bfa:	f7ff fa83 	bl	8000104 <__udivsi3>
 8000bfe:	0003      	movs	r3, r0
 8000c00:	0019      	movs	r1, r3
 8000c02:	0020      	movs	r0, r4
 8000c04:	f7ff fa7e 	bl	8000104 <__udivsi3>
 8000c08:	0003      	movs	r3, r0
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f000 f905 	bl	8000e1a <HAL_SYSTICK_Config>
 8000c10:	1e03      	subs	r3, r0, #0
 8000c12:	d112      	bne.n	8000c3a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2b03      	cmp	r3, #3
 8000c18:	d80a      	bhi.n	8000c30 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	425b      	negs	r3, r3
 8000c20:	2200      	movs	r2, #0
 8000c22:	0018      	movs	r0, r3
 8000c24:	f000 f8e4 	bl	8000df0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c28:	4b0e      	ldr	r3, [pc, #56]	@ (8000c64 <HAL_InitTick+0x90>)
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	e00d      	b.n	8000c4c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000c30:	230f      	movs	r3, #15
 8000c32:	18fb      	adds	r3, r7, r3
 8000c34:	2201      	movs	r2, #1
 8000c36:	701a      	strb	r2, [r3, #0]
 8000c38:	e008      	b.n	8000c4c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c3a:	230f      	movs	r3, #15
 8000c3c:	18fb      	adds	r3, r7, r3
 8000c3e:	2201      	movs	r2, #1
 8000c40:	701a      	strb	r2, [r3, #0]
 8000c42:	e003      	b.n	8000c4c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c44:	230f      	movs	r3, #15
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	2201      	movs	r2, #1
 8000c4a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	18fb      	adds	r3, r7, r3
 8000c50:	781b      	ldrb	r3, [r3, #0]
}
 8000c52:	0018      	movs	r0, r3
 8000c54:	46bd      	mov	sp, r7
 8000c56:	b005      	add	sp, #20
 8000c58:	bd90      	pop	{r4, r7, pc}
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	20000008 	.word	0x20000008
 8000c60:	20000000 	.word	0x20000000
 8000c64:	20000004 	.word	0x20000004

08000c68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c6c:	4b05      	ldr	r3, [pc, #20]	@ (8000c84 <HAL_IncTick+0x1c>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	001a      	movs	r2, r3
 8000c72:	4b05      	ldr	r3, [pc, #20]	@ (8000c88 <HAL_IncTick+0x20>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	18d2      	adds	r2, r2, r3
 8000c78:	4b03      	ldr	r3, [pc, #12]	@ (8000c88 <HAL_IncTick+0x20>)
 8000c7a:	601a      	str	r2, [r3, #0]
}
 8000c7c:	46c0      	nop			@ (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			@ (mov r8, r8)
 8000c84:	20000008 	.word	0x20000008
 8000c88:	20000108 	.word	0x20000108

08000c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c90:	4b02      	ldr	r3, [pc, #8]	@ (8000c9c <HAL_GetTick+0x10>)
 8000c92:	681b      	ldr	r3, [r3, #0]
}
 8000c94:	0018      	movs	r0, r3
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	46c0      	nop			@ (mov r8, r8)
 8000c9c:	20000108 	.word	0x20000108

08000ca0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000ca8:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a06      	ldr	r2, [pc, #24]	@ (8000cc8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000cae:	4013      	ands	r3, r2
 8000cb0:	0019      	movs	r1, r3
 8000cb2:	4b04      	ldr	r3, [pc, #16]	@ (8000cc4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	601a      	str	r2, [r3, #0]
}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	b002      	add	sp, #8
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	46c0      	nop			@ (mov r8, r8)
 8000cc4:	40010000 	.word	0x40010000
 8000cc8:	fffff9ff 	.word	0xfffff9ff

08000ccc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	0002      	movs	r2, r0
 8000cd4:	6039      	str	r1, [r7, #0]
 8000cd6:	1dfb      	adds	r3, r7, #7
 8000cd8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ce0:	d828      	bhi.n	8000d34 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ce2:	4a2f      	ldr	r2, [pc, #188]	@ (8000da0 <__NVIC_SetPriority+0xd4>)
 8000ce4:	1dfb      	adds	r3, r7, #7
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	b25b      	sxtb	r3, r3
 8000cea:	089b      	lsrs	r3, r3, #2
 8000cec:	33c0      	adds	r3, #192	@ 0xc0
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	589b      	ldr	r3, [r3, r2]
 8000cf2:	1dfa      	adds	r2, r7, #7
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	2203      	movs	r2, #3
 8000cfa:	400a      	ands	r2, r1
 8000cfc:	00d2      	lsls	r2, r2, #3
 8000cfe:	21ff      	movs	r1, #255	@ 0xff
 8000d00:	4091      	lsls	r1, r2
 8000d02:	000a      	movs	r2, r1
 8000d04:	43d2      	mvns	r2, r2
 8000d06:	401a      	ands	r2, r3
 8000d08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	019b      	lsls	r3, r3, #6
 8000d0e:	22ff      	movs	r2, #255	@ 0xff
 8000d10:	401a      	ands	r2, r3
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	0018      	movs	r0, r3
 8000d18:	2303      	movs	r3, #3
 8000d1a:	4003      	ands	r3, r0
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d20:	481f      	ldr	r0, [pc, #124]	@ (8000da0 <__NVIC_SetPriority+0xd4>)
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	b25b      	sxtb	r3, r3
 8000d28:	089b      	lsrs	r3, r3, #2
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	33c0      	adds	r3, #192	@ 0xc0
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d32:	e031      	b.n	8000d98 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d34:	4a1b      	ldr	r2, [pc, #108]	@ (8000da4 <__NVIC_SetPriority+0xd8>)
 8000d36:	1dfb      	adds	r3, r7, #7
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	0019      	movs	r1, r3
 8000d3c:	230f      	movs	r3, #15
 8000d3e:	400b      	ands	r3, r1
 8000d40:	3b08      	subs	r3, #8
 8000d42:	089b      	lsrs	r3, r3, #2
 8000d44:	3306      	adds	r3, #6
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	18d3      	adds	r3, r2, r3
 8000d4a:	3304      	adds	r3, #4
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	1dfa      	adds	r2, r7, #7
 8000d50:	7812      	ldrb	r2, [r2, #0]
 8000d52:	0011      	movs	r1, r2
 8000d54:	2203      	movs	r2, #3
 8000d56:	400a      	ands	r2, r1
 8000d58:	00d2      	lsls	r2, r2, #3
 8000d5a:	21ff      	movs	r1, #255	@ 0xff
 8000d5c:	4091      	lsls	r1, r2
 8000d5e:	000a      	movs	r2, r1
 8000d60:	43d2      	mvns	r2, r2
 8000d62:	401a      	ands	r2, r3
 8000d64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	019b      	lsls	r3, r3, #6
 8000d6a:	22ff      	movs	r2, #255	@ 0xff
 8000d6c:	401a      	ands	r2, r3
 8000d6e:	1dfb      	adds	r3, r7, #7
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	0018      	movs	r0, r3
 8000d74:	2303      	movs	r3, #3
 8000d76:	4003      	ands	r3, r0
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d7c:	4809      	ldr	r0, [pc, #36]	@ (8000da4 <__NVIC_SetPriority+0xd8>)
 8000d7e:	1dfb      	adds	r3, r7, #7
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	001c      	movs	r4, r3
 8000d84:	230f      	movs	r3, #15
 8000d86:	4023      	ands	r3, r4
 8000d88:	3b08      	subs	r3, #8
 8000d8a:	089b      	lsrs	r3, r3, #2
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	3306      	adds	r3, #6
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	18c3      	adds	r3, r0, r3
 8000d94:	3304      	adds	r3, #4
 8000d96:	601a      	str	r2, [r3, #0]
}
 8000d98:	46c0      	nop			@ (mov r8, r8)
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	b003      	add	sp, #12
 8000d9e:	bd90      	pop	{r4, r7, pc}
 8000da0:	e000e100 	.word	0xe000e100
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	1e5a      	subs	r2, r3, #1
 8000db4:	2380      	movs	r3, #128	@ 0x80
 8000db6:	045b      	lsls	r3, r3, #17
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d301      	bcc.n	8000dc0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e010      	b.n	8000de2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000dec <SysTick_Config+0x44>)
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dc8:	2301      	movs	r3, #1
 8000dca:	425b      	negs	r3, r3
 8000dcc:	2103      	movs	r1, #3
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f7ff ff7c 	bl	8000ccc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd4:	4b05      	ldr	r3, [pc, #20]	@ (8000dec <SysTick_Config+0x44>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dda:	4b04      	ldr	r3, [pc, #16]	@ (8000dec <SysTick_Config+0x44>)
 8000ddc:	2207      	movs	r2, #7
 8000dde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	0018      	movs	r0, r3
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b002      	add	sp, #8
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	e000e010 	.word	0xe000e010

08000df0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60b9      	str	r1, [r7, #8]
 8000df8:	607a      	str	r2, [r7, #4]
 8000dfa:	210f      	movs	r1, #15
 8000dfc:	187b      	adds	r3, r7, r1
 8000dfe:	1c02      	adds	r2, r0, #0
 8000e00:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000e02:	68ba      	ldr	r2, [r7, #8]
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	b25b      	sxtb	r3, r3
 8000e0a:	0011      	movs	r1, r2
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f7ff ff5d 	bl	8000ccc <__NVIC_SetPriority>
}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b004      	add	sp, #16
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b082      	sub	sp, #8
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	0018      	movs	r0, r3
 8000e26:	f7ff ffbf 	bl	8000da8 <SysTick_Config>
 8000e2a:	0003      	movs	r3, r0
}
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	b002      	add	sp, #8
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e42:	e147      	b.n	80010d4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2101      	movs	r1, #1
 8000e4a:	697a      	ldr	r2, [r7, #20]
 8000e4c:	4091      	lsls	r1, r2
 8000e4e:	000a      	movs	r2, r1
 8000e50:	4013      	ands	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d100      	bne.n	8000e5c <HAL_GPIO_Init+0x28>
 8000e5a:	e138      	b.n	80010ce <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2203      	movs	r2, #3
 8000e62:	4013      	ands	r3, r2
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d005      	beq.n	8000e74 <HAL_GPIO_Init+0x40>
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	4013      	ands	r3, r2
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d130      	bne.n	8000ed6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	2203      	movs	r2, #3
 8000e80:	409a      	lsls	r2, r3
 8000e82:	0013      	movs	r3, r2
 8000e84:	43da      	mvns	r2, r3
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	68da      	ldr	r2, [r3, #12]
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	409a      	lsls	r2, r3
 8000e96:	0013      	movs	r3, r2
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000eaa:	2201      	movs	r2, #1
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	409a      	lsls	r2, r3
 8000eb0:	0013      	movs	r3, r2
 8000eb2:	43da      	mvns	r2, r3
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	091b      	lsrs	r3, r3, #4
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	401a      	ands	r2, r3
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	409a      	lsls	r2, r3
 8000ec8:	0013      	movs	r3, r2
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	2203      	movs	r2, #3
 8000edc:	4013      	ands	r3, r2
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	d017      	beq.n	8000f12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	2203      	movs	r2, #3
 8000eee:	409a      	lsls	r2, r3
 8000ef0:	0013      	movs	r3, r2
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	693b      	ldr	r3, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	689a      	ldr	r2, [r3, #8]
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	409a      	lsls	r2, r3
 8000f04:	0013      	movs	r3, r2
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	2203      	movs	r2, #3
 8000f18:	4013      	ands	r3, r2
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d123      	bne.n	8000f66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	08da      	lsrs	r2, r3, #3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	3208      	adds	r2, #8
 8000f26:	0092      	lsls	r2, r2, #2
 8000f28:	58d3      	ldr	r3, [r2, r3]
 8000f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	2207      	movs	r2, #7
 8000f30:	4013      	ands	r3, r2
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	220f      	movs	r2, #15
 8000f36:	409a      	lsls	r2, r3
 8000f38:	0013      	movs	r3, r2
 8000f3a:	43da      	mvns	r2, r3
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	4013      	ands	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	691a      	ldr	r2, [r3, #16]
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	2107      	movs	r1, #7
 8000f4a:	400b      	ands	r3, r1
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	409a      	lsls	r2, r3
 8000f50:	0013      	movs	r3, r2
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	08da      	lsrs	r2, r3, #3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3208      	adds	r2, #8
 8000f60:	0092      	lsls	r2, r2, #2
 8000f62:	6939      	ldr	r1, [r7, #16]
 8000f64:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	2203      	movs	r2, #3
 8000f72:	409a      	lsls	r2, r3
 8000f74:	0013      	movs	r3, r2
 8000f76:	43da      	mvns	r2, r3
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	2203      	movs	r2, #3
 8000f84:	401a      	ands	r2, r3
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	409a      	lsls	r2, r3
 8000f8c:	0013      	movs	r3, r2
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685a      	ldr	r2, [r3, #4]
 8000f9e:	23c0      	movs	r3, #192	@ 0xc0
 8000fa0:	029b      	lsls	r3, r3, #10
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	d100      	bne.n	8000fa8 <HAL_GPIO_Init+0x174>
 8000fa6:	e092      	b.n	80010ce <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000fa8:	4a50      	ldr	r2, [pc, #320]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	089b      	lsrs	r3, r3, #2
 8000fae:	3318      	adds	r3, #24
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	589b      	ldr	r3, [r3, r2]
 8000fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	2203      	movs	r2, #3
 8000fba:	4013      	ands	r3, r2
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	220f      	movs	r2, #15
 8000fc0:	409a      	lsls	r2, r3
 8000fc2:	0013      	movs	r3, r2
 8000fc4:	43da      	mvns	r2, r3
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	23a0      	movs	r3, #160	@ 0xa0
 8000fd0:	05db      	lsls	r3, r3, #23
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d013      	beq.n	8000ffe <HAL_GPIO_Init+0x1ca>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a45      	ldr	r2, [pc, #276]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d00d      	beq.n	8000ffa <HAL_GPIO_Init+0x1c6>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a44      	ldr	r2, [pc, #272]	@ (80010f4 <HAL_GPIO_Init+0x2c0>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d007      	beq.n	8000ff6 <HAL_GPIO_Init+0x1c2>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a43      	ldr	r2, [pc, #268]	@ (80010f8 <HAL_GPIO_Init+0x2c4>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d101      	bne.n	8000ff2 <HAL_GPIO_Init+0x1be>
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e006      	b.n	8001000 <HAL_GPIO_Init+0x1cc>
 8000ff2:	2305      	movs	r3, #5
 8000ff4:	e004      	b.n	8001000 <HAL_GPIO_Init+0x1cc>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	e002      	b.n	8001000 <HAL_GPIO_Init+0x1cc>
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e000      	b.n	8001000 <HAL_GPIO_Init+0x1cc>
 8000ffe:	2300      	movs	r3, #0
 8001000:	697a      	ldr	r2, [r7, #20]
 8001002:	2103      	movs	r1, #3
 8001004:	400a      	ands	r2, r1
 8001006:	00d2      	lsls	r2, r2, #3
 8001008:	4093      	lsls	r3, r2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001010:	4936      	ldr	r1, [pc, #216]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	089b      	lsrs	r3, r3, #2
 8001016:	3318      	adds	r3, #24
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800101e:	4b33      	ldr	r3, [pc, #204]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	43da      	mvns	r2, r3
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	4013      	ands	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	2380      	movs	r3, #128	@ 0x80
 8001034:	035b      	lsls	r3, r3, #13
 8001036:	4013      	ands	r3, r2
 8001038:	d003      	beq.n	8001042 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001042:	4b2a      	ldr	r3, [pc, #168]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001048:	4b28      	ldr	r3, [pc, #160]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	43da      	mvns	r2, r3
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	2380      	movs	r3, #128	@ 0x80
 800105e:	039b      	lsls	r3, r3, #14
 8001060:	4013      	ands	r3, r2
 8001062:	d003      	beq.n	800106c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800106c:	4b1f      	ldr	r3, [pc, #124]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001072:	4a1e      	ldr	r2, [pc, #120]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 8001074:	2384      	movs	r3, #132	@ 0x84
 8001076:	58d3      	ldr	r3, [r2, r3]
 8001078:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	43da      	mvns	r2, r3
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	4013      	ands	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685a      	ldr	r2, [r3, #4]
 8001088:	2380      	movs	r3, #128	@ 0x80
 800108a:	029b      	lsls	r3, r3, #10
 800108c:	4013      	ands	r3, r2
 800108e:	d003      	beq.n	8001098 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	4313      	orrs	r3, r2
 8001096:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001098:	4914      	ldr	r1, [pc, #80]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 800109a:	2284      	movs	r2, #132	@ 0x84
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80010a0:	4a12      	ldr	r2, [pc, #72]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 80010a2:	2380      	movs	r3, #128	@ 0x80
 80010a4:	58d3      	ldr	r3, [r2, r3]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	43da      	mvns	r2, r3
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	2380      	movs	r3, #128	@ 0x80
 80010b8:	025b      	lsls	r3, r3, #9
 80010ba:	4013      	ands	r3, r2
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010c6:	4909      	ldr	r1, [pc, #36]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 80010c8:	2280      	movs	r2, #128	@ 0x80
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	3301      	adds	r3, #1
 80010d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	40da      	lsrs	r2, r3
 80010dc:	1e13      	subs	r3, r2, #0
 80010de:	d000      	beq.n	80010e2 <HAL_GPIO_Init+0x2ae>
 80010e0:	e6b0      	b.n	8000e44 <HAL_GPIO_Init+0x10>
  }
}
 80010e2:	46c0      	nop			@ (mov r8, r8)
 80010e4:	46c0      	nop			@ (mov r8, r8)
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b006      	add	sp, #24
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40021800 	.word	0x40021800
 80010f0:	50000400 	.word	0x50000400
 80010f4:	50000800 	.word	0x50000800
 80010f8:	50000c00 	.word	0x50000c00

080010fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	0008      	movs	r0, r1
 8001106:	0011      	movs	r1, r2
 8001108:	1cbb      	adds	r3, r7, #2
 800110a:	1c02      	adds	r2, r0, #0
 800110c:	801a      	strh	r2, [r3, #0]
 800110e:	1c7b      	adds	r3, r7, #1
 8001110:	1c0a      	adds	r2, r1, #0
 8001112:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001114:	1c7b      	adds	r3, r7, #1
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d004      	beq.n	8001126 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800111c:	1cbb      	adds	r3, r7, #2
 800111e:	881a      	ldrh	r2, [r3, #0]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001124:	e003      	b.n	800112e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001126:	1cbb      	adds	r3, r7, #2
 8001128:	881a      	ldrh	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800112e:	46c0      	nop			@ (mov r8, r8)
 8001130:	46bd      	mov	sp, r7
 8001132:	b002      	add	sp, #8
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001140:	4b19      	ldr	r3, [pc, #100]	@ (80011a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a19      	ldr	r2, [pc, #100]	@ (80011ac <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001146:	4013      	ands	r3, r2
 8001148:	0019      	movs	r1, r3
 800114a:	4b17      	ldr	r3, [pc, #92]	@ (80011a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	430a      	orrs	r2, r1
 8001150:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	2380      	movs	r3, #128	@ 0x80
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	429a      	cmp	r2, r3
 800115a:	d11f      	bne.n	800119c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800115c:	4b14      	ldr	r3, [pc, #80]	@ (80011b0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	0013      	movs	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	189b      	adds	r3, r3, r2
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	4912      	ldr	r1, [pc, #72]	@ (80011b4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800116a:	0018      	movs	r0, r3
 800116c:	f7fe ffca 	bl	8000104 <__udivsi3>
 8001170:	0003      	movs	r3, r0
 8001172:	3301      	adds	r3, #1
 8001174:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001176:	e008      	b.n	800118a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	3b01      	subs	r3, #1
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	e001      	b.n	800118a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e009      	b.n	800119e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800118a:	4b07      	ldr	r3, [pc, #28]	@ (80011a8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800118c:	695a      	ldr	r2, [r3, #20]
 800118e:	2380      	movs	r3, #128	@ 0x80
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	401a      	ands	r2, r3
 8001194:	2380      	movs	r3, #128	@ 0x80
 8001196:	00db      	lsls	r3, r3, #3
 8001198:	429a      	cmp	r2, r3
 800119a:	d0ed      	beq.n	8001178 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800119c:	2300      	movs	r3, #0
}
 800119e:	0018      	movs	r0, r3
 80011a0:	46bd      	mov	sp, r7
 80011a2:	b004      	add	sp, #16
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	46c0      	nop			@ (mov r8, r8)
 80011a8:	40007000 	.word	0x40007000
 80011ac:	fffff9ff 	.word	0xfffff9ff
 80011b0:	20000000 	.word	0x20000000
 80011b4:	000f4240 	.word	0x000f4240

080011b8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80011bc:	4b03      	ldr	r3, [pc, #12]	@ (80011cc <LL_RCC_GetAPB1Prescaler+0x14>)
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	23e0      	movs	r3, #224	@ 0xe0
 80011c2:	01db      	lsls	r3, r3, #7
 80011c4:	4013      	ands	r3, r2
}
 80011c6:	0018      	movs	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40021000 	.word	0x40021000

080011d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d101      	bne.n	80011e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e2fe      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2201      	movs	r2, #1
 80011e8:	4013      	ands	r3, r2
 80011ea:	d100      	bne.n	80011ee <HAL_RCC_OscConfig+0x1e>
 80011ec:	e07c      	b.n	80012e8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011ee:	4bc3      	ldr	r3, [pc, #780]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	2238      	movs	r2, #56	@ 0x38
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011f8:	4bc0      	ldr	r3, [pc, #768]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	2203      	movs	r2, #3
 80011fe:	4013      	ands	r3, r2
 8001200:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	2b10      	cmp	r3, #16
 8001206:	d102      	bne.n	800120e <HAL_RCC_OscConfig+0x3e>
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	2b03      	cmp	r3, #3
 800120c:	d002      	beq.n	8001214 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	2b08      	cmp	r3, #8
 8001212:	d10b      	bne.n	800122c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001214:	4bb9      	ldr	r3, [pc, #740]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	2380      	movs	r3, #128	@ 0x80
 800121a:	029b      	lsls	r3, r3, #10
 800121c:	4013      	ands	r3, r2
 800121e:	d062      	beq.n	80012e6 <HAL_RCC_OscConfig+0x116>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d15e      	bne.n	80012e6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e2d9      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685a      	ldr	r2, [r3, #4]
 8001230:	2380      	movs	r3, #128	@ 0x80
 8001232:	025b      	lsls	r3, r3, #9
 8001234:	429a      	cmp	r2, r3
 8001236:	d107      	bne.n	8001248 <HAL_RCC_OscConfig+0x78>
 8001238:	4bb0      	ldr	r3, [pc, #704]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4baf      	ldr	r3, [pc, #700]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 800123e:	2180      	movs	r1, #128	@ 0x80
 8001240:	0249      	lsls	r1, r1, #9
 8001242:	430a      	orrs	r2, r1
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	e020      	b.n	800128a <HAL_RCC_OscConfig+0xba>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	23a0      	movs	r3, #160	@ 0xa0
 800124e:	02db      	lsls	r3, r3, #11
 8001250:	429a      	cmp	r2, r3
 8001252:	d10e      	bne.n	8001272 <HAL_RCC_OscConfig+0xa2>
 8001254:	4ba9      	ldr	r3, [pc, #676]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4ba8      	ldr	r3, [pc, #672]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 800125a:	2180      	movs	r1, #128	@ 0x80
 800125c:	02c9      	lsls	r1, r1, #11
 800125e:	430a      	orrs	r2, r1
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	4ba6      	ldr	r3, [pc, #664]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4ba5      	ldr	r3, [pc, #660]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001268:	2180      	movs	r1, #128	@ 0x80
 800126a:	0249      	lsls	r1, r1, #9
 800126c:	430a      	orrs	r2, r1
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	e00b      	b.n	800128a <HAL_RCC_OscConfig+0xba>
 8001272:	4ba2      	ldr	r3, [pc, #648]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	4ba1      	ldr	r3, [pc, #644]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001278:	49a1      	ldr	r1, [pc, #644]	@ (8001500 <HAL_RCC_OscConfig+0x330>)
 800127a:	400a      	ands	r2, r1
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	4b9f      	ldr	r3, [pc, #636]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	4b9e      	ldr	r3, [pc, #632]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001284:	499f      	ldr	r1, [pc, #636]	@ (8001504 <HAL_RCC_OscConfig+0x334>)
 8001286:	400a      	ands	r2, r1
 8001288:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d014      	beq.n	80012bc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001292:	f7ff fcfb 	bl	8000c8c <HAL_GetTick>
 8001296:	0003      	movs	r3, r0
 8001298:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800129a:	e008      	b.n	80012ae <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800129c:	f7ff fcf6 	bl	8000c8c <HAL_GetTick>
 80012a0:	0002      	movs	r2, r0
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	2b64      	cmp	r3, #100	@ 0x64
 80012a8:	d901      	bls.n	80012ae <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e298      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012ae:	4b93      	ldr	r3, [pc, #588]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	2380      	movs	r3, #128	@ 0x80
 80012b4:	029b      	lsls	r3, r3, #10
 80012b6:	4013      	ands	r3, r2
 80012b8:	d0f0      	beq.n	800129c <HAL_RCC_OscConfig+0xcc>
 80012ba:	e015      	b.n	80012e8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012bc:	f7ff fce6 	bl	8000c8c <HAL_GetTick>
 80012c0:	0003      	movs	r3, r0
 80012c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012c4:	e008      	b.n	80012d8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012c6:	f7ff fce1 	bl	8000c8c <HAL_GetTick>
 80012ca:	0002      	movs	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b64      	cmp	r3, #100	@ 0x64
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e283      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012d8:	4b88      	ldr	r3, [pc, #544]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	2380      	movs	r3, #128	@ 0x80
 80012de:	029b      	lsls	r3, r3, #10
 80012e0:	4013      	ands	r3, r2
 80012e2:	d1f0      	bne.n	80012c6 <HAL_RCC_OscConfig+0xf6>
 80012e4:	e000      	b.n	80012e8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2202      	movs	r2, #2
 80012ee:	4013      	ands	r3, r2
 80012f0:	d100      	bne.n	80012f4 <HAL_RCC_OscConfig+0x124>
 80012f2:	e099      	b.n	8001428 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012f4:	4b81      	ldr	r3, [pc, #516]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	2238      	movs	r2, #56	@ 0x38
 80012fa:	4013      	ands	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012fe:	4b7f      	ldr	r3, [pc, #508]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001300:	68db      	ldr	r3, [r3, #12]
 8001302:	2203      	movs	r2, #3
 8001304:	4013      	ands	r3, r2
 8001306:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	2b10      	cmp	r3, #16
 800130c:	d102      	bne.n	8001314 <HAL_RCC_OscConfig+0x144>
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	2b02      	cmp	r3, #2
 8001312:	d002      	beq.n	800131a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d135      	bne.n	8001386 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800131a:	4b78      	ldr	r3, [pc, #480]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	2380      	movs	r3, #128	@ 0x80
 8001320:	00db      	lsls	r3, r3, #3
 8001322:	4013      	ands	r3, r2
 8001324:	d005      	beq.n	8001332 <HAL_RCC_OscConfig+0x162>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	68db      	ldr	r3, [r3, #12]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e256      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001332:	4b72      	ldr	r3, [pc, #456]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	4a74      	ldr	r2, [pc, #464]	@ (8001508 <HAL_RCC_OscConfig+0x338>)
 8001338:	4013      	ands	r3, r2
 800133a:	0019      	movs	r1, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	695b      	ldr	r3, [r3, #20]
 8001340:	021a      	lsls	r2, r3, #8
 8001342:	4b6e      	ldr	r3, [pc, #440]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001344:	430a      	orrs	r2, r1
 8001346:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d112      	bne.n	8001374 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800134e:	4b6b      	ldr	r3, [pc, #428]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a6e      	ldr	r2, [pc, #440]	@ (800150c <HAL_RCC_OscConfig+0x33c>)
 8001354:	4013      	ands	r3, r2
 8001356:	0019      	movs	r1, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	691a      	ldr	r2, [r3, #16]
 800135c:	4b67      	ldr	r3, [pc, #412]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 800135e:	430a      	orrs	r2, r1
 8001360:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001362:	4b66      	ldr	r3, [pc, #408]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	0adb      	lsrs	r3, r3, #11
 8001368:	2207      	movs	r2, #7
 800136a:	4013      	ands	r3, r2
 800136c:	4a68      	ldr	r2, [pc, #416]	@ (8001510 <HAL_RCC_OscConfig+0x340>)
 800136e:	40da      	lsrs	r2, r3
 8001370:	4b68      	ldr	r3, [pc, #416]	@ (8001514 <HAL_RCC_OscConfig+0x344>)
 8001372:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001374:	4b68      	ldr	r3, [pc, #416]	@ (8001518 <HAL_RCC_OscConfig+0x348>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	0018      	movs	r0, r3
 800137a:	f7ff fc2b 	bl	8000bd4 <HAL_InitTick>
 800137e:	1e03      	subs	r3, r0, #0
 8001380:	d051      	beq.n	8001426 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e22c      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d030      	beq.n	80013f0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800138e:	4b5b      	ldr	r3, [pc, #364]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a5e      	ldr	r2, [pc, #376]	@ (800150c <HAL_RCC_OscConfig+0x33c>)
 8001394:	4013      	ands	r3, r2
 8001396:	0019      	movs	r1, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	691a      	ldr	r2, [r3, #16]
 800139c:	4b57      	ldr	r3, [pc, #348]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 800139e:	430a      	orrs	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80013a2:	4b56      	ldr	r3, [pc, #344]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	4b55      	ldr	r3, [pc, #340]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80013a8:	2180      	movs	r1, #128	@ 0x80
 80013aa:	0049      	lsls	r1, r1, #1
 80013ac:	430a      	orrs	r2, r1
 80013ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b0:	f7ff fc6c 	bl	8000c8c <HAL_GetTick>
 80013b4:	0003      	movs	r3, r0
 80013b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ba:	f7ff fc67 	bl	8000c8c <HAL_GetTick>
 80013be:	0002      	movs	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e209      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013cc:	4b4b      	ldr	r3, [pc, #300]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	2380      	movs	r3, #128	@ 0x80
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	4013      	ands	r3, r2
 80013d6:	d0f0      	beq.n	80013ba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d8:	4b48      	ldr	r3, [pc, #288]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	4a4a      	ldr	r2, [pc, #296]	@ (8001508 <HAL_RCC_OscConfig+0x338>)
 80013de:	4013      	ands	r3, r2
 80013e0:	0019      	movs	r1, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	021a      	lsls	r2, r3, #8
 80013e8:	4b44      	ldr	r3, [pc, #272]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80013ea:	430a      	orrs	r2, r1
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	e01b      	b.n	8001428 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80013f0:	4b42      	ldr	r3, [pc, #264]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b41      	ldr	r3, [pc, #260]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80013f6:	4949      	ldr	r1, [pc, #292]	@ (800151c <HAL_RCC_OscConfig+0x34c>)
 80013f8:	400a      	ands	r2, r1
 80013fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fc:	f7ff fc46 	bl	8000c8c <HAL_GetTick>
 8001400:	0003      	movs	r3, r0
 8001402:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001406:	f7ff fc41 	bl	8000c8c <HAL_GetTick>
 800140a:	0002      	movs	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e1e3      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001418:	4b38      	ldr	r3, [pc, #224]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	2380      	movs	r3, #128	@ 0x80
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	4013      	ands	r3, r2
 8001422:	d1f0      	bne.n	8001406 <HAL_RCC_OscConfig+0x236>
 8001424:	e000      	b.n	8001428 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001426:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2208      	movs	r2, #8
 800142e:	4013      	ands	r3, r2
 8001430:	d047      	beq.n	80014c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001432:	4b32      	ldr	r3, [pc, #200]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	2238      	movs	r2, #56	@ 0x38
 8001438:	4013      	ands	r3, r2
 800143a:	2b18      	cmp	r3, #24
 800143c:	d10a      	bne.n	8001454 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800143e:	4b2f      	ldr	r3, [pc, #188]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001442:	2202      	movs	r2, #2
 8001444:	4013      	ands	r3, r2
 8001446:	d03c      	beq.n	80014c2 <HAL_RCC_OscConfig+0x2f2>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d138      	bne.n	80014c2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e1c5      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d019      	beq.n	8001490 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800145c:	4b27      	ldr	r3, [pc, #156]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 800145e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001460:	4b26      	ldr	r3, [pc, #152]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001462:	2101      	movs	r1, #1
 8001464:	430a      	orrs	r2, r1
 8001466:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001468:	f7ff fc10 	bl	8000c8c <HAL_GetTick>
 800146c:	0003      	movs	r3, r0
 800146e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001470:	e008      	b.n	8001484 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001472:	f7ff fc0b 	bl	8000c8c <HAL_GetTick>
 8001476:	0002      	movs	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b02      	cmp	r3, #2
 800147e:	d901      	bls.n	8001484 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e1ad      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001484:	4b1d      	ldr	r3, [pc, #116]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001488:	2202      	movs	r2, #2
 800148a:	4013      	ands	r3, r2
 800148c:	d0f1      	beq.n	8001472 <HAL_RCC_OscConfig+0x2a2>
 800148e:	e018      	b.n	80014c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001490:	4b1a      	ldr	r3, [pc, #104]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001492:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001494:	4b19      	ldr	r3, [pc, #100]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 8001496:	2101      	movs	r1, #1
 8001498:	438a      	bics	r2, r1
 800149a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149c:	f7ff fbf6 	bl	8000c8c <HAL_GetTick>
 80014a0:	0003      	movs	r3, r0
 80014a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014a4:	e008      	b.n	80014b8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014a6:	f7ff fbf1 	bl	8000c8c <HAL_GetTick>
 80014aa:	0002      	movs	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e193      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014b8:	4b10      	ldr	r3, [pc, #64]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80014ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014bc:	2202      	movs	r2, #2
 80014be:	4013      	ands	r3, r2
 80014c0:	d1f1      	bne.n	80014a6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2204      	movs	r2, #4
 80014c8:	4013      	ands	r3, r2
 80014ca:	d100      	bne.n	80014ce <HAL_RCC_OscConfig+0x2fe>
 80014cc:	e0c6      	b.n	800165c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ce:	231f      	movs	r3, #31
 80014d0:	18fb      	adds	r3, r7, r3
 80014d2:	2200      	movs	r2, #0
 80014d4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80014d6:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	2238      	movs	r2, #56	@ 0x38
 80014dc:	4013      	ands	r3, r2
 80014de:	2b20      	cmp	r3, #32
 80014e0:	d11e      	bne.n	8001520 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80014e2:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <HAL_RCC_OscConfig+0x32c>)
 80014e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014e6:	2202      	movs	r2, #2
 80014e8:	4013      	ands	r3, r2
 80014ea:	d100      	bne.n	80014ee <HAL_RCC_OscConfig+0x31e>
 80014ec:	e0b6      	b.n	800165c <HAL_RCC_OscConfig+0x48c>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d000      	beq.n	80014f8 <HAL_RCC_OscConfig+0x328>
 80014f6:	e0b1      	b.n	800165c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e171      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
 80014fc:	40021000 	.word	0x40021000
 8001500:	fffeffff 	.word	0xfffeffff
 8001504:	fffbffff 	.word	0xfffbffff
 8001508:	ffff80ff 	.word	0xffff80ff
 800150c:	ffffc7ff 	.word	0xffffc7ff
 8001510:	00f42400 	.word	0x00f42400
 8001514:	20000000 	.word	0x20000000
 8001518:	20000004 	.word	0x20000004
 800151c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001520:	4bb1      	ldr	r3, [pc, #708]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001522:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	055b      	lsls	r3, r3, #21
 8001528:	4013      	ands	r3, r2
 800152a:	d101      	bne.n	8001530 <HAL_RCC_OscConfig+0x360>
 800152c:	2301      	movs	r3, #1
 800152e:	e000      	b.n	8001532 <HAL_RCC_OscConfig+0x362>
 8001530:	2300      	movs	r3, #0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d011      	beq.n	800155a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001536:	4bac      	ldr	r3, [pc, #688]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001538:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800153a:	4bab      	ldr	r3, [pc, #684]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 800153c:	2180      	movs	r1, #128	@ 0x80
 800153e:	0549      	lsls	r1, r1, #21
 8001540:	430a      	orrs	r2, r1
 8001542:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001544:	4ba8      	ldr	r3, [pc, #672]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001546:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001548:	2380      	movs	r3, #128	@ 0x80
 800154a:	055b      	lsls	r3, r3, #21
 800154c:	4013      	ands	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001552:	231f      	movs	r3, #31
 8001554:	18fb      	adds	r3, r7, r3
 8001556:	2201      	movs	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800155a:	4ba4      	ldr	r3, [pc, #656]	@ (80017ec <HAL_RCC_OscConfig+0x61c>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	2380      	movs	r3, #128	@ 0x80
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	4013      	ands	r3, r2
 8001564:	d11a      	bne.n	800159c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001566:	4ba1      	ldr	r3, [pc, #644]	@ (80017ec <HAL_RCC_OscConfig+0x61c>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	4ba0      	ldr	r3, [pc, #640]	@ (80017ec <HAL_RCC_OscConfig+0x61c>)
 800156c:	2180      	movs	r1, #128	@ 0x80
 800156e:	0049      	lsls	r1, r1, #1
 8001570:	430a      	orrs	r2, r1
 8001572:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001574:	f7ff fb8a 	bl	8000c8c <HAL_GetTick>
 8001578:	0003      	movs	r3, r0
 800157a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800157c:	e008      	b.n	8001590 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800157e:	f7ff fb85 	bl	8000c8c <HAL_GetTick>
 8001582:	0002      	movs	r2, r0
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d901      	bls.n	8001590 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800158c:	2303      	movs	r3, #3
 800158e:	e127      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001590:	4b96      	ldr	r3, [pc, #600]	@ (80017ec <HAL_RCC_OscConfig+0x61c>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	2380      	movs	r3, #128	@ 0x80
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	4013      	ands	r3, r2
 800159a:	d0f0      	beq.n	800157e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d106      	bne.n	80015b2 <HAL_RCC_OscConfig+0x3e2>
 80015a4:	4b90      	ldr	r3, [pc, #576]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015a8:	4b8f      	ldr	r3, [pc, #572]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015aa:	2101      	movs	r1, #1
 80015ac:	430a      	orrs	r2, r1
 80015ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80015b0:	e01c      	b.n	80015ec <HAL_RCC_OscConfig+0x41c>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	2b05      	cmp	r3, #5
 80015b8:	d10c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x404>
 80015ba:	4b8b      	ldr	r3, [pc, #556]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015be:	4b8a      	ldr	r3, [pc, #552]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015c0:	2104      	movs	r1, #4
 80015c2:	430a      	orrs	r2, r1
 80015c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80015c6:	4b88      	ldr	r3, [pc, #544]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015ca:	4b87      	ldr	r3, [pc, #540]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015cc:	2101      	movs	r1, #1
 80015ce:	430a      	orrs	r2, r1
 80015d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80015d2:	e00b      	b.n	80015ec <HAL_RCC_OscConfig+0x41c>
 80015d4:	4b84      	ldr	r3, [pc, #528]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015d8:	4b83      	ldr	r3, [pc, #524]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015da:	2101      	movs	r1, #1
 80015dc:	438a      	bics	r2, r1
 80015de:	65da      	str	r2, [r3, #92]	@ 0x5c
 80015e0:	4b81      	ldr	r3, [pc, #516]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015e4:	4b80      	ldr	r3, [pc, #512]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80015e6:	2104      	movs	r1, #4
 80015e8:	438a      	bics	r2, r1
 80015ea:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d014      	beq.n	800161e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f4:	f7ff fb4a 	bl	8000c8c <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015fc:	e009      	b.n	8001612 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015fe:	f7ff fb45 	bl	8000c8c <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	4a79      	ldr	r2, [pc, #484]	@ (80017f0 <HAL_RCC_OscConfig+0x620>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e0e6      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001612:	4b75      	ldr	r3, [pc, #468]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001616:	2202      	movs	r2, #2
 8001618:	4013      	ands	r3, r2
 800161a:	d0f0      	beq.n	80015fe <HAL_RCC_OscConfig+0x42e>
 800161c:	e013      	b.n	8001646 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800161e:	f7ff fb35 	bl	8000c8c <HAL_GetTick>
 8001622:	0003      	movs	r3, r0
 8001624:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001626:	e009      	b.n	800163c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001628:	f7ff fb30 	bl	8000c8c <HAL_GetTick>
 800162c:	0002      	movs	r2, r0
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	4a6f      	ldr	r2, [pc, #444]	@ (80017f0 <HAL_RCC_OscConfig+0x620>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e0d1      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800163c:	4b6a      	ldr	r3, [pc, #424]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 800163e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001640:	2202      	movs	r2, #2
 8001642:	4013      	ands	r3, r2
 8001644:	d1f0      	bne.n	8001628 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001646:	231f      	movs	r3, #31
 8001648:	18fb      	adds	r3, r7, r3
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d105      	bne.n	800165c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001650:	4b65      	ldr	r3, [pc, #404]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001652:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001654:	4b64      	ldr	r3, [pc, #400]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001656:	4967      	ldr	r1, [pc, #412]	@ (80017f4 <HAL_RCC_OscConfig+0x624>)
 8001658:	400a      	ands	r2, r1
 800165a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69db      	ldr	r3, [r3, #28]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d100      	bne.n	8001666 <HAL_RCC_OscConfig+0x496>
 8001664:	e0bb      	b.n	80017de <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001666:	4b60      	ldr	r3, [pc, #384]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	2238      	movs	r2, #56	@ 0x38
 800166c:	4013      	ands	r3, r2
 800166e:	2b10      	cmp	r3, #16
 8001670:	d100      	bne.n	8001674 <HAL_RCC_OscConfig+0x4a4>
 8001672:	e07b      	b.n	800176c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	69db      	ldr	r3, [r3, #28]
 8001678:	2b02      	cmp	r3, #2
 800167a:	d156      	bne.n	800172a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800167c:	4b5a      	ldr	r3, [pc, #360]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b59      	ldr	r3, [pc, #356]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001682:	495d      	ldr	r1, [pc, #372]	@ (80017f8 <HAL_RCC_OscConfig+0x628>)
 8001684:	400a      	ands	r2, r1
 8001686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001688:	f7ff fb00 	bl	8000c8c <HAL_GetTick>
 800168c:	0003      	movs	r3, r0
 800168e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001692:	f7ff fafb 	bl	8000c8c <HAL_GetTick>
 8001696:	0002      	movs	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e09d      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016a4:	4b50      	ldr	r3, [pc, #320]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	2380      	movs	r3, #128	@ 0x80
 80016aa:	049b      	lsls	r3, r3, #18
 80016ac:	4013      	ands	r3, r2
 80016ae:	d1f0      	bne.n	8001692 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016b0:	4b4d      	ldr	r3, [pc, #308]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	4a51      	ldr	r2, [pc, #324]	@ (80017fc <HAL_RCC_OscConfig+0x62c>)
 80016b6:	4013      	ands	r3, r2
 80016b8:	0019      	movs	r1, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6a1a      	ldr	r2, [r3, #32]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	431a      	orrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d0:	431a      	orrs	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	431a      	orrs	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016dc:	431a      	orrs	r2, r3
 80016de:	4b42      	ldr	r3, [pc, #264]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80016e0:	430a      	orrs	r2, r1
 80016e2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016e4:	4b40      	ldr	r3, [pc, #256]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b3f      	ldr	r3, [pc, #252]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80016ea:	2180      	movs	r1, #128	@ 0x80
 80016ec:	0449      	lsls	r1, r1, #17
 80016ee:	430a      	orrs	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80016f2:	4b3d      	ldr	r3, [pc, #244]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	4b3c      	ldr	r3, [pc, #240]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 80016f8:	2180      	movs	r1, #128	@ 0x80
 80016fa:	0549      	lsls	r1, r1, #21
 80016fc:	430a      	orrs	r2, r1
 80016fe:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001700:	f7ff fac4 	bl	8000c8c <HAL_GetTick>
 8001704:	0003      	movs	r3, r0
 8001706:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800170a:	f7ff fabf 	bl	8000c8c <HAL_GetTick>
 800170e:	0002      	movs	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e061      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800171c:	4b32      	ldr	r3, [pc, #200]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	2380      	movs	r3, #128	@ 0x80
 8001722:	049b      	lsls	r3, r3, #18
 8001724:	4013      	ands	r3, r2
 8001726:	d0f0      	beq.n	800170a <HAL_RCC_OscConfig+0x53a>
 8001728:	e059      	b.n	80017de <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800172a:	4b2f      	ldr	r3, [pc, #188]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	4b2e      	ldr	r3, [pc, #184]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001730:	4931      	ldr	r1, [pc, #196]	@ (80017f8 <HAL_RCC_OscConfig+0x628>)
 8001732:	400a      	ands	r2, r1
 8001734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001736:	f7ff faa9 	bl	8000c8c <HAL_GetTick>
 800173a:	0003      	movs	r3, r0
 800173c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001740:	f7ff faa4 	bl	8000c8c <HAL_GetTick>
 8001744:	0002      	movs	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e046      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001752:	4b25      	ldr	r3, [pc, #148]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	2380      	movs	r3, #128	@ 0x80
 8001758:	049b      	lsls	r3, r3, #18
 800175a:	4013      	ands	r3, r2
 800175c:	d1f0      	bne.n	8001740 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800175e:	4b22      	ldr	r3, [pc, #136]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001760:	68da      	ldr	r2, [r3, #12]
 8001762:	4b21      	ldr	r3, [pc, #132]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 8001764:	4926      	ldr	r1, [pc, #152]	@ (8001800 <HAL_RCC_OscConfig+0x630>)
 8001766:	400a      	ands	r2, r1
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	e038      	b.n	80017de <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d101      	bne.n	8001778 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e033      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001778:	4b1b      	ldr	r3, [pc, #108]	@ (80017e8 <HAL_RCC_OscConfig+0x618>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	2203      	movs	r2, #3
 8001782:	401a      	ands	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	429a      	cmp	r2, r3
 800178a:	d126      	bne.n	80017da <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	2270      	movs	r2, #112	@ 0x70
 8001790:	401a      	ands	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001796:	429a      	cmp	r2, r3
 8001798:	d11f      	bne.n	80017da <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	23fe      	movs	r3, #254	@ 0xfe
 800179e:	01db      	lsls	r3, r3, #7
 80017a0:	401a      	ands	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d116      	bne.n	80017da <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	23f8      	movs	r3, #248	@ 0xf8
 80017b0:	039b      	lsls	r3, r3, #14
 80017b2:	401a      	ands	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d10e      	bne.n	80017da <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	23e0      	movs	r3, #224	@ 0xe0
 80017c0:	051b      	lsls	r3, r3, #20
 80017c2:	401a      	ands	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d106      	bne.n	80017da <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	0f5b      	lsrs	r3, r3, #29
 80017d0:	075a      	lsls	r2, r3, #29
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d001      	beq.n	80017de <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e000      	b.n	80017e0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	0018      	movs	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	b008      	add	sp, #32
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40007000 	.word	0x40007000
 80017f0:	00001388 	.word	0x00001388
 80017f4:	efffffff 	.word	0xefffffff
 80017f8:	feffffff 	.word	0xfeffffff
 80017fc:	11c1808c 	.word	0x11c1808c
 8001800:	eefefffc 	.word	0xeefefffc

08001804 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d101      	bne.n	8001818 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e0e9      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001818:	4b76      	ldr	r3, [pc, #472]	@ (80019f4 <HAL_RCC_ClockConfig+0x1f0>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2207      	movs	r2, #7
 800181e:	4013      	ands	r3, r2
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	429a      	cmp	r2, r3
 8001824:	d91e      	bls.n	8001864 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001826:	4b73      	ldr	r3, [pc, #460]	@ (80019f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	2207      	movs	r2, #7
 800182c:	4393      	bics	r3, r2
 800182e:	0019      	movs	r1, r3
 8001830:	4b70      	ldr	r3, [pc, #448]	@ (80019f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	430a      	orrs	r2, r1
 8001836:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001838:	f7ff fa28 	bl	8000c8c <HAL_GetTick>
 800183c:	0003      	movs	r3, r0
 800183e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001840:	e009      	b.n	8001856 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001842:	f7ff fa23 	bl	8000c8c <HAL_GetTick>
 8001846:	0002      	movs	r2, r0
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	4a6a      	ldr	r2, [pc, #424]	@ (80019f8 <HAL_RCC_ClockConfig+0x1f4>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e0ca      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001856:	4b67      	ldr	r3, [pc, #412]	@ (80019f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2207      	movs	r2, #7
 800185c:	4013      	ands	r3, r2
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	d1ee      	bne.n	8001842 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2202      	movs	r2, #2
 800186a:	4013      	ands	r3, r2
 800186c:	d015      	beq.n	800189a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2204      	movs	r2, #4
 8001874:	4013      	ands	r3, r2
 8001876:	d006      	beq.n	8001886 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001878:	4b60      	ldr	r3, [pc, #384]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 800187a:	689a      	ldr	r2, [r3, #8]
 800187c:	4b5f      	ldr	r3, [pc, #380]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 800187e:	21e0      	movs	r1, #224	@ 0xe0
 8001880:	01c9      	lsls	r1, r1, #7
 8001882:	430a      	orrs	r2, r1
 8001884:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001886:	4b5d      	ldr	r3, [pc, #372]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	4a5d      	ldr	r2, [pc, #372]	@ (8001a00 <HAL_RCC_ClockConfig+0x1fc>)
 800188c:	4013      	ands	r3, r2
 800188e:	0019      	movs	r1, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689a      	ldr	r2, [r3, #8]
 8001894:	4b59      	ldr	r3, [pc, #356]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 8001896:	430a      	orrs	r2, r1
 8001898:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2201      	movs	r2, #1
 80018a0:	4013      	ands	r3, r2
 80018a2:	d057      	beq.n	8001954 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d107      	bne.n	80018bc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018ac:	4b53      	ldr	r3, [pc, #332]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	2380      	movs	r3, #128	@ 0x80
 80018b2:	029b      	lsls	r3, r3, #10
 80018b4:	4013      	ands	r3, r2
 80018b6:	d12b      	bne.n	8001910 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e097      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d107      	bne.n	80018d4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018c4:	4b4d      	ldr	r3, [pc, #308]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	2380      	movs	r3, #128	@ 0x80
 80018ca:	049b      	lsls	r3, r3, #18
 80018cc:	4013      	ands	r3, r2
 80018ce:	d11f      	bne.n	8001910 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e08b      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d107      	bne.n	80018ec <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018dc:	4b47      	ldr	r3, [pc, #284]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	2380      	movs	r3, #128	@ 0x80
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	4013      	ands	r3, r2
 80018e6:	d113      	bne.n	8001910 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e07f      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	2b03      	cmp	r3, #3
 80018f2:	d106      	bne.n	8001902 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018f4:	4b41      	ldr	r3, [pc, #260]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 80018f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018f8:	2202      	movs	r2, #2
 80018fa:	4013      	ands	r3, r2
 80018fc:	d108      	bne.n	8001910 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e074      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001902:	4b3e      	ldr	r3, [pc, #248]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 8001904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001906:	2202      	movs	r2, #2
 8001908:	4013      	ands	r3, r2
 800190a:	d101      	bne.n	8001910 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e06d      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001910:	4b3a      	ldr	r3, [pc, #232]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	2207      	movs	r2, #7
 8001916:	4393      	bics	r3, r2
 8001918:	0019      	movs	r1, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685a      	ldr	r2, [r3, #4]
 800191e:	4b37      	ldr	r3, [pc, #220]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 8001920:	430a      	orrs	r2, r1
 8001922:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001924:	f7ff f9b2 	bl	8000c8c <HAL_GetTick>
 8001928:	0003      	movs	r3, r0
 800192a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192c:	e009      	b.n	8001942 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800192e:	f7ff f9ad 	bl	8000c8c <HAL_GetTick>
 8001932:	0002      	movs	r2, r0
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	4a2f      	ldr	r2, [pc, #188]	@ (80019f8 <HAL_RCC_ClockConfig+0x1f4>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e054      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001942:	4b2e      	ldr	r3, [pc, #184]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	2238      	movs	r2, #56	@ 0x38
 8001948:	401a      	ands	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	429a      	cmp	r2, r3
 8001952:	d1ec      	bne.n	800192e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001954:	4b27      	ldr	r3, [pc, #156]	@ (80019f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2207      	movs	r2, #7
 800195a:	4013      	ands	r3, r2
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	429a      	cmp	r2, r3
 8001960:	d21e      	bcs.n	80019a0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001962:	4b24      	ldr	r3, [pc, #144]	@ (80019f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2207      	movs	r2, #7
 8001968:	4393      	bics	r3, r2
 800196a:	0019      	movs	r1, r3
 800196c:	4b21      	ldr	r3, [pc, #132]	@ (80019f4 <HAL_RCC_ClockConfig+0x1f0>)
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	430a      	orrs	r2, r1
 8001972:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001974:	f7ff f98a 	bl	8000c8c <HAL_GetTick>
 8001978:	0003      	movs	r3, r0
 800197a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800197c:	e009      	b.n	8001992 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800197e:	f7ff f985 	bl	8000c8c <HAL_GetTick>
 8001982:	0002      	movs	r2, r0
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	4a1b      	ldr	r2, [pc, #108]	@ (80019f8 <HAL_RCC_ClockConfig+0x1f4>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e02c      	b.n	80019ec <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001992:	4b18      	ldr	r3, [pc, #96]	@ (80019f4 <HAL_RCC_ClockConfig+0x1f0>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2207      	movs	r2, #7
 8001998:	4013      	ands	r3, r2
 800199a:	683a      	ldr	r2, [r7, #0]
 800199c:	429a      	cmp	r2, r3
 800199e:	d1ee      	bne.n	800197e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2204      	movs	r2, #4
 80019a6:	4013      	ands	r3, r2
 80019a8:	d009      	beq.n	80019be <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80019aa:	4b14      	ldr	r3, [pc, #80]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	4a15      	ldr	r2, [pc, #84]	@ (8001a04 <HAL_RCC_ClockConfig+0x200>)
 80019b0:	4013      	ands	r3, r2
 80019b2:	0019      	movs	r1, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68da      	ldr	r2, [r3, #12]
 80019b8:	4b10      	ldr	r3, [pc, #64]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 80019ba:	430a      	orrs	r2, r1
 80019bc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80019be:	f000 f829 	bl	8001a14 <HAL_RCC_GetSysClockFreq>
 80019c2:	0001      	movs	r1, r0
 80019c4:	4b0d      	ldr	r3, [pc, #52]	@ (80019fc <HAL_RCC_ClockConfig+0x1f8>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	0a1b      	lsrs	r3, r3, #8
 80019ca:	220f      	movs	r2, #15
 80019cc:	401a      	ands	r2, r3
 80019ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001a08 <HAL_RCC_ClockConfig+0x204>)
 80019d0:	0092      	lsls	r2, r2, #2
 80019d2:	58d3      	ldr	r3, [r2, r3]
 80019d4:	221f      	movs	r2, #31
 80019d6:	4013      	ands	r3, r2
 80019d8:	000a      	movs	r2, r1
 80019da:	40da      	lsrs	r2, r3
 80019dc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <HAL_RCC_ClockConfig+0x208>)
 80019de:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80019e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <HAL_RCC_ClockConfig+0x20c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	0018      	movs	r0, r3
 80019e6:	f7ff f8f5 	bl	8000bd4 <HAL_InitTick>
 80019ea:	0003      	movs	r3, r0
}
 80019ec:	0018      	movs	r0, r3
 80019ee:	46bd      	mov	sp, r7
 80019f0:	b004      	add	sp, #16
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40022000 	.word	0x40022000
 80019f8:	00001388 	.word	0x00001388
 80019fc:	40021000 	.word	0x40021000
 8001a00:	fffff0ff 	.word	0xfffff0ff
 8001a04:	ffff8fff 	.word	0xffff8fff
 8001a08:	08003aac 	.word	0x08003aac
 8001a0c:	20000000 	.word	0x20000000
 8001a10:	20000004 	.word	0x20000004

08001a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a1a:	4b3c      	ldr	r3, [pc, #240]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	2238      	movs	r2, #56	@ 0x38
 8001a20:	4013      	ands	r3, r2
 8001a22:	d10f      	bne.n	8001a44 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001a24:	4b39      	ldr	r3, [pc, #228]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	0adb      	lsrs	r3, r3, #11
 8001a2a:	2207      	movs	r2, #7
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	2201      	movs	r2, #1
 8001a30:	409a      	lsls	r2, r3
 8001a32:	0013      	movs	r3, r2
 8001a34:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001a36:	6839      	ldr	r1, [r7, #0]
 8001a38:	4835      	ldr	r0, [pc, #212]	@ (8001b10 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a3a:	f7fe fb63 	bl	8000104 <__udivsi3>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	e05d      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a44:	4b31      	ldr	r3, [pc, #196]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	2238      	movs	r2, #56	@ 0x38
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	2b08      	cmp	r3, #8
 8001a4e:	d102      	bne.n	8001a56 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a50:	4b30      	ldr	r3, [pc, #192]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	e054      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a56:	4b2d      	ldr	r3, [pc, #180]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	2238      	movs	r2, #56	@ 0x38
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2b10      	cmp	r3, #16
 8001a60:	d138      	bne.n	8001ad4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001a62:	4b2a      	ldr	r3, [pc, #168]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	2203      	movs	r2, #3
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a6c:	4b27      	ldr	r3, [pc, #156]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	091b      	lsrs	r3, r3, #4
 8001a72:	2207      	movs	r2, #7
 8001a74:	4013      	ands	r3, r2
 8001a76:	3301      	adds	r3, #1
 8001a78:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2b03      	cmp	r3, #3
 8001a7e:	d10d      	bne.n	8001a9c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a80:	68b9      	ldr	r1, [r7, #8]
 8001a82:	4824      	ldr	r0, [pc, #144]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a84:	f7fe fb3e 	bl	8000104 <__udivsi3>
 8001a88:	0003      	movs	r3, r0
 8001a8a:	0019      	movs	r1, r3
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	0a1b      	lsrs	r3, r3, #8
 8001a92:	227f      	movs	r2, #127	@ 0x7f
 8001a94:	4013      	ands	r3, r2
 8001a96:	434b      	muls	r3, r1
 8001a98:	617b      	str	r3, [r7, #20]
        break;
 8001a9a:	e00d      	b.n	8001ab8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001a9c:	68b9      	ldr	r1, [r7, #8]
 8001a9e:	481c      	ldr	r0, [pc, #112]	@ (8001b10 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001aa0:	f7fe fb30 	bl	8000104 <__udivsi3>
 8001aa4:	0003      	movs	r3, r0
 8001aa6:	0019      	movs	r1, r3
 8001aa8:	4b18      	ldr	r3, [pc, #96]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	0a1b      	lsrs	r3, r3, #8
 8001aae:	227f      	movs	r2, #127	@ 0x7f
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	434b      	muls	r3, r1
 8001ab4:	617b      	str	r3, [r7, #20]
        break;
 8001ab6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001ab8:	4b14      	ldr	r3, [pc, #80]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	0f5b      	lsrs	r3, r3, #29
 8001abe:	2207      	movs	r2, #7
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	6978      	ldr	r0, [r7, #20]
 8001aca:	f7fe fb1b 	bl	8000104 <__udivsi3>
 8001ace:	0003      	movs	r3, r0
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	e015      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	2238      	movs	r2, #56	@ 0x38
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b20      	cmp	r3, #32
 8001ade:	d103      	bne.n	8001ae8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001ae0:	2380      	movs	r3, #128	@ 0x80
 8001ae2:	021b      	lsls	r3, r3, #8
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	e00b      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001ae8:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	2238      	movs	r2, #56	@ 0x38
 8001aee:	4013      	ands	r3, r2
 8001af0:	2b18      	cmp	r3, #24
 8001af2:	d103      	bne.n	8001afc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001af4:	23fa      	movs	r3, #250	@ 0xfa
 8001af6:	01db      	lsls	r3, r3, #7
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	e001      	b.n	8001b00 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001afc:	2300      	movs	r3, #0
 8001afe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b00:	693b      	ldr	r3, [r7, #16]
}
 8001b02:	0018      	movs	r0, r3
 8001b04:	46bd      	mov	sp, r7
 8001b06:	b006      	add	sp, #24
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	46c0      	nop			@ (mov r8, r8)
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	00f42400 	.word	0x00f42400
 8001b14:	007a1200 	.word	0x007a1200

08001b18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b1c:	4b02      	ldr	r3, [pc, #8]	@ (8001b28 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	46c0      	nop			@ (mov r8, r8)
 8001b28:	20000000 	.word	0x20000000

08001b2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b2c:	b5b0      	push	{r4, r5, r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001b30:	f7ff fff2 	bl	8001b18 <HAL_RCC_GetHCLKFreq>
 8001b34:	0004      	movs	r4, r0
 8001b36:	f7ff fb3f 	bl	80011b8 <LL_RCC_GetAPB1Prescaler>
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	0b1a      	lsrs	r2, r3, #12
 8001b3e:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b40:	0092      	lsls	r2, r2, #2
 8001b42:	58d3      	ldr	r3, [r2, r3]
 8001b44:	221f      	movs	r2, #31
 8001b46:	4013      	ands	r3, r2
 8001b48:	40dc      	lsrs	r4, r3
 8001b4a:	0023      	movs	r3, r4
}
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bdb0      	pop	{r4, r5, r7, pc}
 8001b52:	46c0      	nop			@ (mov r8, r8)
 8001b54:	08003aec 	.word	0x08003aec

08001b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001b60:	2313      	movs	r3, #19
 8001b62:	18fb      	adds	r3, r7, r3
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001b68:	2312      	movs	r3, #18
 8001b6a:	18fb      	adds	r3, r7, r3
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	2380      	movs	r3, #128	@ 0x80
 8001b76:	029b      	lsls	r3, r3, #10
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d100      	bne.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001b7c:	e0a3      	b.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b7e:	2011      	movs	r0, #17
 8001b80:	183b      	adds	r3, r7, r0
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b86:	4bc3      	ldr	r3, [pc, #780]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b8a:	2380      	movs	r3, #128	@ 0x80
 8001b8c:	055b      	lsls	r3, r3, #21
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d110      	bne.n	8001bb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b92:	4bc0      	ldr	r3, [pc, #768]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b96:	4bbf      	ldr	r3, [pc, #764]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b98:	2180      	movs	r1, #128	@ 0x80
 8001b9a:	0549      	lsls	r1, r1, #21
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ba0:	4bbc      	ldr	r3, [pc, #752]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ba2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ba4:	2380      	movs	r3, #128	@ 0x80
 8001ba6:	055b      	lsls	r3, r3, #21
 8001ba8:	4013      	ands	r3, r2
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bae:	183b      	adds	r3, r7, r0
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001bb4:	4bb8      	ldr	r3, [pc, #736]	@ (8001e98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4bb7      	ldr	r3, [pc, #732]	@ (8001e98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001bba:	2180      	movs	r1, #128	@ 0x80
 8001bbc:	0049      	lsls	r1, r1, #1
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001bc2:	f7ff f863 	bl	8000c8c <HAL_GetTick>
 8001bc6:	0003      	movs	r3, r0
 8001bc8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001bca:	e00b      	b.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bcc:	f7ff f85e 	bl	8000c8c <HAL_GetTick>
 8001bd0:	0002      	movs	r2, r0
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d904      	bls.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001bda:	2313      	movs	r3, #19
 8001bdc:	18fb      	adds	r3, r7, r3
 8001bde:	2203      	movs	r2, #3
 8001be0:	701a      	strb	r2, [r3, #0]
        break;
 8001be2:	e005      	b.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001be4:	4bac      	ldr	r3, [pc, #688]	@ (8001e98 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	2380      	movs	r3, #128	@ 0x80
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	4013      	ands	r3, r2
 8001bee:	d0ed      	beq.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001bf0:	2313      	movs	r3, #19
 8001bf2:	18fb      	adds	r3, r7, r3
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d154      	bne.n	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001bfa:	4ba6      	ldr	r3, [pc, #664]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bfc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001bfe:	23c0      	movs	r3, #192	@ 0xc0
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4013      	ands	r3, r2
 8001c04:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d019      	beq.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c10:	697a      	ldr	r2, [r7, #20]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d014      	beq.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001c16:	4b9f      	ldr	r3, [pc, #636]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c1a:	4aa0      	ldr	r2, [pc, #640]	@ (8001e9c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001c20:	4b9c      	ldr	r3, [pc, #624]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c22:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c24:	4b9b      	ldr	r3, [pc, #620]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c26:	2180      	movs	r1, #128	@ 0x80
 8001c28:	0249      	lsls	r1, r1, #9
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001c2e:	4b99      	ldr	r3, [pc, #612]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c30:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c32:	4b98      	ldr	r3, [pc, #608]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c34:	499a      	ldr	r1, [pc, #616]	@ (8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001c36:	400a      	ands	r2, r1
 8001c38:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001c3a:	4b96      	ldr	r3, [pc, #600]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	2201      	movs	r2, #1
 8001c44:	4013      	ands	r3, r2
 8001c46:	d016      	beq.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c48:	f7ff f820 	bl	8000c8c <HAL_GetTick>
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c50:	e00c      	b.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c52:	f7ff f81b 	bl	8000c8c <HAL_GetTick>
 8001c56:	0002      	movs	r2, r0
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	4a91      	ldr	r2, [pc, #580]	@ (8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d904      	bls.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001c62:	2313      	movs	r3, #19
 8001c64:	18fb      	adds	r3, r7, r3
 8001c66:	2203      	movs	r2, #3
 8001c68:	701a      	strb	r2, [r3, #0]
            break;
 8001c6a:	e004      	b.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c6c:	4b89      	ldr	r3, [pc, #548]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c70:	2202      	movs	r2, #2
 8001c72:	4013      	ands	r3, r2
 8001c74:	d0ed      	beq.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001c76:	2313      	movs	r3, #19
 8001c78:	18fb      	adds	r3, r7, r3
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d10a      	bne.n	8001c96 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c80:	4b84      	ldr	r3, [pc, #528]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c84:	4a85      	ldr	r2, [pc, #532]	@ (8001e9c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	0019      	movs	r1, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c8e:	4b81      	ldr	r3, [pc, #516]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c90:	430a      	orrs	r2, r1
 8001c92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c94:	e00c      	b.n	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001c96:	2312      	movs	r3, #18
 8001c98:	18fb      	adds	r3, r7, r3
 8001c9a:	2213      	movs	r2, #19
 8001c9c:	18ba      	adds	r2, r7, r2
 8001c9e:	7812      	ldrb	r2, [r2, #0]
 8001ca0:	701a      	strb	r2, [r3, #0]
 8001ca2:	e005      	b.n	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ca4:	2312      	movs	r3, #18
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	2213      	movs	r2, #19
 8001caa:	18ba      	adds	r2, r7, r2
 8001cac:	7812      	ldrb	r2, [r2, #0]
 8001cae:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001cb0:	2311      	movs	r3, #17
 8001cb2:	18fb      	adds	r3, r7, r3
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d105      	bne.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cba:	4b76      	ldr	r3, [pc, #472]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001cbe:	4b75      	ldr	r3, [pc, #468]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cc0:	4979      	ldr	r1, [pc, #484]	@ (8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001cc2:	400a      	ands	r2, r1
 8001cc4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d009      	beq.n	8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001cd0:	4b70      	ldr	r3, [pc, #448]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	4393      	bics	r3, r2
 8001cd8:	0019      	movs	r1, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	4b6d      	ldr	r3, [pc, #436]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2202      	movs	r2, #2
 8001cea:	4013      	ands	r3, r2
 8001cec:	d009      	beq.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001cee:	4b69      	ldr	r3, [pc, #420]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cf2:	220c      	movs	r2, #12
 8001cf4:	4393      	bics	r3, r2
 8001cf6:	0019      	movs	r1, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	4b65      	ldr	r3, [pc, #404]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2210      	movs	r2, #16
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d009      	beq.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001d0c:	4b61      	ldr	r3, [pc, #388]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d10:	4a66      	ldr	r2, [pc, #408]	@ (8001eac <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001d12:	4013      	ands	r3, r2
 8001d14:	0019      	movs	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	68da      	ldr	r2, [r3, #12]
 8001d1a:	4b5e      	ldr	r3, [pc, #376]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	2380      	movs	r3, #128	@ 0x80
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	4013      	ands	r3, r2
 8001d2a:	d009      	beq.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001d2c:	4b59      	ldr	r3, [pc, #356]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d30:	4a5f      	ldr	r2, [pc, #380]	@ (8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001d32:	4013      	ands	r3, r2
 8001d34:	0019      	movs	r1, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	699a      	ldr	r2, [r3, #24]
 8001d3a:	4b56      	ldr	r3, [pc, #344]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	2380      	movs	r3, #128	@ 0x80
 8001d46:	00db      	lsls	r3, r3, #3
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d009      	beq.n	8001d60 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001d4c:	4b51      	ldr	r3, [pc, #324]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d50:	4a58      	ldr	r2, [pc, #352]	@ (8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001d52:	4013      	ands	r3, r2
 8001d54:	0019      	movs	r1, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	69da      	ldr	r2, [r3, #28]
 8001d5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2220      	movs	r2, #32
 8001d66:	4013      	ands	r3, r2
 8001d68:	d009      	beq.n	8001d7e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d6e:	4a52      	ldr	r2, [pc, #328]	@ (8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001d70:	4013      	ands	r3, r2
 8001d72:	0019      	movs	r1, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691a      	ldr	r2, [r3, #16]
 8001d78:	4b46      	ldr	r3, [pc, #280]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	2380      	movs	r3, #128	@ 0x80
 8001d84:	01db      	lsls	r3, r3, #7
 8001d86:	4013      	ands	r3, r2
 8001d88:	d015      	beq.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001d8a:	4b42      	ldr	r3, [pc, #264]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	0899      	lsrs	r1, r3, #2
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a1a      	ldr	r2, [r3, #32]
 8001d96:	4b3f      	ldr	r3, [pc, #252]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a1a      	ldr	r2, [r3, #32]
 8001da0:	2380      	movs	r3, #128	@ 0x80
 8001da2:	05db      	lsls	r3, r3, #23
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d106      	bne.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001da8:	4b3a      	ldr	r3, [pc, #232]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	4b39      	ldr	r3, [pc, #228]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dae:	2180      	movs	r1, #128	@ 0x80
 8001db0:	0249      	lsls	r1, r1, #9
 8001db2:	430a      	orrs	r2, r1
 8001db4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	2380      	movs	r3, #128	@ 0x80
 8001dbc:	031b      	lsls	r3, r3, #12
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d009      	beq.n	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001dc2:	4b34      	ldr	r3, [pc, #208]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dc6:	2240      	movs	r2, #64	@ 0x40
 8001dc8:	4393      	bics	r3, r2
 8001dca:	0019      	movs	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dd0:	4b30      	ldr	r3, [pc, #192]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	2380      	movs	r3, #128	@ 0x80
 8001ddc:	039b      	lsls	r3, r3, #14
 8001dde:	4013      	ands	r3, r2
 8001de0:	d016      	beq.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001de2:	4b2c      	ldr	r3, [pc, #176]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de6:	4a35      	ldr	r2, [pc, #212]	@ (8001ebc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001de8:	4013      	ands	r3, r2
 8001dea:	0019      	movs	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001df0:	4b28      	ldr	r3, [pc, #160]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001df2:	430a      	orrs	r2, r1
 8001df4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001dfa:	2380      	movs	r3, #128	@ 0x80
 8001dfc:	03db      	lsls	r3, r3, #15
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d106      	bne.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001e02:	4b24      	ldr	r3, [pc, #144]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e04:	68da      	ldr	r2, [r3, #12]
 8001e06:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e08:	2180      	movs	r1, #128	@ 0x80
 8001e0a:	0449      	lsls	r1, r1, #17
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	03db      	lsls	r3, r3, #15
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d016      	beq.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e20:	4a27      	ldr	r2, [pc, #156]	@ (8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001e22:	4013      	ands	r3, r2
 8001e24:	0019      	movs	r1, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	045b      	lsls	r3, r3, #17
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d106      	bne.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001e3c:	4b15      	ldr	r3, [pc, #84]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e3e:	68da      	ldr	r2, [r3, #12]
 8001e40:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e42:	2180      	movs	r1, #128	@ 0x80
 8001e44:	0449      	lsls	r1, r1, #17
 8001e46:	430a      	orrs	r2, r1
 8001e48:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	2380      	movs	r3, #128	@ 0x80
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	4013      	ands	r3, r2
 8001e54:	d016      	beq.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001e56:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	0019      	movs	r1, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	695a      	ldr	r2, [r3, #20]
 8001e64:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e66:	430a      	orrs	r2, r1
 8001e68:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	695a      	ldr	r2, [r3, #20]
 8001e6e:	2380      	movs	r3, #128	@ 0x80
 8001e70:	01db      	lsls	r3, r3, #7
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d106      	bne.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e76:	4b07      	ldr	r3, [pc, #28]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e7c:	2180      	movs	r1, #128	@ 0x80
 8001e7e:	0249      	lsls	r1, r1, #9
 8001e80:	430a      	orrs	r2, r1
 8001e82:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001e84:	2312      	movs	r3, #18
 8001e86:	18fb      	adds	r3, r7, r3
 8001e88:	781b      	ldrb	r3, [r3, #0]
}
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	b006      	add	sp, #24
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	46c0      	nop			@ (mov r8, r8)
 8001e94:	40021000 	.word	0x40021000
 8001e98:	40007000 	.word	0x40007000
 8001e9c:	fffffcff 	.word	0xfffffcff
 8001ea0:	fffeffff 	.word	0xfffeffff
 8001ea4:	00001388 	.word	0x00001388
 8001ea8:	efffffff 	.word	0xefffffff
 8001eac:	fffff3ff 	.word	0xfffff3ff
 8001eb0:	fff3ffff 	.word	0xfff3ffff
 8001eb4:	ffcfffff 	.word	0xffcfffff
 8001eb8:	ffffcfff 	.word	0xffffcfff
 8001ebc:	ffbfffff 	.word	0xffbfffff
 8001ec0:	feffffff 	.word	0xfeffffff
 8001ec4:	ffff3fff 	.word	0xffff3fff

08001ec8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d101      	bne.n	8001eda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e04a      	b.n	8001f70 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	223d      	movs	r2, #61	@ 0x3d
 8001ede:	5c9b      	ldrb	r3, [r3, r2]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d107      	bne.n	8001ef6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	223c      	movs	r2, #60	@ 0x3c
 8001eea:	2100      	movs	r1, #0
 8001eec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	f7fe fd4d 	bl	8000990 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	223d      	movs	r2, #61	@ 0x3d
 8001efa:	2102      	movs	r1, #2
 8001efc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	3304      	adds	r3, #4
 8001f06:	0019      	movs	r1, r3
 8001f08:	0010      	movs	r0, r2
 8001f0a:	f000 fab5 	bl	8002478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2248      	movs	r2, #72	@ 0x48
 8001f12:	2101      	movs	r1, #1
 8001f14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	223e      	movs	r2, #62	@ 0x3e
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	5499      	strb	r1, [r3, r2]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	223f      	movs	r2, #63	@ 0x3f
 8001f22:	2101      	movs	r1, #1
 8001f24:	5499      	strb	r1, [r3, r2]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2240      	movs	r2, #64	@ 0x40
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	5499      	strb	r1, [r3, r2]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2241      	movs	r2, #65	@ 0x41
 8001f32:	2101      	movs	r1, #1
 8001f34:	5499      	strb	r1, [r3, r2]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2242      	movs	r2, #66	@ 0x42
 8001f3a:	2101      	movs	r1, #1
 8001f3c:	5499      	strb	r1, [r3, r2]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2243      	movs	r2, #67	@ 0x43
 8001f42:	2101      	movs	r1, #1
 8001f44:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2244      	movs	r2, #68	@ 0x44
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	5499      	strb	r1, [r3, r2]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2245      	movs	r2, #69	@ 0x45
 8001f52:	2101      	movs	r1, #1
 8001f54:	5499      	strb	r1, [r3, r2]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2246      	movs	r2, #70	@ 0x46
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	5499      	strb	r1, [r3, r2]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2247      	movs	r2, #71	@ 0x47
 8001f62:	2101      	movs	r1, #1
 8001f64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	223d      	movs	r2, #61	@ 0x3d
 8001f6a:	2101      	movs	r1, #1
 8001f6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	0018      	movs	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	b002      	add	sp, #8
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e04a      	b.n	8002020 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	223d      	movs	r2, #61	@ 0x3d
 8001f8e:	5c9b      	ldrb	r3, [r3, r2]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d107      	bne.n	8001fa6 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	223c      	movs	r2, #60	@ 0x3c
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f000 f841 	bl	8002028 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	223d      	movs	r2, #61	@ 0x3d
 8001faa:	2102      	movs	r1, #2
 8001fac:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	3304      	adds	r3, #4
 8001fb6:	0019      	movs	r1, r3
 8001fb8:	0010      	movs	r0, r2
 8001fba:	f000 fa5d 	bl	8002478 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2248      	movs	r2, #72	@ 0x48
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	223e      	movs	r2, #62	@ 0x3e
 8001fca:	2101      	movs	r1, #1
 8001fcc:	5499      	strb	r1, [r3, r2]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	223f      	movs	r2, #63	@ 0x3f
 8001fd2:	2101      	movs	r1, #1
 8001fd4:	5499      	strb	r1, [r3, r2]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2240      	movs	r2, #64	@ 0x40
 8001fda:	2101      	movs	r1, #1
 8001fdc:	5499      	strb	r1, [r3, r2]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2241      	movs	r2, #65	@ 0x41
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	5499      	strb	r1, [r3, r2]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2242      	movs	r2, #66	@ 0x42
 8001fea:	2101      	movs	r1, #1
 8001fec:	5499      	strb	r1, [r3, r2]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2243      	movs	r2, #67	@ 0x43
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2244      	movs	r2, #68	@ 0x44
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	5499      	strb	r1, [r3, r2]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2245      	movs	r2, #69	@ 0x45
 8002002:	2101      	movs	r1, #1
 8002004:	5499      	strb	r1, [r3, r2]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2246      	movs	r2, #70	@ 0x46
 800200a:	2101      	movs	r1, #1
 800200c:	5499      	strb	r1, [r3, r2]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2247      	movs	r2, #71	@ 0x47
 8002012:	2101      	movs	r1, #1
 8002014:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	223d      	movs	r2, #61	@ 0x3d
 800201a:	2101      	movs	r1, #1
 800201c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	0018      	movs	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	b002      	add	sp, #8
 8002026:	bd80      	pop	{r7, pc}

08002028 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002030:	46c0      	nop			@ (mov r8, r8)
 8002032:	46bd      	mov	sp, r7
 8002034:	b002      	add	sp, #8
 8002036:	bd80      	pop	{r7, pc}

08002038 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d108      	bne.n	800205a <HAL_TIM_OC_Start+0x22>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	223e      	movs	r2, #62	@ 0x3e
 800204c:	5c9b      	ldrb	r3, [r3, r2]
 800204e:	b2db      	uxtb	r3, r3
 8002050:	3b01      	subs	r3, #1
 8002052:	1e5a      	subs	r2, r3, #1
 8002054:	4193      	sbcs	r3, r2
 8002056:	b2db      	uxtb	r3, r3
 8002058:	e037      	b.n	80020ca <HAL_TIM_OC_Start+0x92>
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	2b04      	cmp	r3, #4
 800205e:	d108      	bne.n	8002072 <HAL_TIM_OC_Start+0x3a>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	223f      	movs	r2, #63	@ 0x3f
 8002064:	5c9b      	ldrb	r3, [r3, r2]
 8002066:	b2db      	uxtb	r3, r3
 8002068:	3b01      	subs	r3, #1
 800206a:	1e5a      	subs	r2, r3, #1
 800206c:	4193      	sbcs	r3, r2
 800206e:	b2db      	uxtb	r3, r3
 8002070:	e02b      	b.n	80020ca <HAL_TIM_OC_Start+0x92>
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	2b08      	cmp	r3, #8
 8002076:	d108      	bne.n	800208a <HAL_TIM_OC_Start+0x52>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2240      	movs	r2, #64	@ 0x40
 800207c:	5c9b      	ldrb	r3, [r3, r2]
 800207e:	b2db      	uxtb	r3, r3
 8002080:	3b01      	subs	r3, #1
 8002082:	1e5a      	subs	r2, r3, #1
 8002084:	4193      	sbcs	r3, r2
 8002086:	b2db      	uxtb	r3, r3
 8002088:	e01f      	b.n	80020ca <HAL_TIM_OC_Start+0x92>
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	2b0c      	cmp	r3, #12
 800208e:	d108      	bne.n	80020a2 <HAL_TIM_OC_Start+0x6a>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2241      	movs	r2, #65	@ 0x41
 8002094:	5c9b      	ldrb	r3, [r3, r2]
 8002096:	b2db      	uxtb	r3, r3
 8002098:	3b01      	subs	r3, #1
 800209a:	1e5a      	subs	r2, r3, #1
 800209c:	4193      	sbcs	r3, r2
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	e013      	b.n	80020ca <HAL_TIM_OC_Start+0x92>
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	2b10      	cmp	r3, #16
 80020a6:	d108      	bne.n	80020ba <HAL_TIM_OC_Start+0x82>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2242      	movs	r2, #66	@ 0x42
 80020ac:	5c9b      	ldrb	r3, [r3, r2]
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	3b01      	subs	r3, #1
 80020b2:	1e5a      	subs	r2, r3, #1
 80020b4:	4193      	sbcs	r3, r2
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	e007      	b.n	80020ca <HAL_TIM_OC_Start+0x92>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2243      	movs	r2, #67	@ 0x43
 80020be:	5c9b      	ldrb	r3, [r3, r2]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	3b01      	subs	r3, #1
 80020c4:	1e5a      	subs	r2, r3, #1
 80020c6:	4193      	sbcs	r3, r2
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_TIM_OC_Start+0x9a>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e08b      	b.n	80021ea <HAL_TIM_OC_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d104      	bne.n	80020e2 <HAL_TIM_OC_Start+0xaa>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	223e      	movs	r2, #62	@ 0x3e
 80020dc:	2102      	movs	r1, #2
 80020de:	5499      	strb	r1, [r3, r2]
 80020e0:	e023      	b.n	800212a <HAL_TIM_OC_Start+0xf2>
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	2b04      	cmp	r3, #4
 80020e6:	d104      	bne.n	80020f2 <HAL_TIM_OC_Start+0xba>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	223f      	movs	r2, #63	@ 0x3f
 80020ec:	2102      	movs	r1, #2
 80020ee:	5499      	strb	r1, [r3, r2]
 80020f0:	e01b      	b.n	800212a <HAL_TIM_OC_Start+0xf2>
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	d104      	bne.n	8002102 <HAL_TIM_OC_Start+0xca>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2240      	movs	r2, #64	@ 0x40
 80020fc:	2102      	movs	r1, #2
 80020fe:	5499      	strb	r1, [r3, r2]
 8002100:	e013      	b.n	800212a <HAL_TIM_OC_Start+0xf2>
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	2b0c      	cmp	r3, #12
 8002106:	d104      	bne.n	8002112 <HAL_TIM_OC_Start+0xda>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2241      	movs	r2, #65	@ 0x41
 800210c:	2102      	movs	r1, #2
 800210e:	5499      	strb	r1, [r3, r2]
 8002110:	e00b      	b.n	800212a <HAL_TIM_OC_Start+0xf2>
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	2b10      	cmp	r3, #16
 8002116:	d104      	bne.n	8002122 <HAL_TIM_OC_Start+0xea>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2242      	movs	r2, #66	@ 0x42
 800211c:	2102      	movs	r1, #2
 800211e:	5499      	strb	r1, [r3, r2]
 8002120:	e003      	b.n	800212a <HAL_TIM_OC_Start+0xf2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2243      	movs	r2, #67	@ 0x43
 8002126:	2102      	movs	r1, #2
 8002128:	5499      	strb	r1, [r3, r2]

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6839      	ldr	r1, [r7, #0]
 8002130:	2201      	movs	r2, #1
 8002132:	0018      	movs	r0, r3
 8002134:	f000 fd8e 	bl	8002c54 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a2d      	ldr	r2, [pc, #180]	@ (80021f4 <HAL_TIM_OC_Start+0x1bc>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d00e      	beq.n	8002160 <HAL_TIM_OC_Start+0x128>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a2c      	ldr	r2, [pc, #176]	@ (80021f8 <HAL_TIM_OC_Start+0x1c0>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d009      	beq.n	8002160 <HAL_TIM_OC_Start+0x128>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a2a      	ldr	r2, [pc, #168]	@ (80021fc <HAL_TIM_OC_Start+0x1c4>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d004      	beq.n	8002160 <HAL_TIM_OC_Start+0x128>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a29      	ldr	r2, [pc, #164]	@ (8002200 <HAL_TIM_OC_Start+0x1c8>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d101      	bne.n	8002164 <HAL_TIM_OC_Start+0x12c>
 8002160:	2301      	movs	r3, #1
 8002162:	e000      	b.n	8002166 <HAL_TIM_OC_Start+0x12e>
 8002164:	2300      	movs	r3, #0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d008      	beq.n	800217c <HAL_TIM_OC_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2180      	movs	r1, #128	@ 0x80
 8002176:	0209      	lsls	r1, r1, #8
 8002178:	430a      	orrs	r2, r1
 800217a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a1c      	ldr	r2, [pc, #112]	@ (80021f4 <HAL_TIM_OC_Start+0x1bc>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d00f      	beq.n	80021a6 <HAL_TIM_OC_Start+0x16e>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	2380      	movs	r3, #128	@ 0x80
 800218c:	05db      	lsls	r3, r3, #23
 800218e:	429a      	cmp	r2, r3
 8002190:	d009      	beq.n	80021a6 <HAL_TIM_OC_Start+0x16e>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a1b      	ldr	r2, [pc, #108]	@ (8002204 <HAL_TIM_OC_Start+0x1cc>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d004      	beq.n	80021a6 <HAL_TIM_OC_Start+0x16e>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a15      	ldr	r2, [pc, #84]	@ (80021f8 <HAL_TIM_OC_Start+0x1c0>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d116      	bne.n	80021d4 <HAL_TIM_OC_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	4a16      	ldr	r2, [pc, #88]	@ (8002208 <HAL_TIM_OC_Start+0x1d0>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2b06      	cmp	r3, #6
 80021b6:	d016      	beq.n	80021e6 <HAL_TIM_OC_Start+0x1ae>
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	2380      	movs	r3, #128	@ 0x80
 80021bc:	025b      	lsls	r3, r3, #9
 80021be:	429a      	cmp	r2, r3
 80021c0:	d011      	beq.n	80021e6 <HAL_TIM_OC_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2101      	movs	r1, #1
 80021ce:	430a      	orrs	r2, r1
 80021d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021d2:	e008      	b.n	80021e6 <HAL_TIM_OC_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2101      	movs	r1, #1
 80021e0:	430a      	orrs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	e000      	b.n	80021e8 <HAL_TIM_OC_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021e6:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	0018      	movs	r0, r3
 80021ec:	46bd      	mov	sp, r7
 80021ee:	b004      	add	sp, #16
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	46c0      	nop			@ (mov r8, r8)
 80021f4:	40012c00 	.word	0x40012c00
 80021f8:	40014000 	.word	0x40014000
 80021fc:	40014400 	.word	0x40014400
 8002200:	40014800 	.word	0x40014800
 8002204:	40000400 	.word	0x40000400
 8002208:	00010007 	.word	0x00010007

0800220c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002218:	2317      	movs	r3, #23
 800221a:	18fb      	adds	r3, r7, r3
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	223c      	movs	r2, #60	@ 0x3c
 8002224:	5c9b      	ldrb	r3, [r3, r2]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d101      	bne.n	800222e <HAL_TIM_OC_ConfigChannel+0x22>
 800222a:	2302      	movs	r3, #2
 800222c:	e048      	b.n	80022c0 <HAL_TIM_OC_ConfigChannel+0xb4>
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	223c      	movs	r2, #60	@ 0x3c
 8002232:	2101      	movs	r1, #1
 8002234:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2b14      	cmp	r3, #20
 800223a:	d835      	bhi.n	80022a8 <HAL_TIM_OC_ConfigChannel+0x9c>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	009a      	lsls	r2, r3, #2
 8002240:	4b21      	ldr	r3, [pc, #132]	@ (80022c8 <HAL_TIM_OC_ConfigChannel+0xbc>)
 8002242:	18d3      	adds	r3, r2, r3
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68ba      	ldr	r2, [r7, #8]
 800224e:	0011      	movs	r1, r2
 8002250:	0018      	movs	r0, r3
 8002252:	f000 f99f 	bl	8002594 <TIM_OC1_SetConfig>
      break;
 8002256:	e02c      	b.n	80022b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	0011      	movs	r1, r2
 8002260:	0018      	movs	r0, r3
 8002262:	f000 fa21 	bl	80026a8 <TIM_OC2_SetConfig>
      break;
 8002266:	e024      	b.n	80022b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	68ba      	ldr	r2, [r7, #8]
 800226e:	0011      	movs	r1, r2
 8002270:	0018      	movs	r0, r3
 8002272:	f000 fa9d 	bl	80027b0 <TIM_OC3_SetConfig>
      break;
 8002276:	e01c      	b.n	80022b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68ba      	ldr	r2, [r7, #8]
 800227e:	0011      	movs	r1, r2
 8002280:	0018      	movs	r0, r3
 8002282:	f000 fb1d 	bl	80028c0 <TIM_OC4_SetConfig>
      break;
 8002286:	e014      	b.n	80022b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	0011      	movs	r1, r2
 8002290:	0018      	movs	r0, r3
 8002292:	f000 fb7f 	bl	8002994 <TIM_OC5_SetConfig>
      break;
 8002296:	e00c      	b.n	80022b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	68ba      	ldr	r2, [r7, #8]
 800229e:	0011      	movs	r1, r2
 80022a0:	0018      	movs	r0, r3
 80022a2:	f000 fbd7 	bl	8002a54 <TIM_OC6_SetConfig>
      break;
 80022a6:	e004      	b.n	80022b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80022a8:	2317      	movs	r3, #23
 80022aa:	18fb      	adds	r3, r7, r3
 80022ac:	2201      	movs	r2, #1
 80022ae:	701a      	strb	r2, [r3, #0]
      break;
 80022b0:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	223c      	movs	r2, #60	@ 0x3c
 80022b6:	2100      	movs	r1, #0
 80022b8:	5499      	strb	r1, [r3, r2]

  return status;
 80022ba:	2317      	movs	r3, #23
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	781b      	ldrb	r3, [r3, #0]
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b006      	add	sp, #24
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	08003b0c 	.word	0x08003b0c

080022cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022d6:	230f      	movs	r3, #15
 80022d8:	18fb      	adds	r3, r7, r3
 80022da:	2200      	movs	r2, #0
 80022dc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	223c      	movs	r2, #60	@ 0x3c
 80022e2:	5c9b      	ldrb	r3, [r3, r2]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d101      	bne.n	80022ec <HAL_TIM_ConfigClockSource+0x20>
 80022e8:	2302      	movs	r3, #2
 80022ea:	e0bc      	b.n	8002466 <HAL_TIM_ConfigClockSource+0x19a>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	223c      	movs	r2, #60	@ 0x3c
 80022f0:	2101      	movs	r1, #1
 80022f2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	223d      	movs	r2, #61	@ 0x3d
 80022f8:	2102      	movs	r1, #2
 80022fa:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	4a5a      	ldr	r2, [pc, #360]	@ (8002470 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002308:	4013      	ands	r3, r2
 800230a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	4a59      	ldr	r2, [pc, #356]	@ (8002474 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002310:	4013      	ands	r3, r2
 8002312:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2280      	movs	r2, #128	@ 0x80
 8002322:	0192      	lsls	r2, r2, #6
 8002324:	4293      	cmp	r3, r2
 8002326:	d040      	beq.n	80023aa <HAL_TIM_ConfigClockSource+0xde>
 8002328:	2280      	movs	r2, #128	@ 0x80
 800232a:	0192      	lsls	r2, r2, #6
 800232c:	4293      	cmp	r3, r2
 800232e:	d900      	bls.n	8002332 <HAL_TIM_ConfigClockSource+0x66>
 8002330:	e088      	b.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
 8002332:	2280      	movs	r2, #128	@ 0x80
 8002334:	0152      	lsls	r2, r2, #5
 8002336:	4293      	cmp	r3, r2
 8002338:	d100      	bne.n	800233c <HAL_TIM_ConfigClockSource+0x70>
 800233a:	e088      	b.n	800244e <HAL_TIM_ConfigClockSource+0x182>
 800233c:	2280      	movs	r2, #128	@ 0x80
 800233e:	0152      	lsls	r2, r2, #5
 8002340:	4293      	cmp	r3, r2
 8002342:	d900      	bls.n	8002346 <HAL_TIM_ConfigClockSource+0x7a>
 8002344:	e07e      	b.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
 8002346:	2b70      	cmp	r3, #112	@ 0x70
 8002348:	d018      	beq.n	800237c <HAL_TIM_ConfigClockSource+0xb0>
 800234a:	d900      	bls.n	800234e <HAL_TIM_ConfigClockSource+0x82>
 800234c:	e07a      	b.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
 800234e:	2b60      	cmp	r3, #96	@ 0x60
 8002350:	d04f      	beq.n	80023f2 <HAL_TIM_ConfigClockSource+0x126>
 8002352:	d900      	bls.n	8002356 <HAL_TIM_ConfigClockSource+0x8a>
 8002354:	e076      	b.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
 8002356:	2b50      	cmp	r3, #80	@ 0x50
 8002358:	d03b      	beq.n	80023d2 <HAL_TIM_ConfigClockSource+0x106>
 800235a:	d900      	bls.n	800235e <HAL_TIM_ConfigClockSource+0x92>
 800235c:	e072      	b.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
 800235e:	2b40      	cmp	r3, #64	@ 0x40
 8002360:	d057      	beq.n	8002412 <HAL_TIM_ConfigClockSource+0x146>
 8002362:	d900      	bls.n	8002366 <HAL_TIM_ConfigClockSource+0x9a>
 8002364:	e06e      	b.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
 8002366:	2b30      	cmp	r3, #48	@ 0x30
 8002368:	d063      	beq.n	8002432 <HAL_TIM_ConfigClockSource+0x166>
 800236a:	d86b      	bhi.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
 800236c:	2b20      	cmp	r3, #32
 800236e:	d060      	beq.n	8002432 <HAL_TIM_ConfigClockSource+0x166>
 8002370:	d868      	bhi.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
 8002372:	2b00      	cmp	r3, #0
 8002374:	d05d      	beq.n	8002432 <HAL_TIM_ConfigClockSource+0x166>
 8002376:	2b10      	cmp	r3, #16
 8002378:	d05b      	beq.n	8002432 <HAL_TIM_ConfigClockSource+0x166>
 800237a:	e063      	b.n	8002444 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800238c:	f000 fc42 	bl	8002c14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	2277      	movs	r2, #119	@ 0x77
 800239c:	4313      	orrs	r3, r2
 800239e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68ba      	ldr	r2, [r7, #8]
 80023a6:	609a      	str	r2, [r3, #8]
      break;
 80023a8:	e052      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023ba:	f000 fc2b 	bl	8002c14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689a      	ldr	r2, [r3, #8]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2180      	movs	r1, #128	@ 0x80
 80023ca:	01c9      	lsls	r1, r1, #7
 80023cc:	430a      	orrs	r2, r1
 80023ce:	609a      	str	r2, [r3, #8]
      break;
 80023d0:	e03e      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023de:	001a      	movs	r2, r3
 80023e0:	f000 fb9c 	bl	8002b1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2150      	movs	r1, #80	@ 0x50
 80023ea:	0018      	movs	r0, r3
 80023ec:	f000 fbf6 	bl	8002bdc <TIM_ITRx_SetConfig>
      break;
 80023f0:	e02e      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023fe:	001a      	movs	r2, r3
 8002400:	f000 fbba 	bl	8002b78 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2160      	movs	r1, #96	@ 0x60
 800240a:	0018      	movs	r0, r3
 800240c:	f000 fbe6 	bl	8002bdc <TIM_ITRx_SetConfig>
      break;
 8002410:	e01e      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800241e:	001a      	movs	r2, r3
 8002420:	f000 fb7c 	bl	8002b1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2140      	movs	r1, #64	@ 0x40
 800242a:	0018      	movs	r0, r3
 800242c:	f000 fbd6 	bl	8002bdc <TIM_ITRx_SetConfig>
      break;
 8002430:	e00e      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	0019      	movs	r1, r3
 800243c:	0010      	movs	r0, r2
 800243e:	f000 fbcd 	bl	8002bdc <TIM_ITRx_SetConfig>
      break;
 8002442:	e005      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002444:	230f      	movs	r3, #15
 8002446:	18fb      	adds	r3, r7, r3
 8002448:	2201      	movs	r2, #1
 800244a:	701a      	strb	r2, [r3, #0]
      break;
 800244c:	e000      	b.n	8002450 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800244e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	223d      	movs	r2, #61	@ 0x3d
 8002454:	2101      	movs	r1, #1
 8002456:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	223c      	movs	r2, #60	@ 0x3c
 800245c:	2100      	movs	r1, #0
 800245e:	5499      	strb	r1, [r3, r2]

  return status;
 8002460:	230f      	movs	r3, #15
 8002462:	18fb      	adds	r3, r7, r3
 8002464:	781b      	ldrb	r3, [r3, #0]
}
 8002466:	0018      	movs	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	b004      	add	sp, #16
 800246c:	bd80      	pop	{r7, pc}
 800246e:	46c0      	nop			@ (mov r8, r8)
 8002470:	ffceff88 	.word	0xffceff88
 8002474:	ffff00ff 	.word	0xffff00ff

08002478 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a3b      	ldr	r2, [pc, #236]	@ (8002578 <TIM_Base_SetConfig+0x100>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d008      	beq.n	80024a2 <TIM_Base_SetConfig+0x2a>
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	2380      	movs	r3, #128	@ 0x80
 8002494:	05db      	lsls	r3, r3, #23
 8002496:	429a      	cmp	r2, r3
 8002498:	d003      	beq.n	80024a2 <TIM_Base_SetConfig+0x2a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a37      	ldr	r2, [pc, #220]	@ (800257c <TIM_Base_SetConfig+0x104>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d108      	bne.n	80024b4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2270      	movs	r2, #112	@ 0x70
 80024a6:	4393      	bics	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a30      	ldr	r2, [pc, #192]	@ (8002578 <TIM_Base_SetConfig+0x100>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d018      	beq.n	80024ee <TIM_Base_SetConfig+0x76>
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	2380      	movs	r3, #128	@ 0x80
 80024c0:	05db      	lsls	r3, r3, #23
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d013      	beq.n	80024ee <TIM_Base_SetConfig+0x76>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a2c      	ldr	r2, [pc, #176]	@ (800257c <TIM_Base_SetConfig+0x104>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d00f      	beq.n	80024ee <TIM_Base_SetConfig+0x76>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002580 <TIM_Base_SetConfig+0x108>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d00b      	beq.n	80024ee <TIM_Base_SetConfig+0x76>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a2a      	ldr	r2, [pc, #168]	@ (8002584 <TIM_Base_SetConfig+0x10c>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d007      	beq.n	80024ee <TIM_Base_SetConfig+0x76>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a29      	ldr	r2, [pc, #164]	@ (8002588 <TIM_Base_SetConfig+0x110>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d003      	beq.n	80024ee <TIM_Base_SetConfig+0x76>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a28      	ldr	r2, [pc, #160]	@ (800258c <TIM_Base_SetConfig+0x114>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d108      	bne.n	8002500 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	4a27      	ldr	r2, [pc, #156]	@ (8002590 <TIM_Base_SetConfig+0x118>)
 80024f2:	4013      	ands	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2280      	movs	r2, #128	@ 0x80
 8002504:	4393      	bics	r3, r2
 8002506:	001a      	movs	r2, r3
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	695b      	ldr	r3, [r3, #20]
 800250c:	4313      	orrs	r3, r2
 800250e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a13      	ldr	r2, [pc, #76]	@ (8002578 <TIM_Base_SetConfig+0x100>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d00b      	beq.n	8002546 <TIM_Base_SetConfig+0xce>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a14      	ldr	r2, [pc, #80]	@ (8002584 <TIM_Base_SetConfig+0x10c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d007      	beq.n	8002546 <TIM_Base_SetConfig+0xce>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a13      	ldr	r2, [pc, #76]	@ (8002588 <TIM_Base_SetConfig+0x110>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d003      	beq.n	8002546 <TIM_Base_SetConfig+0xce>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a12      	ldr	r2, [pc, #72]	@ (800258c <TIM_Base_SetConfig+0x114>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d103      	bne.n	800254e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	691a      	ldr	r2, [r3, #16]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	2201      	movs	r2, #1
 800255a:	4013      	ands	r3, r2
 800255c:	2b01      	cmp	r3, #1
 800255e:	d106      	bne.n	800256e <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	2201      	movs	r2, #1
 8002566:	4393      	bics	r3, r2
 8002568:	001a      	movs	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	611a      	str	r2, [r3, #16]
  }
}
 800256e:	46c0      	nop			@ (mov r8, r8)
 8002570:	46bd      	mov	sp, r7
 8002572:	b004      	add	sp, #16
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			@ (mov r8, r8)
 8002578:	40012c00 	.word	0x40012c00
 800257c:	40000400 	.word	0x40000400
 8002580:	40002000 	.word	0x40002000
 8002584:	40014000 	.word	0x40014000
 8002588:	40014400 	.word	0x40014400
 800258c:	40014800 	.word	0x40014800
 8002590:	fffffcff 	.word	0xfffffcff

08002594 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a1b      	ldr	r3, [r3, #32]
 80025a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	2201      	movs	r2, #1
 80025aa:	4393      	bics	r3, r2
 80025ac:	001a      	movs	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	4a32      	ldr	r2, [pc, #200]	@ (800268c <TIM_OC1_SetConfig+0xf8>)
 80025c2:	4013      	ands	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2203      	movs	r2, #3
 80025ca:	4393      	bics	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2202      	movs	r2, #2
 80025dc:	4393      	bics	r3, r2
 80025de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a28      	ldr	r2, [pc, #160]	@ (8002690 <TIM_OC1_SetConfig+0xfc>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d00b      	beq.n	800260a <TIM_OC1_SetConfig+0x76>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a27      	ldr	r2, [pc, #156]	@ (8002694 <TIM_OC1_SetConfig+0x100>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d007      	beq.n	800260a <TIM_OC1_SetConfig+0x76>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a26      	ldr	r2, [pc, #152]	@ (8002698 <TIM_OC1_SetConfig+0x104>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d003      	beq.n	800260a <TIM_OC1_SetConfig+0x76>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a25      	ldr	r2, [pc, #148]	@ (800269c <TIM_OC1_SetConfig+0x108>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d10c      	bne.n	8002624 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	2208      	movs	r2, #8
 800260e:	4393      	bics	r3, r2
 8002610:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	4313      	orrs	r3, r2
 800261a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	2204      	movs	r2, #4
 8002620:	4393      	bics	r3, r2
 8002622:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a1a      	ldr	r2, [pc, #104]	@ (8002690 <TIM_OC1_SetConfig+0xfc>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d00b      	beq.n	8002644 <TIM_OC1_SetConfig+0xb0>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a19      	ldr	r2, [pc, #100]	@ (8002694 <TIM_OC1_SetConfig+0x100>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d007      	beq.n	8002644 <TIM_OC1_SetConfig+0xb0>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a18      	ldr	r2, [pc, #96]	@ (8002698 <TIM_OC1_SetConfig+0x104>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d003      	beq.n	8002644 <TIM_OC1_SetConfig+0xb0>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a17      	ldr	r2, [pc, #92]	@ (800269c <TIM_OC1_SetConfig+0x108>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d111      	bne.n	8002668 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	4a16      	ldr	r2, [pc, #88]	@ (80026a0 <TIM_OC1_SetConfig+0x10c>)
 8002648:	4013      	ands	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	4a15      	ldr	r2, [pc, #84]	@ (80026a4 <TIM_OC1_SetConfig+0x110>)
 8002650:	4013      	ands	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4313      	orrs	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	4313      	orrs	r3, r2
 8002666:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68fa      	ldr	r2, [r7, #12]
 8002672:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	621a      	str	r2, [r3, #32]
}
 8002682:	46c0      	nop			@ (mov r8, r8)
 8002684:	46bd      	mov	sp, r7
 8002686:	b006      	add	sp, #24
 8002688:	bd80      	pop	{r7, pc}
 800268a:	46c0      	nop			@ (mov r8, r8)
 800268c:	fffeff8f 	.word	0xfffeff8f
 8002690:	40012c00 	.word	0x40012c00
 8002694:	40014000 	.word	0x40014000
 8002698:	40014400 	.word	0x40014400
 800269c:	40014800 	.word	0x40014800
 80026a0:	fffffeff 	.word	0xfffffeff
 80026a4:	fffffdff 	.word	0xfffffdff

080026a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	2210      	movs	r2, #16
 80026be:	4393      	bics	r3, r2
 80026c0:	001a      	movs	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002790 <TIM_OC2_SetConfig+0xe8>)
 80026d6:	4013      	ands	r3, r2
 80026d8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	4a2d      	ldr	r2, [pc, #180]	@ (8002794 <TIM_OC2_SetConfig+0xec>)
 80026de:	4013      	ands	r3, r2
 80026e0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	021b      	lsls	r3, r3, #8
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2220      	movs	r2, #32
 80026f2:	4393      	bics	r3, r2
 80026f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	011b      	lsls	r3, r3, #4
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	4313      	orrs	r3, r2
 8002700:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a24      	ldr	r2, [pc, #144]	@ (8002798 <TIM_OC2_SetConfig+0xf0>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d10d      	bne.n	8002726 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	2280      	movs	r2, #128	@ 0x80
 800270e:	4393      	bics	r3, r2
 8002710:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	4313      	orrs	r3, r2
 800271c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	2240      	movs	r2, #64	@ 0x40
 8002722:	4393      	bics	r3, r2
 8002724:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a1b      	ldr	r2, [pc, #108]	@ (8002798 <TIM_OC2_SetConfig+0xf0>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d00b      	beq.n	8002746 <TIM_OC2_SetConfig+0x9e>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a1a      	ldr	r2, [pc, #104]	@ (800279c <TIM_OC2_SetConfig+0xf4>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d007      	beq.n	8002746 <TIM_OC2_SetConfig+0x9e>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a19      	ldr	r2, [pc, #100]	@ (80027a0 <TIM_OC2_SetConfig+0xf8>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d003      	beq.n	8002746 <TIM_OC2_SetConfig+0x9e>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a18      	ldr	r2, [pc, #96]	@ (80027a4 <TIM_OC2_SetConfig+0xfc>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d113      	bne.n	800276e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	4a17      	ldr	r2, [pc, #92]	@ (80027a8 <TIM_OC2_SetConfig+0x100>)
 800274a:	4013      	ands	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	4a16      	ldr	r2, [pc, #88]	@ (80027ac <TIM_OC2_SetConfig+0x104>)
 8002752:	4013      	ands	r3, r2
 8002754:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685a      	ldr	r2, [r3, #4]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	697a      	ldr	r2, [r7, #20]
 8002786:	621a      	str	r2, [r3, #32]
}
 8002788:	46c0      	nop			@ (mov r8, r8)
 800278a:	46bd      	mov	sp, r7
 800278c:	b006      	add	sp, #24
 800278e:	bd80      	pop	{r7, pc}
 8002790:	feff8fff 	.word	0xfeff8fff
 8002794:	fffffcff 	.word	0xfffffcff
 8002798:	40012c00 	.word	0x40012c00
 800279c:	40014000 	.word	0x40014000
 80027a0:	40014400 	.word	0x40014400
 80027a4:	40014800 	.word	0x40014800
 80027a8:	fffffbff 	.word	0xfffffbff
 80027ac:	fffff7ff 	.word	0xfffff7ff

080027b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	4a33      	ldr	r2, [pc, #204]	@ (8002894 <TIM_OC3_SetConfig+0xe4>)
 80027c6:	401a      	ands	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4a2f      	ldr	r2, [pc, #188]	@ (8002898 <TIM_OC3_SetConfig+0xe8>)
 80027dc:	4013      	ands	r3, r2
 80027de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2203      	movs	r2, #3
 80027e4:	4393      	bics	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	4a29      	ldr	r2, [pc, #164]	@ (800289c <TIM_OC3_SetConfig+0xec>)
 80027f6:	4013      	ands	r3, r2
 80027f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	021b      	lsls	r3, r3, #8
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	4313      	orrs	r3, r2
 8002804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a25      	ldr	r2, [pc, #148]	@ (80028a0 <TIM_OC3_SetConfig+0xf0>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d10d      	bne.n	800282a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	4a24      	ldr	r2, [pc, #144]	@ (80028a4 <TIM_OC3_SetConfig+0xf4>)
 8002812:	4013      	ands	r3, r2
 8002814:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	021b      	lsls	r3, r3, #8
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	4313      	orrs	r3, r2
 8002820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	4a20      	ldr	r2, [pc, #128]	@ (80028a8 <TIM_OC3_SetConfig+0xf8>)
 8002826:	4013      	ands	r3, r2
 8002828:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a1c      	ldr	r2, [pc, #112]	@ (80028a0 <TIM_OC3_SetConfig+0xf0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d00b      	beq.n	800284a <TIM_OC3_SetConfig+0x9a>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a1d      	ldr	r2, [pc, #116]	@ (80028ac <TIM_OC3_SetConfig+0xfc>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d007      	beq.n	800284a <TIM_OC3_SetConfig+0x9a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a1c      	ldr	r2, [pc, #112]	@ (80028b0 <TIM_OC3_SetConfig+0x100>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d003      	beq.n	800284a <TIM_OC3_SetConfig+0x9a>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a1b      	ldr	r2, [pc, #108]	@ (80028b4 <TIM_OC3_SetConfig+0x104>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d113      	bne.n	8002872 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	4a1a      	ldr	r2, [pc, #104]	@ (80028b8 <TIM_OC3_SetConfig+0x108>)
 800284e:	4013      	ands	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	4a19      	ldr	r2, [pc, #100]	@ (80028bc <TIM_OC3_SetConfig+0x10c>)
 8002856:	4013      	ands	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	011b      	lsls	r3, r3, #4
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	4313      	orrs	r3, r2
 8002870:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	621a      	str	r2, [r3, #32]
}
 800288c:	46c0      	nop			@ (mov r8, r8)
 800288e:	46bd      	mov	sp, r7
 8002890:	b006      	add	sp, #24
 8002892:	bd80      	pop	{r7, pc}
 8002894:	fffffeff 	.word	0xfffffeff
 8002898:	fffeff8f 	.word	0xfffeff8f
 800289c:	fffffdff 	.word	0xfffffdff
 80028a0:	40012c00 	.word	0x40012c00
 80028a4:	fffff7ff 	.word	0xfffff7ff
 80028a8:	fffffbff 	.word	0xfffffbff
 80028ac:	40014000 	.word	0x40014000
 80028b0:	40014400 	.word	0x40014400
 80028b4:	40014800 	.word	0x40014800
 80028b8:	ffffefff 	.word	0xffffefff
 80028bc:	ffffdfff 	.word	0xffffdfff

080028c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	4a26      	ldr	r2, [pc, #152]	@ (8002970 <TIM_OC4_SetConfig+0xb0>)
 80028d6:	401a      	ands	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4a22      	ldr	r2, [pc, #136]	@ (8002974 <TIM_OC4_SetConfig+0xb4>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4a21      	ldr	r2, [pc, #132]	@ (8002978 <TIM_OC4_SetConfig+0xb8>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	021b      	lsls	r3, r3, #8
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	4313      	orrs	r3, r2
 8002902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4a1d      	ldr	r2, [pc, #116]	@ (800297c <TIM_OC4_SetConfig+0xbc>)
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	031b      	lsls	r3, r3, #12
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	4313      	orrs	r3, r2
 8002916:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a19      	ldr	r2, [pc, #100]	@ (8002980 <TIM_OC4_SetConfig+0xc0>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d00b      	beq.n	8002938 <TIM_OC4_SetConfig+0x78>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a18      	ldr	r2, [pc, #96]	@ (8002984 <TIM_OC4_SetConfig+0xc4>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d007      	beq.n	8002938 <TIM_OC4_SetConfig+0x78>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a17      	ldr	r2, [pc, #92]	@ (8002988 <TIM_OC4_SetConfig+0xc8>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d003      	beq.n	8002938 <TIM_OC4_SetConfig+0x78>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a16      	ldr	r2, [pc, #88]	@ (800298c <TIM_OC4_SetConfig+0xcc>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d109      	bne.n	800294c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	4a15      	ldr	r2, [pc, #84]	@ (8002990 <TIM_OC4_SetConfig+0xd0>)
 800293c:	4013      	ands	r3, r2
 800293e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	019b      	lsls	r3, r3, #6
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4313      	orrs	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	621a      	str	r2, [r3, #32]
}
 8002966:	46c0      	nop			@ (mov r8, r8)
 8002968:	46bd      	mov	sp, r7
 800296a:	b006      	add	sp, #24
 800296c:	bd80      	pop	{r7, pc}
 800296e:	46c0      	nop			@ (mov r8, r8)
 8002970:	ffffefff 	.word	0xffffefff
 8002974:	feff8fff 	.word	0xfeff8fff
 8002978:	fffffcff 	.word	0xfffffcff
 800297c:	ffffdfff 	.word	0xffffdfff
 8002980:	40012c00 	.word	0x40012c00
 8002984:	40014000 	.word	0x40014000
 8002988:	40014400 	.word	0x40014400
 800298c:	40014800 	.word	0x40014800
 8002990:	ffffbfff 	.word	0xffffbfff

08002994 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	4a23      	ldr	r2, [pc, #140]	@ (8002a38 <TIM_OC5_SetConfig+0xa4>)
 80029aa:	401a      	ands	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4a1f      	ldr	r2, [pc, #124]	@ (8002a3c <TIM_OC5_SetConfig+0xa8>)
 80029c0:	4013      	ands	r3, r2
 80029c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002a40 <TIM_OC5_SetConfig+0xac>)
 80029d2:	4013      	ands	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	041b      	lsls	r3, r3, #16
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4313      	orrs	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a17      	ldr	r2, [pc, #92]	@ (8002a44 <TIM_OC5_SetConfig+0xb0>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d00b      	beq.n	8002a02 <TIM_OC5_SetConfig+0x6e>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a16      	ldr	r2, [pc, #88]	@ (8002a48 <TIM_OC5_SetConfig+0xb4>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d007      	beq.n	8002a02 <TIM_OC5_SetConfig+0x6e>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a15      	ldr	r2, [pc, #84]	@ (8002a4c <TIM_OC5_SetConfig+0xb8>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d003      	beq.n	8002a02 <TIM_OC5_SetConfig+0x6e>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a14      	ldr	r2, [pc, #80]	@ (8002a50 <TIM_OC5_SetConfig+0xbc>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d109      	bne.n	8002a16 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	4a0c      	ldr	r2, [pc, #48]	@ (8002a38 <TIM_OC5_SetConfig+0xa4>)
 8002a06:	4013      	ands	r3, r2
 8002a08:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	021b      	lsls	r3, r3, #8
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	621a      	str	r2, [r3, #32]
}
 8002a30:	46c0      	nop			@ (mov r8, r8)
 8002a32:	46bd      	mov	sp, r7
 8002a34:	b006      	add	sp, #24
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	fffeffff 	.word	0xfffeffff
 8002a3c:	fffeff8f 	.word	0xfffeff8f
 8002a40:	fffdffff 	.word	0xfffdffff
 8002a44:	40012c00 	.word	0x40012c00
 8002a48:	40014000 	.word	0x40014000
 8002a4c:	40014400 	.word	0x40014400
 8002a50:	40014800 	.word	0x40014800

08002a54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	4a24      	ldr	r2, [pc, #144]	@ (8002afc <TIM_OC6_SetConfig+0xa8>)
 8002a6a:	401a      	ands	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4a20      	ldr	r2, [pc, #128]	@ (8002b00 <TIM_OC6_SetConfig+0xac>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	021b      	lsls	r3, r3, #8
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	4a1c      	ldr	r2, [pc, #112]	@ (8002b04 <TIM_OC6_SetConfig+0xb0>)
 8002a94:	4013      	ands	r3, r2
 8002a96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	051b      	lsls	r3, r3, #20
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a18      	ldr	r2, [pc, #96]	@ (8002b08 <TIM_OC6_SetConfig+0xb4>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d00b      	beq.n	8002ac4 <TIM_OC6_SetConfig+0x70>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a17      	ldr	r2, [pc, #92]	@ (8002b0c <TIM_OC6_SetConfig+0xb8>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d007      	beq.n	8002ac4 <TIM_OC6_SetConfig+0x70>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a16      	ldr	r2, [pc, #88]	@ (8002b10 <TIM_OC6_SetConfig+0xbc>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d003      	beq.n	8002ac4 <TIM_OC6_SetConfig+0x70>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a15      	ldr	r2, [pc, #84]	@ (8002b14 <TIM_OC6_SetConfig+0xc0>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d109      	bne.n	8002ad8 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	4a14      	ldr	r2, [pc, #80]	@ (8002b18 <TIM_OC6_SetConfig+0xc4>)
 8002ac8:	4013      	ands	r3, r2
 8002aca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	029b      	lsls	r3, r3, #10
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68fa      	ldr	r2, [r7, #12]
 8002ae2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	621a      	str	r2, [r3, #32]
}
 8002af2:	46c0      	nop			@ (mov r8, r8)
 8002af4:	46bd      	mov	sp, r7
 8002af6:	b006      	add	sp, #24
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	46c0      	nop			@ (mov r8, r8)
 8002afc:	ffefffff 	.word	0xffefffff
 8002b00:	feff8fff 	.word	0xfeff8fff
 8002b04:	ffdfffff 	.word	0xffdfffff
 8002b08:	40012c00 	.word	0x40012c00
 8002b0c:	40014000 	.word	0x40014000
 8002b10:	40014400 	.word	0x40014400
 8002b14:	40014800 	.word	0x40014800
 8002b18:	fffbffff 	.word	0xfffbffff

08002b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	2201      	movs	r2, #1
 8002b34:	4393      	bics	r3, r2
 8002b36:	001a      	movs	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	22f0      	movs	r2, #240	@ 0xf0
 8002b46:	4393      	bics	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	011b      	lsls	r3, r3, #4
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	220a      	movs	r2, #10
 8002b58:	4393      	bics	r3, r2
 8002b5a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	697a      	ldr	r2, [r7, #20]
 8002b6e:	621a      	str	r2, [r3, #32]
}
 8002b70:	46c0      	nop			@ (mov r8, r8)
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b006      	add	sp, #24
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	2210      	movs	r2, #16
 8002b90:	4393      	bics	r3, r2
 8002b92:	001a      	movs	r2, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd8 <TIM_TI2_ConfigInputStage+0x60>)
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	031b      	lsls	r3, r3, #12
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	22a0      	movs	r2, #160	@ 0xa0
 8002bb4:	4393      	bics	r3, r2
 8002bb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	011b      	lsls	r3, r3, #4
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	621a      	str	r2, [r3, #32]
}
 8002bce:	46c0      	nop			@ (mov r8, r8)
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	b006      	add	sp, #24
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	ffff0fff 	.word	0xffff0fff

08002bdc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4a08      	ldr	r2, [pc, #32]	@ (8002c10 <TIM_ITRx_SetConfig+0x34>)
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68fa      	ldr	r2, [r7, #12]
 8002c04:	609a      	str	r2, [r3, #8]
}
 8002c06:	46c0      	nop			@ (mov r8, r8)
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	b004      	add	sp, #16
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	46c0      	nop			@ (mov r8, r8)
 8002c10:	ffcfff8f 	.word	0xffcfff8f

08002c14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	4a09      	ldr	r2, [pc, #36]	@ (8002c50 <TIM_ETR_SetConfig+0x3c>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	021a      	lsls	r2, r3, #8
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	431a      	orrs	r2, r3
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	697a      	ldr	r2, [r7, #20]
 8002c46:	609a      	str	r2, [r3, #8]
}
 8002c48:	46c0      	nop			@ (mov r8, r8)
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	b006      	add	sp, #24
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	ffff00ff 	.word	0xffff00ff

08002c54 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	221f      	movs	r2, #31
 8002c64:	4013      	ands	r3, r2
 8002c66:	2201      	movs	r2, #1
 8002c68:	409a      	lsls	r2, r3
 8002c6a:	0013      	movs	r3, r2
 8002c6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	43d2      	mvns	r2, r2
 8002c76:	401a      	ands	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6a1a      	ldr	r2, [r3, #32]
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	211f      	movs	r1, #31
 8002c84:	400b      	ands	r3, r1
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4099      	lsls	r1, r3
 8002c8a:	000b      	movs	r3, r1
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	621a      	str	r2, [r3, #32]
}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	46bd      	mov	sp, r7
 8002c96:	b006      	add	sp, #24
 8002c98:	bd80      	pop	{r7, pc}
	...

08002c9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	223c      	movs	r2, #60	@ 0x3c
 8002caa:	5c9b      	ldrb	r3, [r3, r2]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d101      	bne.n	8002cb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	e055      	b.n	8002d60 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	223c      	movs	r2, #60	@ 0x3c
 8002cb8:	2101      	movs	r1, #1
 8002cba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	223d      	movs	r2, #61	@ 0x3d
 8002cc0:	2102      	movs	r1, #2
 8002cc2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a23      	ldr	r2, [pc, #140]	@ (8002d68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d108      	bne.n	8002cf0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	4a22      	ldr	r2, [pc, #136]	@ (8002d6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2270      	movs	r2, #112	@ 0x70
 8002cf4:	4393      	bics	r3, r2
 8002cf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a16      	ldr	r2, [pc, #88]	@ (8002d68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d00f      	beq.n	8002d34 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	2380      	movs	r3, #128	@ 0x80
 8002d1a:	05db      	lsls	r3, r3, #23
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d009      	beq.n	8002d34 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a12      	ldr	r2, [pc, #72]	@ (8002d70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d004      	beq.n	8002d34 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a11      	ldr	r2, [pc, #68]	@ (8002d74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d10c      	bne.n	8002d4e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	2280      	movs	r2, #128	@ 0x80
 8002d38:	4393      	bics	r3, r2
 8002d3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	68ba      	ldr	r2, [r7, #8]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	223d      	movs	r2, #61	@ 0x3d
 8002d52:	2101      	movs	r1, #1
 8002d54:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	223c      	movs	r2, #60	@ 0x3c
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	0018      	movs	r0, r3
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b004      	add	sp, #16
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40012c00 	.word	0x40012c00
 8002d6c:	ff0fffff 	.word	0xff0fffff
 8002d70:	40000400 	.word	0x40000400
 8002d74:	40014000 	.word	0x40014000

08002d78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e046      	b.n	8002e18 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2288      	movs	r2, #136	@ 0x88
 8002d8e:	589b      	ldr	r3, [r3, r2]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d107      	bne.n	8002da4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2284      	movs	r2, #132	@ 0x84
 8002d98:	2100      	movs	r1, #0
 8002d9a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f7fd fe50 	bl	8000a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2288      	movs	r2, #136	@ 0x88
 8002da8:	2124      	movs	r1, #36	@ 0x24
 8002daa:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2101      	movs	r1, #1
 8002db8:	438a      	bics	r2, r1
 8002dba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d003      	beq.n	8002dcc <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f000 faea 	bl	80033a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	0018      	movs	r0, r3
 8002dd0:	f000 f828 	bl	8002e24 <UART_SetConfig>
 8002dd4:	0003      	movs	r3, r0
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e01c      	b.n	8002e18 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	685a      	ldr	r2, [r3, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	490d      	ldr	r1, [pc, #52]	@ (8002e20 <HAL_UART_Init+0xa8>)
 8002dea:	400a      	ands	r2, r1
 8002dec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	212a      	movs	r1, #42	@ 0x2a
 8002dfa:	438a      	bics	r2, r1
 8002dfc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2101      	movs	r1, #1
 8002e0a:	430a      	orrs	r2, r1
 8002e0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	0018      	movs	r0, r3
 8002e12:	f000 fb79 	bl	8003508 <UART_CheckIdleState>
 8002e16:	0003      	movs	r3, r0
}
 8002e18:	0018      	movs	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	b002      	add	sp, #8
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	ffffb7ff 	.word	0xffffb7ff

08002e24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e24:	b5b0      	push	{r4, r5, r7, lr}
 8002e26:	b090      	sub	sp, #64	@ 0x40
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e2c:	231a      	movs	r3, #26
 8002e2e:	2220      	movs	r2, #32
 8002e30:	189b      	adds	r3, r3, r2
 8002e32:	19db      	adds	r3, r3, r7
 8002e34:	2200      	movs	r2, #0
 8002e36:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	431a      	orrs	r2, r3
 8002e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	431a      	orrs	r2, r3
 8002e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4aaf      	ldr	r2, [pc, #700]	@ (8003114 <UART_SetConfig+0x2f0>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	0019      	movs	r1, r3
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e62:	430b      	orrs	r3, r1
 8002e64:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	4aaa      	ldr	r2, [pc, #680]	@ (8003118 <UART_SetConfig+0x2f4>)
 8002e6e:	4013      	ands	r3, r2
 8002e70:	0018      	movs	r0, r3
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	68d9      	ldr	r1, [r3, #12]
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	0003      	movs	r3, r0
 8002e7c:	430b      	orrs	r3, r1
 8002e7e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4aa4      	ldr	r2, [pc, #656]	@ (800311c <UART_SetConfig+0x2f8>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d004      	beq.n	8002e9a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e96:	4313      	orrs	r3, r2
 8002e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	4a9f      	ldr	r2, [pc, #636]	@ (8003120 <UART_SetConfig+0x2fc>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eac:	430b      	orrs	r3, r1
 8002eae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb6:	220f      	movs	r2, #15
 8002eb8:	4393      	bics	r3, r2
 8002eba:	0018      	movs	r0, r3
 8002ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	0003      	movs	r3, r0
 8002ec6:	430b      	orrs	r3, r1
 8002ec8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a95      	ldr	r2, [pc, #596]	@ (8003124 <UART_SetConfig+0x300>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d131      	bne.n	8002f38 <UART_SetConfig+0x114>
 8002ed4:	4b94      	ldr	r3, [pc, #592]	@ (8003128 <UART_SetConfig+0x304>)
 8002ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed8:	2203      	movs	r2, #3
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b03      	cmp	r3, #3
 8002ede:	d01d      	beq.n	8002f1c <UART_SetConfig+0xf8>
 8002ee0:	d823      	bhi.n	8002f2a <UART_SetConfig+0x106>
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d00c      	beq.n	8002f00 <UART_SetConfig+0xdc>
 8002ee6:	d820      	bhi.n	8002f2a <UART_SetConfig+0x106>
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d002      	beq.n	8002ef2 <UART_SetConfig+0xce>
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d00e      	beq.n	8002f0e <UART_SetConfig+0xea>
 8002ef0:	e01b      	b.n	8002f2a <UART_SetConfig+0x106>
 8002ef2:	231b      	movs	r3, #27
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	189b      	adds	r3, r3, r2
 8002ef8:	19db      	adds	r3, r3, r7
 8002efa:	2200      	movs	r2, #0
 8002efc:	701a      	strb	r2, [r3, #0]
 8002efe:	e0b4      	b.n	800306a <UART_SetConfig+0x246>
 8002f00:	231b      	movs	r3, #27
 8002f02:	2220      	movs	r2, #32
 8002f04:	189b      	adds	r3, r3, r2
 8002f06:	19db      	adds	r3, r3, r7
 8002f08:	2202      	movs	r2, #2
 8002f0a:	701a      	strb	r2, [r3, #0]
 8002f0c:	e0ad      	b.n	800306a <UART_SetConfig+0x246>
 8002f0e:	231b      	movs	r3, #27
 8002f10:	2220      	movs	r2, #32
 8002f12:	189b      	adds	r3, r3, r2
 8002f14:	19db      	adds	r3, r3, r7
 8002f16:	2204      	movs	r2, #4
 8002f18:	701a      	strb	r2, [r3, #0]
 8002f1a:	e0a6      	b.n	800306a <UART_SetConfig+0x246>
 8002f1c:	231b      	movs	r3, #27
 8002f1e:	2220      	movs	r2, #32
 8002f20:	189b      	adds	r3, r3, r2
 8002f22:	19db      	adds	r3, r3, r7
 8002f24:	2208      	movs	r2, #8
 8002f26:	701a      	strb	r2, [r3, #0]
 8002f28:	e09f      	b.n	800306a <UART_SetConfig+0x246>
 8002f2a:	231b      	movs	r3, #27
 8002f2c:	2220      	movs	r2, #32
 8002f2e:	189b      	adds	r3, r3, r2
 8002f30:	19db      	adds	r3, r3, r7
 8002f32:	2210      	movs	r2, #16
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	e098      	b.n	800306a <UART_SetConfig+0x246>
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a7b      	ldr	r2, [pc, #492]	@ (800312c <UART_SetConfig+0x308>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d131      	bne.n	8002fa6 <UART_SetConfig+0x182>
 8002f42:	4b79      	ldr	r3, [pc, #484]	@ (8003128 <UART_SetConfig+0x304>)
 8002f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f46:	220c      	movs	r2, #12
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2b0c      	cmp	r3, #12
 8002f4c:	d01d      	beq.n	8002f8a <UART_SetConfig+0x166>
 8002f4e:	d823      	bhi.n	8002f98 <UART_SetConfig+0x174>
 8002f50:	2b08      	cmp	r3, #8
 8002f52:	d00c      	beq.n	8002f6e <UART_SetConfig+0x14a>
 8002f54:	d820      	bhi.n	8002f98 <UART_SetConfig+0x174>
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d002      	beq.n	8002f60 <UART_SetConfig+0x13c>
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d00e      	beq.n	8002f7c <UART_SetConfig+0x158>
 8002f5e:	e01b      	b.n	8002f98 <UART_SetConfig+0x174>
 8002f60:	231b      	movs	r3, #27
 8002f62:	2220      	movs	r2, #32
 8002f64:	189b      	adds	r3, r3, r2
 8002f66:	19db      	adds	r3, r3, r7
 8002f68:	2200      	movs	r2, #0
 8002f6a:	701a      	strb	r2, [r3, #0]
 8002f6c:	e07d      	b.n	800306a <UART_SetConfig+0x246>
 8002f6e:	231b      	movs	r3, #27
 8002f70:	2220      	movs	r2, #32
 8002f72:	189b      	adds	r3, r3, r2
 8002f74:	19db      	adds	r3, r3, r7
 8002f76:	2202      	movs	r2, #2
 8002f78:	701a      	strb	r2, [r3, #0]
 8002f7a:	e076      	b.n	800306a <UART_SetConfig+0x246>
 8002f7c:	231b      	movs	r3, #27
 8002f7e:	2220      	movs	r2, #32
 8002f80:	189b      	adds	r3, r3, r2
 8002f82:	19db      	adds	r3, r3, r7
 8002f84:	2204      	movs	r2, #4
 8002f86:	701a      	strb	r2, [r3, #0]
 8002f88:	e06f      	b.n	800306a <UART_SetConfig+0x246>
 8002f8a:	231b      	movs	r3, #27
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	189b      	adds	r3, r3, r2
 8002f90:	19db      	adds	r3, r3, r7
 8002f92:	2208      	movs	r2, #8
 8002f94:	701a      	strb	r2, [r3, #0]
 8002f96:	e068      	b.n	800306a <UART_SetConfig+0x246>
 8002f98:	231b      	movs	r3, #27
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	189b      	adds	r3, r3, r2
 8002f9e:	19db      	adds	r3, r3, r7
 8002fa0:	2210      	movs	r2, #16
 8002fa2:	701a      	strb	r2, [r3, #0]
 8002fa4:	e061      	b.n	800306a <UART_SetConfig+0x246>
 8002fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a61      	ldr	r2, [pc, #388]	@ (8003130 <UART_SetConfig+0x30c>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d106      	bne.n	8002fbe <UART_SetConfig+0x19a>
 8002fb0:	231b      	movs	r3, #27
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	189b      	adds	r3, r3, r2
 8002fb6:	19db      	adds	r3, r3, r7
 8002fb8:	2200      	movs	r2, #0
 8002fba:	701a      	strb	r2, [r3, #0]
 8002fbc:	e055      	b.n	800306a <UART_SetConfig+0x246>
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a5c      	ldr	r2, [pc, #368]	@ (8003134 <UART_SetConfig+0x310>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d106      	bne.n	8002fd6 <UART_SetConfig+0x1b2>
 8002fc8:	231b      	movs	r3, #27
 8002fca:	2220      	movs	r2, #32
 8002fcc:	189b      	adds	r3, r3, r2
 8002fce:	19db      	adds	r3, r3, r7
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
 8002fd4:	e049      	b.n	800306a <UART_SetConfig+0x246>
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a50      	ldr	r2, [pc, #320]	@ (800311c <UART_SetConfig+0x2f8>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d13e      	bne.n	800305e <UART_SetConfig+0x23a>
 8002fe0:	4b51      	ldr	r3, [pc, #324]	@ (8003128 <UART_SetConfig+0x304>)
 8002fe2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002fe4:	23c0      	movs	r3, #192	@ 0xc0
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	4013      	ands	r3, r2
 8002fea:	22c0      	movs	r2, #192	@ 0xc0
 8002fec:	0112      	lsls	r2, r2, #4
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d027      	beq.n	8003042 <UART_SetConfig+0x21e>
 8002ff2:	22c0      	movs	r2, #192	@ 0xc0
 8002ff4:	0112      	lsls	r2, r2, #4
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d82a      	bhi.n	8003050 <UART_SetConfig+0x22c>
 8002ffa:	2280      	movs	r2, #128	@ 0x80
 8002ffc:	0112      	lsls	r2, r2, #4
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d011      	beq.n	8003026 <UART_SetConfig+0x202>
 8003002:	2280      	movs	r2, #128	@ 0x80
 8003004:	0112      	lsls	r2, r2, #4
 8003006:	4293      	cmp	r3, r2
 8003008:	d822      	bhi.n	8003050 <UART_SetConfig+0x22c>
 800300a:	2b00      	cmp	r3, #0
 800300c:	d004      	beq.n	8003018 <UART_SetConfig+0x1f4>
 800300e:	2280      	movs	r2, #128	@ 0x80
 8003010:	00d2      	lsls	r2, r2, #3
 8003012:	4293      	cmp	r3, r2
 8003014:	d00e      	beq.n	8003034 <UART_SetConfig+0x210>
 8003016:	e01b      	b.n	8003050 <UART_SetConfig+0x22c>
 8003018:	231b      	movs	r3, #27
 800301a:	2220      	movs	r2, #32
 800301c:	189b      	adds	r3, r3, r2
 800301e:	19db      	adds	r3, r3, r7
 8003020:	2200      	movs	r2, #0
 8003022:	701a      	strb	r2, [r3, #0]
 8003024:	e021      	b.n	800306a <UART_SetConfig+0x246>
 8003026:	231b      	movs	r3, #27
 8003028:	2220      	movs	r2, #32
 800302a:	189b      	adds	r3, r3, r2
 800302c:	19db      	adds	r3, r3, r7
 800302e:	2202      	movs	r2, #2
 8003030:	701a      	strb	r2, [r3, #0]
 8003032:	e01a      	b.n	800306a <UART_SetConfig+0x246>
 8003034:	231b      	movs	r3, #27
 8003036:	2220      	movs	r2, #32
 8003038:	189b      	adds	r3, r3, r2
 800303a:	19db      	adds	r3, r3, r7
 800303c:	2204      	movs	r2, #4
 800303e:	701a      	strb	r2, [r3, #0]
 8003040:	e013      	b.n	800306a <UART_SetConfig+0x246>
 8003042:	231b      	movs	r3, #27
 8003044:	2220      	movs	r2, #32
 8003046:	189b      	adds	r3, r3, r2
 8003048:	19db      	adds	r3, r3, r7
 800304a:	2208      	movs	r2, #8
 800304c:	701a      	strb	r2, [r3, #0]
 800304e:	e00c      	b.n	800306a <UART_SetConfig+0x246>
 8003050:	231b      	movs	r3, #27
 8003052:	2220      	movs	r2, #32
 8003054:	189b      	adds	r3, r3, r2
 8003056:	19db      	adds	r3, r3, r7
 8003058:	2210      	movs	r2, #16
 800305a:	701a      	strb	r2, [r3, #0]
 800305c:	e005      	b.n	800306a <UART_SetConfig+0x246>
 800305e:	231b      	movs	r3, #27
 8003060:	2220      	movs	r2, #32
 8003062:	189b      	adds	r3, r3, r2
 8003064:	19db      	adds	r3, r3, r7
 8003066:	2210      	movs	r2, #16
 8003068:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800306a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a2b      	ldr	r2, [pc, #172]	@ (800311c <UART_SetConfig+0x2f8>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d000      	beq.n	8003076 <UART_SetConfig+0x252>
 8003074:	e0a9      	b.n	80031ca <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003076:	231b      	movs	r3, #27
 8003078:	2220      	movs	r2, #32
 800307a:	189b      	adds	r3, r3, r2
 800307c:	19db      	adds	r3, r3, r7
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	2b08      	cmp	r3, #8
 8003082:	d015      	beq.n	80030b0 <UART_SetConfig+0x28c>
 8003084:	dc18      	bgt.n	80030b8 <UART_SetConfig+0x294>
 8003086:	2b04      	cmp	r3, #4
 8003088:	d00d      	beq.n	80030a6 <UART_SetConfig+0x282>
 800308a:	dc15      	bgt.n	80030b8 <UART_SetConfig+0x294>
 800308c:	2b00      	cmp	r3, #0
 800308e:	d002      	beq.n	8003096 <UART_SetConfig+0x272>
 8003090:	2b02      	cmp	r3, #2
 8003092:	d005      	beq.n	80030a0 <UART_SetConfig+0x27c>
 8003094:	e010      	b.n	80030b8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003096:	f7fe fd49 	bl	8001b2c <HAL_RCC_GetPCLK1Freq>
 800309a:	0003      	movs	r3, r0
 800309c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800309e:	e014      	b.n	80030ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030a0:	4b25      	ldr	r3, [pc, #148]	@ (8003138 <UART_SetConfig+0x314>)
 80030a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80030a4:	e011      	b.n	80030ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030a6:	f7fe fcb5 	bl	8001a14 <HAL_RCC_GetSysClockFreq>
 80030aa:	0003      	movs	r3, r0
 80030ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80030ae:	e00c      	b.n	80030ca <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030b0:	2380      	movs	r3, #128	@ 0x80
 80030b2:	021b      	lsls	r3, r3, #8
 80030b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80030b6:	e008      	b.n	80030ca <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80030bc:	231a      	movs	r3, #26
 80030be:	2220      	movs	r2, #32
 80030c0:	189b      	adds	r3, r3, r2
 80030c2:	19db      	adds	r3, r3, r7
 80030c4:	2201      	movs	r2, #1
 80030c6:	701a      	strb	r2, [r3, #0]
        break;
 80030c8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80030ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d100      	bne.n	80030d2 <UART_SetConfig+0x2ae>
 80030d0:	e14b      	b.n	800336a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80030d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030d6:	4b19      	ldr	r3, [pc, #100]	@ (800313c <UART_SetConfig+0x318>)
 80030d8:	0052      	lsls	r2, r2, #1
 80030da:	5ad3      	ldrh	r3, [r2, r3]
 80030dc:	0019      	movs	r1, r3
 80030de:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80030e0:	f7fd f810 	bl	8000104 <__udivsi3>
 80030e4:	0003      	movs	r3, r0
 80030e6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80030e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	0013      	movs	r3, r2
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	189b      	adds	r3, r3, r2
 80030f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d305      	bcc.n	8003104 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80030f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80030fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003100:	429a      	cmp	r2, r3
 8003102:	d91d      	bls.n	8003140 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003104:	231a      	movs	r3, #26
 8003106:	2220      	movs	r2, #32
 8003108:	189b      	adds	r3, r3, r2
 800310a:	19db      	adds	r3, r3, r7
 800310c:	2201      	movs	r2, #1
 800310e:	701a      	strb	r2, [r3, #0]
 8003110:	e12b      	b.n	800336a <UART_SetConfig+0x546>
 8003112:	46c0      	nop			@ (mov r8, r8)
 8003114:	cfff69f3 	.word	0xcfff69f3
 8003118:	ffffcfff 	.word	0xffffcfff
 800311c:	40008000 	.word	0x40008000
 8003120:	11fff4ff 	.word	0x11fff4ff
 8003124:	40013800 	.word	0x40013800
 8003128:	40021000 	.word	0x40021000
 800312c:	40004400 	.word	0x40004400
 8003130:	40004800 	.word	0x40004800
 8003134:	40004c00 	.word	0x40004c00
 8003138:	00f42400 	.word	0x00f42400
 800313c:	08003b60 	.word	0x08003b60
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003142:	61bb      	str	r3, [r7, #24]
 8003144:	2300      	movs	r3, #0
 8003146:	61fb      	str	r3, [r7, #28]
 8003148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800314c:	4b92      	ldr	r3, [pc, #584]	@ (8003398 <UART_SetConfig+0x574>)
 800314e:	0052      	lsls	r2, r2, #1
 8003150:	5ad3      	ldrh	r3, [r2, r3]
 8003152:	613b      	str	r3, [r7, #16]
 8003154:	2300      	movs	r3, #0
 8003156:	617b      	str	r3, [r7, #20]
 8003158:	693a      	ldr	r2, [r7, #16]
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	69b8      	ldr	r0, [r7, #24]
 800315e:	69f9      	ldr	r1, [r7, #28]
 8003160:	f7fd f946 	bl	80003f0 <__aeabi_uldivmod>
 8003164:	0002      	movs	r2, r0
 8003166:	000b      	movs	r3, r1
 8003168:	0e11      	lsrs	r1, r2, #24
 800316a:	021d      	lsls	r5, r3, #8
 800316c:	430d      	orrs	r5, r1
 800316e:	0214      	lsls	r4, r2, #8
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	085b      	lsrs	r3, r3, #1
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	2300      	movs	r3, #0
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	68b8      	ldr	r0, [r7, #8]
 800317e:	68f9      	ldr	r1, [r7, #12]
 8003180:	1900      	adds	r0, r0, r4
 8003182:	4169      	adcs	r1, r5
 8003184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	603b      	str	r3, [r7, #0]
 800318a:	2300      	movs	r3, #0
 800318c:	607b      	str	r3, [r7, #4]
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f7fd f92d 	bl	80003f0 <__aeabi_uldivmod>
 8003196:	0002      	movs	r2, r0
 8003198:	000b      	movs	r3, r1
 800319a:	0013      	movs	r3, r2
 800319c:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800319e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031a0:	23c0      	movs	r3, #192	@ 0xc0
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d309      	bcc.n	80031bc <UART_SetConfig+0x398>
 80031a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031aa:	2380      	movs	r3, #128	@ 0x80
 80031ac:	035b      	lsls	r3, r3, #13
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d204      	bcs.n	80031bc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80031b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031b8:	60da      	str	r2, [r3, #12]
 80031ba:	e0d6      	b.n	800336a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80031bc:	231a      	movs	r3, #26
 80031be:	2220      	movs	r2, #32
 80031c0:	189b      	adds	r3, r3, r2
 80031c2:	19db      	adds	r3, r3, r7
 80031c4:	2201      	movs	r2, #1
 80031c6:	701a      	strb	r2, [r3, #0]
 80031c8:	e0cf      	b.n	800336a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031cc:	69da      	ldr	r2, [r3, #28]
 80031ce:	2380      	movs	r3, #128	@ 0x80
 80031d0:	021b      	lsls	r3, r3, #8
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d000      	beq.n	80031d8 <UART_SetConfig+0x3b4>
 80031d6:	e070      	b.n	80032ba <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80031d8:	231b      	movs	r3, #27
 80031da:	2220      	movs	r2, #32
 80031dc:	189b      	adds	r3, r3, r2
 80031de:	19db      	adds	r3, r3, r7
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d015      	beq.n	8003212 <UART_SetConfig+0x3ee>
 80031e6:	dc18      	bgt.n	800321a <UART_SetConfig+0x3f6>
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	d00d      	beq.n	8003208 <UART_SetConfig+0x3e4>
 80031ec:	dc15      	bgt.n	800321a <UART_SetConfig+0x3f6>
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <UART_SetConfig+0x3d4>
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d005      	beq.n	8003202 <UART_SetConfig+0x3de>
 80031f6:	e010      	b.n	800321a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031f8:	f7fe fc98 	bl	8001b2c <HAL_RCC_GetPCLK1Freq>
 80031fc:	0003      	movs	r3, r0
 80031fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003200:	e014      	b.n	800322c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003202:	4b66      	ldr	r3, [pc, #408]	@ (800339c <UART_SetConfig+0x578>)
 8003204:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003206:	e011      	b.n	800322c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003208:	f7fe fc04 	bl	8001a14 <HAL_RCC_GetSysClockFreq>
 800320c:	0003      	movs	r3, r0
 800320e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003210:	e00c      	b.n	800322c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003212:	2380      	movs	r3, #128	@ 0x80
 8003214:	021b      	lsls	r3, r3, #8
 8003216:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003218:	e008      	b.n	800322c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800321e:	231a      	movs	r3, #26
 8003220:	2220      	movs	r2, #32
 8003222:	189b      	adds	r3, r3, r2
 8003224:	19db      	adds	r3, r3, r7
 8003226:	2201      	movs	r2, #1
 8003228:	701a      	strb	r2, [r3, #0]
        break;
 800322a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800322c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800322e:	2b00      	cmp	r3, #0
 8003230:	d100      	bne.n	8003234 <UART_SetConfig+0x410>
 8003232:	e09a      	b.n	800336a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003236:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003238:	4b57      	ldr	r3, [pc, #348]	@ (8003398 <UART_SetConfig+0x574>)
 800323a:	0052      	lsls	r2, r2, #1
 800323c:	5ad3      	ldrh	r3, [r2, r3]
 800323e:	0019      	movs	r1, r3
 8003240:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003242:	f7fc ff5f 	bl	8000104 <__udivsi3>
 8003246:	0003      	movs	r3, r0
 8003248:	005a      	lsls	r2, r3, #1
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	085b      	lsrs	r3, r3, #1
 8003250:	18d2      	adds	r2, r2, r3
 8003252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	0019      	movs	r1, r3
 8003258:	0010      	movs	r0, r2
 800325a:	f7fc ff53 	bl	8000104 <__udivsi3>
 800325e:	0003      	movs	r3, r0
 8003260:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003264:	2b0f      	cmp	r3, #15
 8003266:	d921      	bls.n	80032ac <UART_SetConfig+0x488>
 8003268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800326a:	2380      	movs	r3, #128	@ 0x80
 800326c:	025b      	lsls	r3, r3, #9
 800326e:	429a      	cmp	r2, r3
 8003270:	d21c      	bcs.n	80032ac <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003274:	b29a      	uxth	r2, r3
 8003276:	200e      	movs	r0, #14
 8003278:	2420      	movs	r4, #32
 800327a:	1903      	adds	r3, r0, r4
 800327c:	19db      	adds	r3, r3, r7
 800327e:	210f      	movs	r1, #15
 8003280:	438a      	bics	r2, r1
 8003282:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003286:	085b      	lsrs	r3, r3, #1
 8003288:	b29b      	uxth	r3, r3
 800328a:	2207      	movs	r2, #7
 800328c:	4013      	ands	r3, r2
 800328e:	b299      	uxth	r1, r3
 8003290:	1903      	adds	r3, r0, r4
 8003292:	19db      	adds	r3, r3, r7
 8003294:	1902      	adds	r2, r0, r4
 8003296:	19d2      	adds	r2, r2, r7
 8003298:	8812      	ldrh	r2, [r2, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	1902      	adds	r2, r0, r4
 80032a4:	19d2      	adds	r2, r2, r7
 80032a6:	8812      	ldrh	r2, [r2, #0]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	e05e      	b.n	800336a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80032ac:	231a      	movs	r3, #26
 80032ae:	2220      	movs	r2, #32
 80032b0:	189b      	adds	r3, r3, r2
 80032b2:	19db      	adds	r3, r3, r7
 80032b4:	2201      	movs	r2, #1
 80032b6:	701a      	strb	r2, [r3, #0]
 80032b8:	e057      	b.n	800336a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032ba:	231b      	movs	r3, #27
 80032bc:	2220      	movs	r2, #32
 80032be:	189b      	adds	r3, r3, r2
 80032c0:	19db      	adds	r3, r3, r7
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	d015      	beq.n	80032f4 <UART_SetConfig+0x4d0>
 80032c8:	dc18      	bgt.n	80032fc <UART_SetConfig+0x4d8>
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d00d      	beq.n	80032ea <UART_SetConfig+0x4c6>
 80032ce:	dc15      	bgt.n	80032fc <UART_SetConfig+0x4d8>
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d002      	beq.n	80032da <UART_SetConfig+0x4b6>
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d005      	beq.n	80032e4 <UART_SetConfig+0x4c0>
 80032d8:	e010      	b.n	80032fc <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032da:	f7fe fc27 	bl	8001b2c <HAL_RCC_GetPCLK1Freq>
 80032de:	0003      	movs	r3, r0
 80032e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80032e2:	e014      	b.n	800330e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032e4:	4b2d      	ldr	r3, [pc, #180]	@ (800339c <UART_SetConfig+0x578>)
 80032e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80032e8:	e011      	b.n	800330e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032ea:	f7fe fb93 	bl	8001a14 <HAL_RCC_GetSysClockFreq>
 80032ee:	0003      	movs	r3, r0
 80032f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80032f2:	e00c      	b.n	800330e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032f4:	2380      	movs	r3, #128	@ 0x80
 80032f6:	021b      	lsls	r3, r3, #8
 80032f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80032fa:	e008      	b.n	800330e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80032fc:	2300      	movs	r3, #0
 80032fe:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003300:	231a      	movs	r3, #26
 8003302:	2220      	movs	r2, #32
 8003304:	189b      	adds	r3, r3, r2
 8003306:	19db      	adds	r3, r3, r7
 8003308:	2201      	movs	r2, #1
 800330a:	701a      	strb	r2, [r3, #0]
        break;
 800330c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800330e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003310:	2b00      	cmp	r3, #0
 8003312:	d02a      	beq.n	800336a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003316:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003318:	4b1f      	ldr	r3, [pc, #124]	@ (8003398 <UART_SetConfig+0x574>)
 800331a:	0052      	lsls	r2, r2, #1
 800331c:	5ad3      	ldrh	r3, [r2, r3]
 800331e:	0019      	movs	r1, r3
 8003320:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003322:	f7fc feef 	bl	8000104 <__udivsi3>
 8003326:	0003      	movs	r3, r0
 8003328:	001a      	movs	r2, r3
 800332a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	085b      	lsrs	r3, r3, #1
 8003330:	18d2      	adds	r2, r2, r3
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	0019      	movs	r1, r3
 8003338:	0010      	movs	r0, r2
 800333a:	f7fc fee3 	bl	8000104 <__udivsi3>
 800333e:	0003      	movs	r3, r0
 8003340:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003344:	2b0f      	cmp	r3, #15
 8003346:	d90a      	bls.n	800335e <UART_SetConfig+0x53a>
 8003348:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800334a:	2380      	movs	r3, #128	@ 0x80
 800334c:	025b      	lsls	r3, r3, #9
 800334e:	429a      	cmp	r2, r3
 8003350:	d205      	bcs.n	800335e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003354:	b29a      	uxth	r2, r3
 8003356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	60da      	str	r2, [r3, #12]
 800335c:	e005      	b.n	800336a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800335e:	231a      	movs	r3, #26
 8003360:	2220      	movs	r2, #32
 8003362:	189b      	adds	r3, r3, r2
 8003364:	19db      	adds	r3, r3, r7
 8003366:	2201      	movs	r2, #1
 8003368:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	226a      	movs	r2, #106	@ 0x6a
 800336e:	2101      	movs	r1, #1
 8003370:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	2268      	movs	r2, #104	@ 0x68
 8003376:	2101      	movs	r1, #1
 8003378:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337c:	2200      	movs	r2, #0
 800337e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003382:	2200      	movs	r2, #0
 8003384:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003386:	231a      	movs	r3, #26
 8003388:	2220      	movs	r2, #32
 800338a:	189b      	adds	r3, r3, r2
 800338c:	19db      	adds	r3, r3, r7
 800338e:	781b      	ldrb	r3, [r3, #0]
}
 8003390:	0018      	movs	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	b010      	add	sp, #64	@ 0x40
 8003396:	bdb0      	pop	{r4, r5, r7, pc}
 8003398:	08003b60 	.word	0x08003b60
 800339c:	00f42400 	.word	0x00f42400

080033a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ac:	2208      	movs	r2, #8
 80033ae:	4013      	ands	r3, r2
 80033b0:	d00b      	beq.n	80033ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	4a4a      	ldr	r2, [pc, #296]	@ (80034e4 <UART_AdvFeatureConfig+0x144>)
 80033ba:	4013      	ands	r3, r2
 80033bc:	0019      	movs	r1, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	430a      	orrs	r2, r1
 80033c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ce:	2201      	movs	r2, #1
 80033d0:	4013      	ands	r3, r2
 80033d2:	d00b      	beq.n	80033ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	4a43      	ldr	r2, [pc, #268]	@ (80034e8 <UART_AdvFeatureConfig+0x148>)
 80033dc:	4013      	ands	r3, r2
 80033de:	0019      	movs	r1, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	430a      	orrs	r2, r1
 80033ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f0:	2202      	movs	r2, #2
 80033f2:	4013      	ands	r3, r2
 80033f4:	d00b      	beq.n	800340e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4a3b      	ldr	r2, [pc, #236]	@ (80034ec <UART_AdvFeatureConfig+0x14c>)
 80033fe:	4013      	ands	r3, r2
 8003400:	0019      	movs	r1, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003412:	2204      	movs	r2, #4
 8003414:	4013      	ands	r3, r2
 8003416:	d00b      	beq.n	8003430 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4a34      	ldr	r2, [pc, #208]	@ (80034f0 <UART_AdvFeatureConfig+0x150>)
 8003420:	4013      	ands	r3, r2
 8003422:	0019      	movs	r1, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	430a      	orrs	r2, r1
 800342e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003434:	2210      	movs	r2, #16
 8003436:	4013      	ands	r3, r2
 8003438:	d00b      	beq.n	8003452 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	4a2c      	ldr	r2, [pc, #176]	@ (80034f4 <UART_AdvFeatureConfig+0x154>)
 8003442:	4013      	ands	r3, r2
 8003444:	0019      	movs	r1, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003456:	2220      	movs	r2, #32
 8003458:	4013      	ands	r3, r2
 800345a:	d00b      	beq.n	8003474 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	4a25      	ldr	r2, [pc, #148]	@ (80034f8 <UART_AdvFeatureConfig+0x158>)
 8003464:	4013      	ands	r3, r2
 8003466:	0019      	movs	r1, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003478:	2240      	movs	r2, #64	@ 0x40
 800347a:	4013      	ands	r3, r2
 800347c:	d01d      	beq.n	80034ba <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	4a1d      	ldr	r2, [pc, #116]	@ (80034fc <UART_AdvFeatureConfig+0x15c>)
 8003486:	4013      	ands	r3, r2
 8003488:	0019      	movs	r1, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	430a      	orrs	r2, r1
 8003494:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800349a:	2380      	movs	r3, #128	@ 0x80
 800349c:	035b      	lsls	r3, r3, #13
 800349e:	429a      	cmp	r2, r3
 80034a0:	d10b      	bne.n	80034ba <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	4a15      	ldr	r2, [pc, #84]	@ (8003500 <UART_AdvFeatureConfig+0x160>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	0019      	movs	r1, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034be:	2280      	movs	r2, #128	@ 0x80
 80034c0:	4013      	ands	r3, r2
 80034c2:	d00b      	beq.n	80034dc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	4a0e      	ldr	r2, [pc, #56]	@ (8003504 <UART_AdvFeatureConfig+0x164>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	0019      	movs	r1, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	605a      	str	r2, [r3, #4]
  }
}
 80034dc:	46c0      	nop			@ (mov r8, r8)
 80034de:	46bd      	mov	sp, r7
 80034e0:	b002      	add	sp, #8
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	ffff7fff 	.word	0xffff7fff
 80034e8:	fffdffff 	.word	0xfffdffff
 80034ec:	fffeffff 	.word	0xfffeffff
 80034f0:	fffbffff 	.word	0xfffbffff
 80034f4:	ffffefff 	.word	0xffffefff
 80034f8:	ffffdfff 	.word	0xffffdfff
 80034fc:	ffefffff 	.word	0xffefffff
 8003500:	ff9fffff 	.word	0xff9fffff
 8003504:	fff7ffff 	.word	0xfff7ffff

08003508 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b092      	sub	sp, #72	@ 0x48
 800350c:	af02      	add	r7, sp, #8
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2290      	movs	r2, #144	@ 0x90
 8003514:	2100      	movs	r1, #0
 8003516:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003518:	f7fd fbb8 	bl	8000c8c <HAL_GetTick>
 800351c:	0003      	movs	r3, r0
 800351e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2208      	movs	r2, #8
 8003528:	4013      	ands	r3, r2
 800352a:	2b08      	cmp	r3, #8
 800352c:	d12d      	bne.n	800358a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800352e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003530:	2280      	movs	r2, #128	@ 0x80
 8003532:	0391      	lsls	r1, r2, #14
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	4a47      	ldr	r2, [pc, #284]	@ (8003654 <UART_CheckIdleState+0x14c>)
 8003538:	9200      	str	r2, [sp, #0]
 800353a:	2200      	movs	r2, #0
 800353c:	f000 f88e 	bl	800365c <UART_WaitOnFlagUntilTimeout>
 8003540:	1e03      	subs	r3, r0, #0
 8003542:	d022      	beq.n	800358a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003544:	f3ef 8310 	mrs	r3, PRIMASK
 8003548:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800354a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800354c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800354e:	2301      	movs	r3, #1
 8003550:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003554:	f383 8810 	msr	PRIMASK, r3
}
 8003558:	46c0      	nop			@ (mov r8, r8)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2180      	movs	r1, #128	@ 0x80
 8003566:	438a      	bics	r2, r1
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800356c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800356e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003570:	f383 8810 	msr	PRIMASK, r3
}
 8003574:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2288      	movs	r2, #136	@ 0x88
 800357a:	2120      	movs	r1, #32
 800357c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2284      	movs	r2, #132	@ 0x84
 8003582:	2100      	movs	r1, #0
 8003584:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e060      	b.n	800364c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2204      	movs	r2, #4
 8003592:	4013      	ands	r3, r2
 8003594:	2b04      	cmp	r3, #4
 8003596:	d146      	bne.n	8003626 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800359a:	2280      	movs	r2, #128	@ 0x80
 800359c:	03d1      	lsls	r1, r2, #15
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003654 <UART_CheckIdleState+0x14c>)
 80035a2:	9200      	str	r2, [sp, #0]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f000 f859 	bl	800365c <UART_WaitOnFlagUntilTimeout>
 80035aa:	1e03      	subs	r3, r0, #0
 80035ac:	d03b      	beq.n	8003626 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035ae:	f3ef 8310 	mrs	r3, PRIMASK
 80035b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80035b4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80035b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80035b8:	2301      	movs	r3, #1
 80035ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f383 8810 	msr	PRIMASK, r3
}
 80035c2:	46c0      	nop			@ (mov r8, r8)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4922      	ldr	r1, [pc, #136]	@ (8003658 <UART_CheckIdleState+0x150>)
 80035d0:	400a      	ands	r2, r1
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f383 8810 	msr	PRIMASK, r3
}
 80035de:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035e0:	f3ef 8310 	mrs	r3, PRIMASK
 80035e4:	61bb      	str	r3, [r7, #24]
  return(result);
 80035e6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80035ea:	2301      	movs	r3, #1
 80035ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	f383 8810 	msr	PRIMASK, r3
}
 80035f4:	46c0      	nop			@ (mov r8, r8)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2101      	movs	r1, #1
 8003602:	438a      	bics	r2, r1
 8003604:	609a      	str	r2, [r3, #8]
 8003606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003608:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360a:	6a3b      	ldr	r3, [r7, #32]
 800360c:	f383 8810 	msr	PRIMASK, r3
}
 8003610:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	228c      	movs	r2, #140	@ 0x8c
 8003616:	2120      	movs	r1, #32
 8003618:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2284      	movs	r2, #132	@ 0x84
 800361e:	2100      	movs	r1, #0
 8003620:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e012      	b.n	800364c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2288      	movs	r2, #136	@ 0x88
 800362a:	2120      	movs	r1, #32
 800362c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	228c      	movs	r2, #140	@ 0x8c
 8003632:	2120      	movs	r1, #32
 8003634:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2284      	movs	r2, #132	@ 0x84
 8003646:	2100      	movs	r1, #0
 8003648:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	0018      	movs	r0, r3
 800364e:	46bd      	mov	sp, r7
 8003650:	b010      	add	sp, #64	@ 0x40
 8003652:	bd80      	pop	{r7, pc}
 8003654:	01ffffff 	.word	0x01ffffff
 8003658:	fffffedf 	.word	0xfffffedf

0800365c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	603b      	str	r3, [r7, #0]
 8003668:	1dfb      	adds	r3, r7, #7
 800366a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800366c:	e051      	b.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	3301      	adds	r3, #1
 8003672:	d04e      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003674:	f7fd fb0a 	bl	8000c8c <HAL_GetTick>
 8003678:	0002      	movs	r2, r0
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	429a      	cmp	r2, r3
 8003682:	d302      	bcc.n	800368a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e051      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2204      	movs	r2, #4
 8003696:	4013      	ands	r3, r2
 8003698:	d03b      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb6>
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b80      	cmp	r3, #128	@ 0x80
 800369e:	d038      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb6>
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2b40      	cmp	r3, #64	@ 0x40
 80036a4:	d035      	beq.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	2208      	movs	r2, #8
 80036ae:	4013      	ands	r3, r2
 80036b0:	2b08      	cmp	r3, #8
 80036b2:	d111      	bne.n	80036d8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2208      	movs	r2, #8
 80036ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	0018      	movs	r0, r3
 80036c0:	f000 f83c 	bl	800373c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2290      	movs	r2, #144	@ 0x90
 80036c8:	2108      	movs	r1, #8
 80036ca:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2284      	movs	r2, #132	@ 0x84
 80036d0:	2100      	movs	r1, #0
 80036d2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e02c      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	69da      	ldr	r2, [r3, #28]
 80036de:	2380      	movs	r3, #128	@ 0x80
 80036e0:	011b      	lsls	r3, r3, #4
 80036e2:	401a      	ands	r2, r3
 80036e4:	2380      	movs	r3, #128	@ 0x80
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d112      	bne.n	8003712 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2280      	movs	r2, #128	@ 0x80
 80036f2:	0112      	lsls	r2, r2, #4
 80036f4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	0018      	movs	r0, r3
 80036fa:	f000 f81f 	bl	800373c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2290      	movs	r2, #144	@ 0x90
 8003702:	2120      	movs	r1, #32
 8003704:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2284      	movs	r2, #132	@ 0x84
 800370a:	2100      	movs	r1, #0
 800370c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e00f      	b.n	8003732 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	69db      	ldr	r3, [r3, #28]
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	4013      	ands	r3, r2
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	425a      	negs	r2, r3
 8003722:	4153      	adcs	r3, r2
 8003724:	b2db      	uxtb	r3, r3
 8003726:	001a      	movs	r2, r3
 8003728:	1dfb      	adds	r3, r7, #7
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d09e      	beq.n	800366e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	0018      	movs	r0, r3
 8003734:	46bd      	mov	sp, r7
 8003736:	b004      	add	sp, #16
 8003738:	bd80      	pop	{r7, pc}
	...

0800373c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b08e      	sub	sp, #56	@ 0x38
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003744:	f3ef 8310 	mrs	r3, PRIMASK
 8003748:	617b      	str	r3, [r7, #20]
  return(result);
 800374a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800374c:	637b      	str	r3, [r7, #52]	@ 0x34
 800374e:	2301      	movs	r3, #1
 8003750:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	f383 8810 	msr	PRIMASK, r3
}
 8003758:	46c0      	nop			@ (mov r8, r8)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4926      	ldr	r1, [pc, #152]	@ (8003800 <UART_EndRxTransfer+0xc4>)
 8003766:	400a      	ands	r2, r1
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800376c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	f383 8810 	msr	PRIMASK, r3
}
 8003774:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003776:	f3ef 8310 	mrs	r3, PRIMASK
 800377a:	623b      	str	r3, [r7, #32]
  return(result);
 800377c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800377e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003780:	2301      	movs	r3, #1
 8003782:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003786:	f383 8810 	msr	PRIMASK, r3
}
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689a      	ldr	r2, [r3, #8]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	491b      	ldr	r1, [pc, #108]	@ (8003804 <UART_EndRxTransfer+0xc8>)
 8003798:	400a      	ands	r2, r1
 800379a:	609a      	str	r2, [r3, #8]
 800379c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a2:	f383 8810 	msr	PRIMASK, r3
}
 80037a6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d118      	bne.n	80037e2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037b0:	f3ef 8310 	mrs	r3, PRIMASK
 80037b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80037b6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037ba:	2301      	movs	r3, #1
 80037bc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f383 8810 	msr	PRIMASK, r3
}
 80037c4:	46c0      	nop			@ (mov r8, r8)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2110      	movs	r1, #16
 80037d2:	438a      	bics	r2, r1
 80037d4:	601a      	str	r2, [r3, #0]
 80037d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	f383 8810 	msr	PRIMASK, r3
}
 80037e0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	228c      	movs	r2, #140	@ 0x8c
 80037e6:	2120      	movs	r1, #32
 80037e8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80037f6:	46c0      	nop			@ (mov r8, r8)
 80037f8:	46bd      	mov	sp, r7
 80037fa:	b00e      	add	sp, #56	@ 0x38
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	46c0      	nop			@ (mov r8, r8)
 8003800:	fffffedf 	.word	0xfffffedf
 8003804:	effffffe 	.word	0xeffffffe

08003808 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2284      	movs	r2, #132	@ 0x84
 8003814:	5c9b      	ldrb	r3, [r3, r2]
 8003816:	2b01      	cmp	r3, #1
 8003818:	d101      	bne.n	800381e <HAL_UARTEx_DisableFifoMode+0x16>
 800381a:	2302      	movs	r3, #2
 800381c:	e027      	b.n	800386e <HAL_UARTEx_DisableFifoMode+0x66>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2284      	movs	r2, #132	@ 0x84
 8003822:	2101      	movs	r1, #1
 8003824:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2288      	movs	r2, #136	@ 0x88
 800382a:	2124      	movs	r1, #36	@ 0x24
 800382c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2101      	movs	r1, #1
 8003842:	438a      	bics	r2, r1
 8003844:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	4a0b      	ldr	r2, [pc, #44]	@ (8003878 <HAL_UARTEx_DisableFifoMode+0x70>)
 800384a:	4013      	ands	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2288      	movs	r2, #136	@ 0x88
 8003860:	2120      	movs	r1, #32
 8003862:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2284      	movs	r2, #132	@ 0x84
 8003868:	2100      	movs	r1, #0
 800386a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	0018      	movs	r0, r3
 8003870:	46bd      	mov	sp, r7
 8003872:	b004      	add	sp, #16
 8003874:	bd80      	pop	{r7, pc}
 8003876:	46c0      	nop			@ (mov r8, r8)
 8003878:	dfffffff 	.word	0xdfffffff

0800387c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2284      	movs	r2, #132	@ 0x84
 800388a:	5c9b      	ldrb	r3, [r3, r2]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d101      	bne.n	8003894 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003890:	2302      	movs	r3, #2
 8003892:	e02e      	b.n	80038f2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2284      	movs	r2, #132	@ 0x84
 8003898:	2101      	movs	r1, #1
 800389a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2288      	movs	r2, #136	@ 0x88
 80038a0:	2124      	movs	r1, #36	@ 0x24
 80038a2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2101      	movs	r1, #1
 80038b8:	438a      	bics	r2, r1
 80038ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	08d9      	lsrs	r1, r3, #3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	430a      	orrs	r2, r1
 80038ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	0018      	movs	r0, r3
 80038d4:	f000 f854 	bl	8003980 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2288      	movs	r2, #136	@ 0x88
 80038e4:	2120      	movs	r1, #32
 80038e6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2284      	movs	r2, #132	@ 0x84
 80038ec:	2100      	movs	r1, #0
 80038ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	0018      	movs	r0, r3
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b004      	add	sp, #16
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2284      	movs	r2, #132	@ 0x84
 800390a:	5c9b      	ldrb	r3, [r3, r2]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d101      	bne.n	8003914 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003910:	2302      	movs	r3, #2
 8003912:	e02f      	b.n	8003974 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2284      	movs	r2, #132	@ 0x84
 8003918:	2101      	movs	r1, #1
 800391a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2288      	movs	r2, #136	@ 0x88
 8003920:	2124      	movs	r1, #36	@ 0x24
 8003922:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2101      	movs	r1, #1
 8003938:	438a      	bics	r2, r1
 800393a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	4a0e      	ldr	r2, [pc, #56]	@ (800397c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003944:	4013      	ands	r3, r2
 8003946:	0019      	movs	r1, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	0018      	movs	r0, r3
 8003956:	f000 f813 	bl	8003980 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2288      	movs	r2, #136	@ 0x88
 8003966:	2120      	movs	r1, #32
 8003968:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2284      	movs	r2, #132	@ 0x84
 800396e:	2100      	movs	r1, #0
 8003970:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	0018      	movs	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	b004      	add	sp, #16
 800397a:	bd80      	pop	{r7, pc}
 800397c:	f1ffffff 	.word	0xf1ffffff

08003980 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800398c:	2b00      	cmp	r3, #0
 800398e:	d108      	bne.n	80039a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	226a      	movs	r2, #106	@ 0x6a
 8003994:	2101      	movs	r1, #1
 8003996:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2268      	movs	r2, #104	@ 0x68
 800399c:	2101      	movs	r1, #1
 800399e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80039a0:	e043      	b.n	8003a2a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80039a2:	260f      	movs	r6, #15
 80039a4:	19bb      	adds	r3, r7, r6
 80039a6:	2208      	movs	r2, #8
 80039a8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80039aa:	200e      	movs	r0, #14
 80039ac:	183b      	adds	r3, r7, r0
 80039ae:	2208      	movs	r2, #8
 80039b0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	0e5b      	lsrs	r3, r3, #25
 80039ba:	b2da      	uxtb	r2, r3
 80039bc:	240d      	movs	r4, #13
 80039be:	193b      	adds	r3, r7, r4
 80039c0:	2107      	movs	r1, #7
 80039c2:	400a      	ands	r2, r1
 80039c4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	0f5b      	lsrs	r3, r3, #29
 80039ce:	b2da      	uxtb	r2, r3
 80039d0:	250c      	movs	r5, #12
 80039d2:	197b      	adds	r3, r7, r5
 80039d4:	2107      	movs	r1, #7
 80039d6:	400a      	ands	r2, r1
 80039d8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039da:	183b      	adds	r3, r7, r0
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	197a      	adds	r2, r7, r5
 80039e0:	7812      	ldrb	r2, [r2, #0]
 80039e2:	4914      	ldr	r1, [pc, #80]	@ (8003a34 <UARTEx_SetNbDataToProcess+0xb4>)
 80039e4:	5c8a      	ldrb	r2, [r1, r2]
 80039e6:	435a      	muls	r2, r3
 80039e8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80039ea:	197b      	adds	r3, r7, r5
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	4a12      	ldr	r2, [pc, #72]	@ (8003a38 <UARTEx_SetNbDataToProcess+0xb8>)
 80039f0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80039f2:	0019      	movs	r1, r3
 80039f4:	f7fc fc10 	bl	8000218 <__divsi3>
 80039f8:	0003      	movs	r3, r0
 80039fa:	b299      	uxth	r1, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	226a      	movs	r2, #106	@ 0x6a
 8003a00:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003a02:	19bb      	adds	r3, r7, r6
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	193a      	adds	r2, r7, r4
 8003a08:	7812      	ldrb	r2, [r2, #0]
 8003a0a:	490a      	ldr	r1, [pc, #40]	@ (8003a34 <UARTEx_SetNbDataToProcess+0xb4>)
 8003a0c:	5c8a      	ldrb	r2, [r1, r2]
 8003a0e:	435a      	muls	r2, r3
 8003a10:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003a12:	193b      	adds	r3, r7, r4
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	4a08      	ldr	r2, [pc, #32]	@ (8003a38 <UARTEx_SetNbDataToProcess+0xb8>)
 8003a18:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003a1a:	0019      	movs	r1, r3
 8003a1c:	f7fc fbfc 	bl	8000218 <__divsi3>
 8003a20:	0003      	movs	r3, r0
 8003a22:	b299      	uxth	r1, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2268      	movs	r2, #104	@ 0x68
 8003a28:	5299      	strh	r1, [r3, r2]
}
 8003a2a:	46c0      	nop			@ (mov r8, r8)
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	b005      	add	sp, #20
 8003a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a32:	46c0      	nop			@ (mov r8, r8)
 8003a34:	08003b78 	.word	0x08003b78
 8003a38:	08003b80 	.word	0x08003b80

08003a3c <memset>:
 8003a3c:	0003      	movs	r3, r0
 8003a3e:	1882      	adds	r2, r0, r2
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d100      	bne.n	8003a46 <memset+0xa>
 8003a44:	4770      	bx	lr
 8003a46:	7019      	strb	r1, [r3, #0]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	e7f9      	b.n	8003a40 <memset+0x4>

08003a4c <__libc_init_array>:
 8003a4c:	b570      	push	{r4, r5, r6, lr}
 8003a4e:	2600      	movs	r6, #0
 8003a50:	4c0c      	ldr	r4, [pc, #48]	@ (8003a84 <__libc_init_array+0x38>)
 8003a52:	4d0d      	ldr	r5, [pc, #52]	@ (8003a88 <__libc_init_array+0x3c>)
 8003a54:	1b64      	subs	r4, r4, r5
 8003a56:	10a4      	asrs	r4, r4, #2
 8003a58:	42a6      	cmp	r6, r4
 8003a5a:	d109      	bne.n	8003a70 <__libc_init_array+0x24>
 8003a5c:	2600      	movs	r6, #0
 8003a5e:	f000 f819 	bl	8003a94 <_init>
 8003a62:	4c0a      	ldr	r4, [pc, #40]	@ (8003a8c <__libc_init_array+0x40>)
 8003a64:	4d0a      	ldr	r5, [pc, #40]	@ (8003a90 <__libc_init_array+0x44>)
 8003a66:	1b64      	subs	r4, r4, r5
 8003a68:	10a4      	asrs	r4, r4, #2
 8003a6a:	42a6      	cmp	r6, r4
 8003a6c:	d105      	bne.n	8003a7a <__libc_init_array+0x2e>
 8003a6e:	bd70      	pop	{r4, r5, r6, pc}
 8003a70:	00b3      	lsls	r3, r6, #2
 8003a72:	58eb      	ldr	r3, [r5, r3]
 8003a74:	4798      	blx	r3
 8003a76:	3601      	adds	r6, #1
 8003a78:	e7ee      	b.n	8003a58 <__libc_init_array+0xc>
 8003a7a:	00b3      	lsls	r3, r6, #2
 8003a7c:	58eb      	ldr	r3, [r5, r3]
 8003a7e:	4798      	blx	r3
 8003a80:	3601      	adds	r6, #1
 8003a82:	e7f2      	b.n	8003a6a <__libc_init_array+0x1e>
 8003a84:	08003b90 	.word	0x08003b90
 8003a88:	08003b90 	.word	0x08003b90
 8003a8c:	08003b94 	.word	0x08003b94
 8003a90:	08003b90 	.word	0x08003b90

08003a94 <_init>:
 8003a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a96:	46c0      	nop			@ (mov r8, r8)
 8003a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a9a:	bc08      	pop	{r3}
 8003a9c:	469e      	mov	lr, r3
 8003a9e:	4770      	bx	lr

08003aa0 <_fini>:
 8003aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aa2:	46c0      	nop			@ (mov r8, r8)
 8003aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aa6:	bc08      	pop	{r3}
 8003aa8:	469e      	mov	lr, r3
 8003aaa:	4770      	bx	lr
