<stg><name>filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %empty_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %empty_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %empty_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:12 %sext_ln834_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln834

]]></Node>
<StgValue><ssdm name="sext_ln834_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:13 %sext_ln834_cast = sext i63 %sext_ln834_read

]]></Node>
<StgValue><ssdm name="sext_ln834_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 9, void @empty_0, void @empty_1, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:16 %store_ln834 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln834"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %store_ln835 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln835"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln834 = icmp_eq  i4 %indvar_flatten_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln834"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln834 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln834"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln834 = br i1 %icmp_ln834, void %for.inc14, void %for.end16.exitStub

]]></Node>
<StgValue><ssdm name="br_ln834"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc14:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc14:1 %i_load = load i2 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc14:2 %gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln834_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc14:5 %icmp_ln835 = icmp_eq  i2 %j_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln835"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc14:6 %select_ln834 = select i1 %icmp_ln835, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln834"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc14:7 %add_ln834_1 = add i2 %i_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln834_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc14:8 %select_ln834_1 = select i1 %icmp_ln835, i2 %add_ln834_1, i2 %i_load

]]></Node>
<StgValue><ssdm name="select_ln834_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx131.exit:0 %add_ln835 = add i2 %select_ln834, i2 1

]]></Node>
<StgValue><ssdm name="add_ln835"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx131.exit:1 %store_ln834 = store i4 %add_ln834, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln834"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:0 %p_load13 = load i16 %empty

]]></Node>
<StgValue><ssdm name="p_load13"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:1 %p_load12 = load i16 %empty_53

]]></Node>
<StgValue><ssdm name="p_load12"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:2 %p_load10 = load i16 %empty_54

]]></Node>
<StgValue><ssdm name="p_load10"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:3 %p_load9 = load i16 %empty_55

]]></Node>
<StgValue><ssdm name="p_load9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:4 %p_load8 = load i16 %empty_56

]]></Node>
<StgValue><ssdm name="p_load8"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:5 %p_load6 = load i16 %empty_57

]]></Node>
<StgValue><ssdm name="p_load6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:6 %p_load5 = load i16 %empty_58

]]></Node>
<StgValue><ssdm name="p_load5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:7 %p_load4 = load i16 %empty_59

]]></Node>
<StgValue><ssdm name="p_load4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16">
<![CDATA[
for.end16.exitStub:8 %p_load = load i16 %empty_60

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out1, i16 %p_load4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out2, i16 %p_load5

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out3, i16 %p_load6

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out4, i16 %p_load8

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out5, i16 %p_load9

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out6, i16 %p_load10

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out7, i16 %p_load12

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end16.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out8, i16 %p_load13

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
for.end16.exitStub:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc14:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_834_1_VITIS_LOOP_835_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc14:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc14:9 %specpipeline_ln835 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln835"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc14:10 %gmem1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc14:11 %switch_ln836 = switch i2 %select_ln834_1, void %arrayidx131.case.2, i2 0, void %arrayidx131.case.0, i2 1, void %arrayidx131.case.1

]]></Node>
<StgValue><ssdm name="switch_ln836"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx131.case.1:0 %switch_ln836 = switch i2 %select_ln834, void %arrayidx131.case.211, i2 0, void %arrayidx131.case.1.arrayidx131.exit_crit_edge11, i2 1, void %arrayidx131.case.1.arrayidx131.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln836"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="1"/>
<literal name="select_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.1.arrayidx131.exit_crit_edge:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="1"/>
<literal name="select_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.1.arrayidx131.exit_crit_edge:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="1"/>
<literal name="select_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.1.arrayidx131.exit_crit_edge11:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty_53

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="1"/>
<literal name="select_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.1.arrayidx131.exit_crit_edge11:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="1"/>
<literal name="select_ln834" val="!0"/>
<literal name="select_ln834" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.211:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty_54

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="1"/>
<literal name="select_ln834" val="!0"/>
<literal name="select_ln834" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.211:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx131.case.0:0 %switch_ln836 = switch i2 %select_ln834, void %arrayidx131.case.26, i2 0, void %arrayidx131.case.0.arrayidx131.exit_crit_edge7, i2 1, void %arrayidx131.case.0.arrayidx131.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln836"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="0"/>
<literal name="select_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.0.arrayidx131.exit_crit_edge:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty_55

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="0"/>
<literal name="select_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.0.arrayidx131.exit_crit_edge:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="0"/>
<literal name="select_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.0.arrayidx131.exit_crit_edge7:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty_56

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="0"/>
<literal name="select_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.0.arrayidx131.exit_crit_edge7:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="0"/>
<literal name="select_ln834" val="!0"/>
<literal name="select_ln834" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.26:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty_57

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="0"/>
<literal name="select_ln834" val="!0"/>
<literal name="select_ln834" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.26:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="!0"/>
<literal name="select_ln834_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx131.case.2:0 %switch_ln836 = switch i2 %select_ln834, void %arrayidx131.case.216, i2 0, void %arrayidx131.case.2.arrayidx131.exit_crit_edge3, i2 1, void %arrayidx131.case.2.arrayidx131.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln836"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="!0"/>
<literal name="select_ln834_1" val="!1"/>
<literal name="select_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.2.arrayidx131.exit_crit_edge:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty_58

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="!0"/>
<literal name="select_ln834_1" val="!1"/>
<literal name="select_ln834" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.2.arrayidx131.exit_crit_edge:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="!0"/>
<literal name="select_ln834_1" val="!1"/>
<literal name="select_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.2.arrayidx131.exit_crit_edge3:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty_59

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="!0"/>
<literal name="select_ln834_1" val="!1"/>
<literal name="select_ln834" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.2.arrayidx131.exit_crit_edge3:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="!0"/>
<literal name="select_ln834_1" val="!1"/>
<literal name="select_ln834" val="!0"/>
<literal name="select_ln834" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx131.case.216:0 %store_ln836 = store i16 %gmem1_addr_read, i16 %empty_60

]]></Node>
<StgValue><ssdm name="store_ln836"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln834_1" val="!0"/>
<literal name="select_ln834_1" val="!1"/>
<literal name="select_ln834" val="!0"/>
<literal name="select_ln834" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.case.216:1 %br_ln836 = br void %arrayidx131.exit

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx131.exit:2 %store_ln834 = store i2 %select_ln834_1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln834"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx131.exit:3 %store_ln835 = store i2 %add_ln835, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln835"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx131.exit:4 %br_ln835 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln835"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
