
core_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000064e8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  200064e8  200064e8  0000e4e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000524  200064f0  200064f0  0000e4f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000017c  20006a14  20006a14  0000ea14  2**2
                  ALLOC
  4 .stack        00003000  20006b90  20006b90  0000ea14  2**0
                  ALLOC
  5 .comment      00000158  00000000  00000000  0000ea14  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000460  00000000  00000000  0000eb6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000008fb  00000000  00000000  0000efcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000061d7  00000000  00000000  0000f8c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000c56  00000000  00000000  00015a9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002346  00000000  00000000  000166f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001804  00000000  00000000  00018a3c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000221a  00000000  00000000  0001a240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000178c  00000000  00000000  0001c45a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00030f68  00000000  00000000  0001dbe6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0004eb4e  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000450  00000000  00000000  0004eb73  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200010f1 	.word	0x200010f1
2000006c:	2000111d 	.word	0x2000111d
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20001ef1 	.word	0x20001ef1
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20001f1d 	.word	0x20001f1d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>
20000336:	e7fe      	b.n	20000336 <SPI1_IRQHandler+0x2>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001f81 	.word	0x20001f81
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200064f0 	.word	0x200064f0
20000450:	200064f0 	.word	0x200064f0
20000454:	200064f0 	.word	0x200064f0
20000458:	20006a14 	.word	0x20006a14
2000045c:	00000000 	.word	0x00000000
20000460:	20006a14 	.word	0x20006a14
20000464:	20006b90 	.word	0x20006b90
20000468:	20002b15 	.word	0x20002b15
2000046c:	200004e5 	.word	0x200004e5

20000470 <__do_global_dtors_aux>:
20000470:	f646 2314 	movw	r3, #27156	; 0x6a14
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f246 40f0 	movw	r0, #25840	; 0x64f0
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <logcalculator>:
#include<stdlib.h>
#include<stdio.h>
#include<assert.h>
#include<math.h>

double logcalculator(int pow){
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
200004a6:	6078      	str	r0, [r7, #4]
	return exp(pow) + 30;
200004a8:	6878      	ldr	r0, [r7, #4]
200004aa:	f001 ffdd 	bl	20002468 <__aeabi_i2d>
200004ae:	4602      	mov	r2, r0
200004b0:	460b      	mov	r3, r1
200004b2:	4610      	mov	r0, r2
200004b4:	4619      	mov	r1, r3
200004b6:	f005 fceb 	bl	20005e90 <exp>
200004ba:	4602      	mov	r2, r0
200004bc:	460b      	mov	r3, r1
200004be:	4610      	mov	r0, r2
200004c0:	4619      	mov	r1, r3
200004c2:	f04f 0200 	mov.w	r2, #0
200004c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
200004ca:	f503 1378 	add.w	r3, r3, #4063232	; 0x3e0000
200004ce:	f001 fe7f 	bl	200021d0 <__adddf3>
200004d2:	4602      	mov	r2, r0
200004d4:	460b      	mov	r3, r1
}
200004d6:	4610      	mov	r0, r2
200004d8:	4619      	mov	r1, r3
200004da:	f107 0708 	add.w	r7, r7, #8
200004de:	46bd      	mov	sp, r7
200004e0:	bd80      	pop	{r7, pc}
200004e2:	bf00      	nop

200004e4 <main>:
int main(){
200004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
200004e6:	b085      	sub	sp, #20
200004e8:	af00      	add	r7, sp, #0
	while(1){
	int distance = measure();
200004ea:	f000 f9b7 	bl	2000085c <measure>
200004ee:	4603      	mov	r3, r0
200004f0:	603b      	str	r3, [r7, #0]
	if(distance == -1){
200004f2:	683b      	ldr	r3, [r7, #0]
200004f4:	f1b3 3fff 	cmp.w	r3, #4294967295
200004f8:	d10f      	bne.n	2000051a <main+0x36>
		assert(0);
200004fa:	f246 300c 	movw	r0, #25356	; 0x630c
200004fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000502:	f04f 0111 	mov.w	r1, #17
20000506:	f246 321c 	movw	r2, #25372	; 0x631c
2000050a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000050e:	f246 3318 	movw	r3, #25368	; 0x6318
20000512:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000516:	f002 faa7 	bl	20002a68 <__assert_func>
	}
	int assign_level = 5;
2000051a:	f04f 0305 	mov.w	r3, #5
2000051e:	607b      	str	r3, [r7, #4]
	int power = 2;
20000520:	f04f 0302 	mov.w	r3, #2
20000524:	60bb      	str	r3, [r7, #8]
	int level = -1;
20000526:	f04f 33ff 	mov.w	r3, #4294967295
2000052a:	60fb      	str	r3, [r7, #12]

	while(assign_level >= 0 && level == -1){
2000052c:	e023      	b.n	20000576 <main+0x92>
		if(distance < logcalculator(power)){
2000052e:	6838      	ldr	r0, [r7, #0]
20000530:	f001 ff9a 	bl	20002468 <__aeabi_i2d>
20000534:	4604      	mov	r4, r0
20000536:	460d      	mov	r5, r1
20000538:	68b8      	ldr	r0, [r7, #8]
2000053a:	f7ff ffb1 	bl	200004a0 <logcalculator>
2000053e:	4602      	mov	r2, r0
20000540:	460b      	mov	r3, r1
20000542:	f04f 0100 	mov.w	r1, #0
20000546:	460e      	mov	r6, r1
20000548:	4620      	mov	r0, r4
2000054a:	4629      	mov	r1, r5
2000054c:	f002 fa64 	bl	20002a18 <__aeabi_dcmplt>
20000550:	4603      	mov	r3, r0
20000552:	2b00      	cmp	r3, #0
20000554:	d002      	beq.n	2000055c <main+0x78>
20000556:	f04f 0301 	mov.w	r3, #1
2000055a:	461e      	mov	r6, r3
2000055c:	b2f3      	uxtb	r3, r6
2000055e:	2b00      	cmp	r3, #0
20000560:	d001      	beq.n	20000566 <main+0x82>
			level = assign_level;
20000562:	687b      	ldr	r3, [r7, #4]
20000564:	60fb      	str	r3, [r7, #12]
		}
		assign_level--;
20000566:	687b      	ldr	r3, [r7, #4]
20000568:	f103 33ff 	add.w	r3, r3, #4294967295
2000056c:	607b      	str	r3, [r7, #4]
		power++;
2000056e:	68bb      	ldr	r3, [r7, #8]
20000570:	f103 0301 	add.w	r3, r3, #1
20000574:	60bb      	str	r3, [r7, #8]
	}
	int assign_level = 5;
	int power = 2;
	int level = -1;

	while(assign_level >= 0 && level == -1){
20000576:	687b      	ldr	r3, [r7, #4]
20000578:	2b00      	cmp	r3, #0
2000057a:	db03      	blt.n	20000584 <main+0xa0>
2000057c:	68fb      	ldr	r3, [r7, #12]
2000057e:	f1b3 3fff 	cmp.w	r3, #4294967295
20000582:	d0d4      	beq.n	2000052e <main+0x4a>
		}
		assign_level--;
		power++;
	}

	if(level == -1){
20000584:	68fb      	ldr	r3, [r7, #12]
20000586:	f1b3 3fff 	cmp.w	r3, #4294967295
2000058a:	d106      	bne.n	2000059a <main+0xb6>
		// fail
		return 1;
2000058c:	f04f 0301 	mov.w	r3, #1
	setWaveform(0, 69 - level);
	setWaveform(1, 0);       // end waveform

	go();
	}
}
20000590:	4618      	mov	r0, r3
20000592:	f107 0714 	add.w	r7, r7, #20
20000596:	46bd      	mov	sp, r7
20000598:	bdf0      	pop	{r4, r5, r6, r7, pc}
		// fail
		return 1;
	}

	// call the level to the motor control
	MSS_I2C_init( &g_mss_i2c1, DRV2605_ADDR, MSS_I2C_PCLK_DIV_256 );
2000059a:	f646 3014 	movw	r0, #27412	; 0x6b14
2000059e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005a2:	f04f 015a 	mov.w	r1, #90	; 0x5a
200005a6:	f04f 0200 	mov.w	r2, #0
200005aa:	f000 fe25 	bl	200011f8 <MSS_I2C_init>

	init();
200005ae:	f000 f8bd 	bl	2000072c <init>
	selectLibrary(1);
200005b2:	f04f 0001 	mov.w	r0, #1
200005b6:	f000 f927 	bl	20000808 <selectLibrary>

	// I2C trigger by sending 'go' command
	// default, internal trigger when sending GO command
	setMode(DRV2605_MODE_INTTRIG);
200005ba:	f04f 0000 	mov.w	r0, #0
200005be:	f000 f93d 	bl	2000083c <setMode>

	setWaveform(0, 69 - level);
200005c2:	68fb      	ldr	r3, [r7, #12]
200005c4:	b2db      	uxtb	r3, r3
200005c6:	f1c3 0345 	rsb	r3, r3, #69	; 0x45
200005ca:	b2db      	uxtb	r3, r3
200005cc:	f04f 0000 	mov.w	r0, #0
200005d0:	4619      	mov	r1, r3
200005d2:	f000 f905 	bl	200007e0 <setWaveform>
	setWaveform(1, 0);       // end waveform
200005d6:	f04f 0001 	mov.w	r0, #1
200005da:	f04f 0100 	mov.w	r1, #0
200005de:	f000 f8ff 	bl	200007e0 <setWaveform>

	go();
200005e2:	f000 f921 	bl	20000828 <go>
	}
200005e6:	e780      	b.n	200004ea <main+0x6>

200005e8 <readRegister8>:
//
//
//    printf("d", status);
//}

uint8_t readRegister8(uint8_t reg){
200005e8:	b580      	push	{r7, lr}
200005ea:	b086      	sub	sp, #24
200005ec:	af02      	add	r7, sp, #8
200005ee:	4603      	mov	r3, r0
200005f0:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	MSS_I2C_write( &g_mss_i2c1, DRV2605_ADDR, &reg, 1,
200005f2:	f107 0307 	add.w	r3, r7, #7
200005f6:	f04f 0200 	mov.w	r2, #0
200005fa:	9200      	str	r2, [sp, #0]
200005fc:	f646 3014 	movw	r0, #27412	; 0x6b14
20000600:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000604:	f04f 015a 	mov.w	r1, #90	; 0x5a
20000608:	461a      	mov	r2, r3
2000060a:	f04f 0301 	mov.w	r3, #1
2000060e:	f000 fea9 	bl	20001364 <MSS_I2C_write>
	                      MSS_I2C_RELEASE_BUS );
	status = MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT );
20000612:	f646 3014 	movw	r0, #27412	; 0x6b14
20000616:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000061a:	f04f 0100 	mov.w	r1, #0
2000061e:	f000 ff95 	bl	2000154c <MSS_I2C_wait_complete>
20000622:	4603      	mov	r3, r0
20000624:	73fb      	strb	r3, [r7, #15]
	assert(status == 0);
20000626:	7bfb      	ldrb	r3, [r7, #15]
20000628:	2b00      	cmp	r3, #0
2000062a:	d00f      	beq.n	2000064c <readRegister8+0x64>
2000062c:	f246 3024 	movw	r0, #25380	; 0x6324
20000630:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000634:	f04f 011d 	mov.w	r1, #29
20000638:	f246 3254 	movw	r2, #25428	; 0x6354
2000063c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000640:	f246 3338 	movw	r3, #25400	; 0x6338
20000644:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000648:	f002 fa0e 	bl	20002a68 <__assert_func>
	uint8_t ret[1];
	MSS_I2C_read( &g_mss_i2c1, DRV2605_ADDR, ret, 1, MSS_I2C_RELEASE_BUS );
2000064c:	f107 030c 	add.w	r3, r7, #12
20000650:	f04f 0200 	mov.w	r2, #0
20000654:	9200      	str	r2, [sp, #0]
20000656:	f646 3014 	movw	r0, #27412	; 0x6b14
2000065a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000065e:	f04f 015a 	mov.w	r1, #90	; 0x5a
20000662:	461a      	mov	r2, r3
20000664:	f04f 0301 	mov.w	r3, #1
20000668:	f000 fef6 	bl	20001458 <MSS_I2C_read>
	status = MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT );
2000066c:	f646 3014 	movw	r0, #27412	; 0x6b14
20000670:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000674:	f04f 0100 	mov.w	r1, #0
20000678:	f000 ff68 	bl	2000154c <MSS_I2C_wait_complete>
2000067c:	4603      	mov	r3, r0
2000067e:	73fb      	strb	r3, [r7, #15]
	assert(status == 0);
20000680:	7bfb      	ldrb	r3, [r7, #15]
20000682:	2b00      	cmp	r3, #0
20000684:	d00f      	beq.n	200006a6 <readRegister8+0xbe>
20000686:	f246 3024 	movw	r0, #25380	; 0x6324
2000068a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000068e:	f04f 0121 	mov.w	r1, #33	; 0x21
20000692:	f246 3254 	movw	r2, #25428	; 0x6354
20000696:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000069a:	f246 3338 	movw	r3, #25400	; 0x6338
2000069e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a2:	f002 f9e1 	bl	20002a68 <__assert_func>
	return *ret;
200006a6:	7b3b      	ldrb	r3, [r7, #12]
}
200006a8:	4618      	mov	r0, r3
200006aa:	f107 0710 	add.w	r7, r7, #16
200006ae:	46bd      	mov	sp, r7
200006b0:	bd80      	pop	{r7, pc}
200006b2:	bf00      	nop

200006b4 <writeRegister8>:


void writeRegister8(uint8_t reg, uint8_t val){
200006b4:	b580      	push	{r7, lr}
200006b6:	b086      	sub	sp, #24
200006b8:	af02      	add	r7, sp, #8
200006ba:	4602      	mov	r2, r0
200006bc:	460b      	mov	r3, r1
200006be:	71fa      	strb	r2, [r7, #7]
200006c0:	71bb      	strb	r3, [r7, #6]
	uint8_t status;
	uint8_t buffer[2] = {reg, val};
200006c2:	79fb      	ldrb	r3, [r7, #7]
200006c4:	733b      	strb	r3, [r7, #12]
200006c6:	79bb      	ldrb	r3, [r7, #6]
200006c8:	737b      	strb	r3, [r7, #13]
	MSS_I2C_write( &g_mss_i2c1, DRV2605_ADDR, buffer, 2, MSS_I2C_RELEASE_BUS );
200006ca:	f107 030c 	add.w	r3, r7, #12
200006ce:	f04f 0200 	mov.w	r2, #0
200006d2:	9200      	str	r2, [sp, #0]
200006d4:	f646 3014 	movw	r0, #27412	; 0x6b14
200006d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006dc:	f04f 015a 	mov.w	r1, #90	; 0x5a
200006e0:	461a      	mov	r2, r3
200006e2:	f04f 0302 	mov.w	r3, #2
200006e6:	f000 fe3d 	bl	20001364 <MSS_I2C_write>
	status = MSS_I2C_wait_complete( &g_mss_i2c1, MSS_I2C_NO_TIMEOUT );
200006ea:	f646 3014 	movw	r0, #27412	; 0x6b14
200006ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006f2:	f04f 0100 	mov.w	r1, #0
200006f6:	f000 ff29 	bl	2000154c <MSS_I2C_wait_complete>
200006fa:	4603      	mov	r3, r0
200006fc:	73fb      	strb	r3, [r7, #15]
	assert(status == 0);
200006fe:	7bfb      	ldrb	r3, [r7, #15]
20000700:	2b00      	cmp	r3, #0
20000702:	d00f      	beq.n	20000724 <writeRegister8+0x70>
20000704:	f246 3024 	movw	r0, #25380	; 0x6324
20000708:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000070c:	f04f 012b 	mov.w	r1, #43	; 0x2b
20000710:	f246 3244 	movw	r2, #25412	; 0x6344
20000714:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000718:	f246 3338 	movw	r3, #25400	; 0x6338
2000071c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000720:	f002 f9a2 	bl	20002a68 <__assert_func>
}
20000724:	f107 0710 	add.w	r7, r7, #16
20000728:	46bd      	mov	sp, r7
2000072a:	bd80      	pop	{r7, pc}

2000072c <init>:

int init() {
2000072c:	b580      	push	{r7, lr}
2000072e:	b082      	sub	sp, #8
20000730:	af00      	add	r7, sp, #0
  //uint8_t id = readRegister8(DRV2605_REG_STATUS);
  //Serial.print("Status 0x"); Serial.println(id, HEX);

  writeRegister8(DRV2605_REG_MODE, 0x00); // out of standby
20000732:	f04f 0001 	mov.w	r0, #1
20000736:	f04f 0100 	mov.w	r1, #0
2000073a:	f7ff ffbb 	bl	200006b4 <writeRegister8>

  writeRegister8(DRV2605_REG_RTPIN, 0x00); // no real-time-playback
2000073e:	f04f 0002 	mov.w	r0, #2
20000742:	f04f 0100 	mov.w	r1, #0
20000746:	f7ff ffb5 	bl	200006b4 <writeRegister8>

  writeRegister8(DRV2605_REG_WAVESEQ1, 1); // strong click
2000074a:	f04f 0004 	mov.w	r0, #4
2000074e:	f04f 0101 	mov.w	r1, #1
20000752:	f7ff ffaf 	bl	200006b4 <writeRegister8>
  writeRegister8(DRV2605_REG_WAVESEQ2, 0); // end sequence
20000756:	f04f 0005 	mov.w	r0, #5
2000075a:	f04f 0100 	mov.w	r1, #0
2000075e:	f7ff ffa9 	bl	200006b4 <writeRegister8>

  writeRegister8(DRV2605_REG_OVERDRIVE, 0); // no overdrive
20000762:	f04f 000d 	mov.w	r0, #13
20000766:	f04f 0100 	mov.w	r1, #0
2000076a:	f7ff ffa3 	bl	200006b4 <writeRegister8>

  writeRegister8(DRV2605_REG_SUSTAINPOS, 0);
2000076e:	f04f 000e 	mov.w	r0, #14
20000772:	f04f 0100 	mov.w	r1, #0
20000776:	f7ff ff9d 	bl	200006b4 <writeRegister8>
  writeRegister8(DRV2605_REG_SUSTAINNEG, 0);
2000077a:	f04f 000f 	mov.w	r0, #15
2000077e:	f04f 0100 	mov.w	r1, #0
20000782:	f7ff ff97 	bl	200006b4 <writeRegister8>
  writeRegister8(DRV2605_REG_BREAK, 0);
20000786:	f04f 0010 	mov.w	r0, #16
2000078a:	f04f 0100 	mov.w	r1, #0
2000078e:	f7ff ff91 	bl	200006b4 <writeRegister8>
  writeRegister8(DRV2605_REG_AUDIOMAX, 0x64);
20000792:	f04f 0013 	mov.w	r0, #19
20000796:	f04f 0164 	mov.w	r1, #100	; 0x64
2000079a:	f7ff ff8b 	bl	200006b4 <writeRegister8>

  // ERM open loop

  // turn off N_ERM_LRA
  writeRegister8(DRV2605_REG_FEEDBACK, readRegister8(DRV2605_REG_FEEDBACK) & 0x7F);
2000079e:	f04f 001a 	mov.w	r0, #26
200007a2:	f7ff ff21 	bl	200005e8 <readRegister8>
200007a6:	4603      	mov	r3, r0
200007a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
200007ac:	f04f 001a 	mov.w	r0, #26
200007b0:	4619      	mov	r1, r3
200007b2:	f7ff ff7f 	bl	200006b4 <writeRegister8>
  // turn on ERM_OPEN_LOOP
  uint8_t val = readRegister8(DRV2605_REG_CONTROL3) | 0x20;
200007b6:	f04f 001d 	mov.w	r0, #29
200007ba:	f7ff ff15 	bl	200005e8 <readRegister8>
200007be:	4603      	mov	r3, r0
200007c0:	f043 0320 	orr.w	r3, r3, #32
200007c4:	71fb      	strb	r3, [r7, #7]
  writeRegister8(DRV2605_REG_CONTROL3, val);
200007c6:	79fb      	ldrb	r3, [r7, #7]
200007c8:	f04f 001d 	mov.w	r0, #29
200007cc:	4619      	mov	r1, r3
200007ce:	f7ff ff71 	bl	200006b4 <writeRegister8>

  return 1;
200007d2:	f04f 0301 	mov.w	r3, #1
}
200007d6:	4618      	mov	r0, r3
200007d8:	f107 0708 	add.w	r7, r7, #8
200007dc:	46bd      	mov	sp, r7
200007de:	bd80      	pop	{r7, pc}

200007e0 <setWaveform>:

void setWaveform(uint8_t slot, uint8_t w) {
200007e0:	b580      	push	{r7, lr}
200007e2:	b082      	sub	sp, #8
200007e4:	af00      	add	r7, sp, #0
200007e6:	4602      	mov	r2, r0
200007e8:	460b      	mov	r3, r1
200007ea:	71fa      	strb	r2, [r7, #7]
200007ec:	71bb      	strb	r3, [r7, #6]
  writeRegister8(DRV2605_REG_WAVESEQ1+slot, w);
200007ee:	79fb      	ldrb	r3, [r7, #7]
200007f0:	f103 0304 	add.w	r3, r3, #4
200007f4:	b2da      	uxtb	r2, r3
200007f6:	79bb      	ldrb	r3, [r7, #6]
200007f8:	4610      	mov	r0, r2
200007fa:	4619      	mov	r1, r3
200007fc:	f7ff ff5a 	bl	200006b4 <writeRegister8>
}
20000800:	f107 0708 	add.w	r7, r7, #8
20000804:	46bd      	mov	sp, r7
20000806:	bd80      	pop	{r7, pc}

20000808 <selectLibrary>:

void selectLibrary(uint8_t lib) {
20000808:	b580      	push	{r7, lr}
2000080a:	b082      	sub	sp, #8
2000080c:	af00      	add	r7, sp, #0
2000080e:	4603      	mov	r3, r0
20000810:	71fb      	strb	r3, [r7, #7]
  writeRegister8(DRV2605_REG_LIBRARY, lib);
20000812:	79fb      	ldrb	r3, [r7, #7]
20000814:	f04f 0003 	mov.w	r0, #3
20000818:	4619      	mov	r1, r3
2000081a:	f7ff ff4b 	bl	200006b4 <writeRegister8>
}
2000081e:	f107 0708 	add.w	r7, r7, #8
20000822:	46bd      	mov	sp, r7
20000824:	bd80      	pop	{r7, pc}
20000826:	bf00      	nop

20000828 <go>:
/**************************************************************************/
/*!
  @brief Start playback of the waveforms (start moving!).
*/
/**************************************************************************/
void go() {
20000828:	b580      	push	{r7, lr}
2000082a:	af00      	add	r7, sp, #0
  writeRegister8(DRV2605_REG_GO, 1);
2000082c:	f04f 000c 	mov.w	r0, #12
20000830:	f04f 0101 	mov.w	r1, #1
20000834:	f7ff ff3e 	bl	200006b4 <writeRegister8>
}
20000838:	bd80      	pop	{r7, pc}
2000083a:	bf00      	nop

2000083c <setMode>:
    5: Real-time playback\n
    6: Diagnostics\n
    7: Auto calibration
*/
/**************************************************************************/
void setMode(uint8_t mode) {
2000083c:	b580      	push	{r7, lr}
2000083e:	b082      	sub	sp, #8
20000840:	af00      	add	r7, sp, #0
20000842:	4603      	mov	r3, r0
20000844:	71fb      	strb	r3, [r7, #7]
  writeRegister8(DRV2605_REG_MODE, mode);
20000846:	79fb      	ldrb	r3, [r7, #7]
20000848:	f04f 0001 	mov.w	r0, #1
2000084c:	4619      	mov	r1, r3
2000084e:	f7ff ff31 	bl	200006b4 <writeRegister8>
}
20000852:	f107 0708 	add.w	r7, r7, #8
20000856:	46bd      	mov	sp, r7
20000858:	bd80      	pop	{r7, pc}
2000085a:	bf00      	nop

2000085c <measure>:
double map(int input, int irange_start, int irange_end, double orange_start, double orange_end){
	 return orange_start + ((orange_end - orange_start) / (irange_end - irange_start)) * (input - irange_start);
}

int measure()
{
2000085c:	b580      	push	{r7, lr}
2000085e:	b08a      	sub	sp, #40	; 0x28
20000860:	af00      	add	r7, sp, #0
	int too_large = 0;
20000862:	f04f 0300 	mov.w	r3, #0
20000866:	617b      	str	r3, [r7, #20]
	int total_measurements = 0;
20000868:	f04f 0300 	mov.w	r3, #0
2000086c:	61bb      	str	r3, [r7, #24]

	MSS_UART_init
2000086e:	f646 2050 	movw	r0, #27216	; 0x6a50
20000872:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000876:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
2000087a:	f04f 0203 	mov.w	r2, #3
2000087e:	f000 f943 	bl	20000b08 <MSS_UART_init>
		         &g_mss_uart1,
		         MSS_UART_115200_BAUD,
		         MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
		     );

	uint8_t setup_buffer[8] = {0x42, 0x57, 0x02, 0x00, 0x00, 0x00, 0x01, 0x06};
20000882:	f246 3364 	movw	r3, #25444	; 0x6364
20000886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000088a:	f107 020c 	add.w	r2, r7, #12
2000088e:	e893 0003 	ldmia.w	r3, {r0, r1}
20000892:	e882 0003 	stmia.w	r2, {r0, r1}

	int measurementAttempts = 0;
20000896:	f04f 0300 	mov.w	r3, #0
2000089a:	61fb      	str	r3, [r7, #28]

	while(measurementAttempts < MAX_MEASURMENT_ATTEMPTS){
2000089c:	e04c      	b.n	20000938 <measure+0xdc>
		uint8_t rx_buff[9];

		// dummy reads
		while(MSS_UART_get_rx( &g_mss_uart1, rx_buff, sizeof(rx_buff) )){}
2000089e:	463b      	mov	r3, r7
200008a0:	f646 2050 	movw	r0, #27216	; 0x6a50
200008a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008a8:	4619      	mov	r1, r3
200008aa:	f04f 0209 	mov.w	r2, #9
200008ae:	f000 fa9f 	bl	20000df0 <MSS_UART_get_rx>
200008b2:	4603      	mov	r3, r0
200008b4:	2b00      	cmp	r3, #0
200008b6:	d1f2      	bne.n	2000089e <measure+0x42>

		MSS_UART_polled_tx( &g_mss_uart1, setup_buffer, sizeof(setup_buffer) );
200008b8:	f107 030c 	add.w	r3, r7, #12
200008bc:	f646 2050 	movw	r0, #27216	; 0x6a50
200008c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008c4:	4619      	mov	r1, r3
200008c6:	f04f 0208 	mov.w	r2, #8
200008ca:	f000 fa1f 	bl	20000d0c <MSS_UART_polled_tx>
		int rx_size = MSS_UART_get_rx( &g_mss_uart1, rx_buff, sizeof(rx_buff) ); // actual read
200008ce:	463b      	mov	r3, r7
200008d0:	f646 2050 	movw	r0, #27216	; 0x6a50
200008d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008d8:	4619      	mov	r1, r3
200008da:	f04f 0209 	mov.w	r2, #9
200008de:	f000 fa87 	bl	20000df0 <MSS_UART_get_rx>
200008e2:	4603      	mov	r3, r0
200008e4:	623b      	str	r3, [r7, #32]

		char ready0, ready1;
		ready0 = rx_buff[0];
200008e6:	783b      	ldrb	r3, [r7, #0]
200008e8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		ready1 = rx_buff[1];
200008ec:	787b      	ldrb	r3, [r7, #1]
200008ee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

		if(ready0 != 0x59 || ready1 != 0x59){
200008f2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
200008f6:	2b59      	cmp	r3, #89	; 0x59
200008f8:	d103      	bne.n	20000902 <measure+0xa6>
200008fa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
200008fe:	2b59      	cmp	r3, #89	; 0x59
20000900:	d004      	beq.n	2000090c <measure+0xb0>
			// failed
			++measurementAttempts;
20000902:	69fb      	ldr	r3, [r7, #28]
20000904:	f103 0301 	add.w	r3, r3, #1
20000908:	61fb      	str	r3, [r7, #28]

		char ready0, ready1;
		ready0 = rx_buff[0];
		ready1 = rx_buff[1];

		if(ready0 != 0x59 || ready1 != 0x59){
2000090a:	e015      	b.n	20000938 <measure+0xdc>
			// failed
			++measurementAttempts;

		}
		else{
			uint16_t distance = (rx_buff[3] << 8) + rx_buff[2];
2000090c:	78fb      	ldrb	r3, [r7, #3]
2000090e:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000912:	b29a      	uxth	r2, r3
20000914:	78bb      	ldrb	r3, [r7, #2]
20000916:	4413      	add	r3, r2
20000918:	84fb      	strh	r3, [r7, #38]	; 0x26
			if(distance > 1000){
2000091a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000091c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
20000920:	d908      	bls.n	20000934 <measure+0xd8>
				++too_large;
20000922:	697b      	ldr	r3, [r7, #20]
20000924:	f103 0301 	add.w	r3, r3, #1
20000928:	617b      	str	r3, [r7, #20]
				// map from [30, 500] to [n, 0]
				//

				return distance;
			}
			++total_measurements;
2000092a:	69bb      	ldr	r3, [r7, #24]
2000092c:	f103 0301 	add.w	r3, r3, #1
20000930:	61bb      	str	r3, [r7, #24]
20000932:	e001      	b.n	20000938 <measure+0xdc>

				// slyther mode
				// map from [30, 500] to [n, 0]
				//

				return distance;
20000934:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20000936:	e004      	b.n	20000942 <measure+0xe6>

	uint8_t setup_buffer[8] = {0x42, 0x57, 0x02, 0x00, 0x00, 0x00, 0x01, 0x06};

	int measurementAttempts = 0;

	while(measurementAttempts < MAX_MEASURMENT_ATTEMPTS){
20000938:	69fb      	ldr	r3, [r7, #28]
2000093a:	2b63      	cmp	r3, #99	; 0x63
2000093c:	ddaf      	ble.n	2000089e <measure+0x42>
				return distance;
			}
			++total_measurements;
		}
	}
	return -1;
2000093e:	f04f 33ff 	mov.w	r3, #4294967295
}
20000942:	4618      	mov	r0, r3
20000944:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000948:	46bd      	mov	sp, r7
2000094a:	bd80      	pop	{r7, pc}

2000094c <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
2000094c:	b480      	push	{r7}
2000094e:	b083      	sub	sp, #12
20000950:	af00      	add	r7, sp, #0
20000952:	6078      	str	r0, [r7, #4]
    return -1;
20000954:	f04f 33ff 	mov.w	r3, #4294967295
}
20000958:	4618      	mov	r0, r3
2000095a:	f107 070c 	add.w	r7, r7, #12
2000095e:	46bd      	mov	sp, r7
20000960:	bc80      	pop	{r7}
20000962:	4770      	bx	lr

20000964 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20000964:	b480      	push	{r7}
20000966:	b083      	sub	sp, #12
20000968:	af00      	add	r7, sp, #0
2000096a:	6078      	str	r0, [r7, #4]
2000096c:	e7fe      	b.n	2000096c <_exit+0x8>
2000096e:	bf00      	nop

20000970 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20000970:	b480      	push	{r7}
20000972:	b083      	sub	sp, #12
20000974:	af00      	add	r7, sp, #0
20000976:	6078      	str	r0, [r7, #4]
20000978:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000097a:	683b      	ldr	r3, [r7, #0]
2000097c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000980:	605a      	str	r2, [r3, #4]
    return 0;
20000982:	f04f 0300 	mov.w	r3, #0
}
20000986:	4618      	mov	r0, r3
20000988:	f107 070c 	add.w	r7, r7, #12
2000098c:	46bd      	mov	sp, r7
2000098e:	bc80      	pop	{r7}
20000990:	4770      	bx	lr
20000992:	bf00      	nop

20000994 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
20000994:	b480      	push	{r7}
20000996:	af00      	add	r7, sp, #0
    return 1;
20000998:	f04f 0301 	mov.w	r3, #1
}
2000099c:	4618      	mov	r0, r3
2000099e:	46bd      	mov	sp, r7
200009a0:	bc80      	pop	{r7}
200009a2:	4770      	bx	lr

200009a4 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200009a4:	b480      	push	{r7}
200009a6:	b083      	sub	sp, #12
200009a8:	af00      	add	r7, sp, #0
200009aa:	6078      	str	r0, [r7, #4]
    return 1;
200009ac:	f04f 0301 	mov.w	r3, #1
}
200009b0:	4618      	mov	r0, r3
200009b2:	f107 070c 	add.w	r7, r7, #12
200009b6:	46bd      	mov	sp, r7
200009b8:	bc80      	pop	{r7}
200009ba:	4770      	bx	lr

200009bc <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200009bc:	b580      	push	{r7, lr}
200009be:	b082      	sub	sp, #8
200009c0:	af00      	add	r7, sp, #0
200009c2:	6078      	str	r0, [r7, #4]
200009c4:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
200009c6:	f002 f879 	bl	20002abc <__errno>
200009ca:	4603      	mov	r3, r0
200009cc:	f04f 0216 	mov.w	r2, #22
200009d0:	601a      	str	r2, [r3, #0]
    return -1;
200009d2:	f04f 33ff 	mov.w	r3, #4294967295
}
200009d6:	4618      	mov	r0, r3
200009d8:	f107 0708 	add.w	r7, r7, #8
200009dc:	46bd      	mov	sp, r7
200009de:	bd80      	pop	{r7, pc}

200009e0 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
200009e0:	b480      	push	{r7}
200009e2:	b085      	sub	sp, #20
200009e4:	af00      	add	r7, sp, #0
200009e6:	60f8      	str	r0, [r7, #12]
200009e8:	60b9      	str	r1, [r7, #8]
200009ea:	607a      	str	r2, [r7, #4]
    return 0;
200009ec:	f04f 0300 	mov.w	r3, #0
}
200009f0:	4618      	mov	r0, r3
200009f2:	f107 0714 	add.w	r7, r7, #20
200009f6:	46bd      	mov	sp, r7
200009f8:	bc80      	pop	{r7}
200009fa:	4770      	bx	lr

200009fc <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
200009fc:	b480      	push	{r7}
200009fe:	b085      	sub	sp, #20
20000a00:	af00      	add	r7, sp, #0
20000a02:	60f8      	str	r0, [r7, #12]
20000a04:	60b9      	str	r1, [r7, #8]
20000a06:	607a      	str	r2, [r7, #4]
    return 0;
20000a08:	f04f 0300 	mov.w	r3, #0
}
20000a0c:	4618      	mov	r0, r3
20000a0e:	f107 0714 	add.w	r7, r7, #20
20000a12:	46bd      	mov	sp, r7
20000a14:	bc80      	pop	{r7}
20000a16:	4770      	bx	lr

20000a18 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000a18:	b480      	push	{r7}
20000a1a:	b085      	sub	sp, #20
20000a1c:	af00      	add	r7, sp, #0
20000a1e:	60f8      	str	r0, [r7, #12]
20000a20:	60b9      	str	r1, [r7, #8]
20000a22:	607a      	str	r2, [r7, #4]
20000a24:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
20000a26:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
20000a2a:	4618      	mov	r0, r3
20000a2c:	f107 0714 	add.w	r7, r7, #20
20000a30:	46bd      	mov	sp, r7
20000a32:	bc80      	pop	{r7}
20000a34:	4770      	bx	lr
20000a36:	bf00      	nop

20000a38 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000a38:	b580      	push	{r7, lr}
20000a3a:	b084      	sub	sp, #16
20000a3c:	af00      	add	r7, sp, #0
20000a3e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20000a40:	f646 2318 	movw	r3, #27160	; 0x6a18
20000a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a48:	681b      	ldr	r3, [r3, #0]
20000a4a:	2b00      	cmp	r3, #0
20000a4c:	d108      	bne.n	20000a60 <_sbrk+0x28>
    {
      heap_end = &_end;
20000a4e:	f646 2318 	movw	r3, #27160	; 0x6a18
20000a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a56:	f646 3290 	movw	r2, #27536	; 0x6b90
20000a5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a5e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000a60:	f646 2318 	movw	r3, #27160	; 0x6a18
20000a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a68:	681b      	ldr	r3, [r3, #0]
20000a6a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000a6c:	f3ef 8308 	mrs	r3, MSP
20000a70:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20000a72:	f646 2318 	movw	r3, #27160	; 0x6a18
20000a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a7a:	681a      	ldr	r2, [r3, #0]
20000a7c:	687b      	ldr	r3, [r7, #4]
20000a7e:	441a      	add	r2, r3
20000a80:	68fb      	ldr	r3, [r7, #12]
20000a82:	429a      	cmp	r2, r3
20000a84:	d90f      	bls.n	20000aa6 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000a86:	f04f 0000 	mov.w	r0, #0
20000a8a:	f04f 0101 	mov.w	r1, #1
20000a8e:	f246 326c 	movw	r2, #25452	; 0x636c
20000a92:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a96:	f04f 0319 	mov.w	r3, #25
20000a9a:	f7ff ffbd 	bl	20000a18 <_write_r>
      _exit (1);
20000a9e:	f04f 0001 	mov.w	r0, #1
20000aa2:	f7ff ff5f 	bl	20000964 <_exit>
    }
  
    heap_end += incr;
20000aa6:	f646 2318 	movw	r3, #27160	; 0x6a18
20000aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aae:	681a      	ldr	r2, [r3, #0]
20000ab0:	687b      	ldr	r3, [r7, #4]
20000ab2:	441a      	add	r2, r3
20000ab4:	f646 2318 	movw	r3, #27160	; 0x6a18
20000ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000abc:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000abe:	68bb      	ldr	r3, [r7, #8]
}
20000ac0:	4618      	mov	r0, r3
20000ac2:	f107 0710 	add.w	r7, r7, #16
20000ac6:	46bd      	mov	sp, r7
20000ac8:	bd80      	pop	{r7, pc}
20000aca:	bf00      	nop

20000acc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000acc:	b480      	push	{r7}
20000ace:	b083      	sub	sp, #12
20000ad0:	af00      	add	r7, sp, #0
20000ad2:	4603      	mov	r3, r0
20000ad4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000ad6:	f24e 1300 	movw	r3, #57600	; 0xe100
20000ada:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000ade:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000ae2:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000ae6:	88f9      	ldrh	r1, [r7, #6]
20000ae8:	f001 011f 	and.w	r1, r1, #31
20000aec:	f04f 0001 	mov.w	r0, #1
20000af0:	fa00 f101 	lsl.w	r1, r0, r1
20000af4:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000af8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000afc:	f107 070c 	add.w	r7, r7, #12
20000b00:	46bd      	mov	sp, r7
20000b02:	bc80      	pop	{r7}
20000b04:	4770      	bx	lr
20000b06:	bf00      	nop

20000b08 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000b08:	b580      	push	{r7, lr}
20000b0a:	b088      	sub	sp, #32
20000b0c:	af00      	add	r7, sp, #0
20000b0e:	60f8      	str	r0, [r7, #12]
20000b10:	60b9      	str	r1, [r7, #8]
20000b12:	4613      	mov	r3, r2
20000b14:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000b16:	f04f 0301 	mov.w	r3, #1
20000b1a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000b1c:	f04f 0300 	mov.w	r3, #0
20000b20:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000b22:	68fa      	ldr	r2, [r7, #12]
20000b24:	f646 2378 	movw	r3, #27256	; 0x6a78
20000b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b2c:	429a      	cmp	r2, r3
20000b2e:	d007      	beq.n	20000b40 <MSS_UART_init+0x38>
20000b30:	68fa      	ldr	r2, [r7, #12]
20000b32:	f646 2350 	movw	r3, #27216	; 0x6a50
20000b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b3a:	429a      	cmp	r2, r3
20000b3c:	d000      	beq.n	20000b40 <MSS_UART_init+0x38>
20000b3e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000b40:	68bb      	ldr	r3, [r7, #8]
20000b42:	2b00      	cmp	r3, #0
20000b44:	d100      	bne.n	20000b48 <MSS_UART_init+0x40>
20000b46:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000b48:	f001 fa20 	bl	20001f8c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000b4c:	68fa      	ldr	r2, [r7, #12]
20000b4e:	f646 2378 	movw	r3, #27256	; 0x6a78
20000b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b56:	429a      	cmp	r2, r3
20000b58:	d12e      	bne.n	20000bb8 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000b5a:	68fb      	ldr	r3, [r7, #12]
20000b5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000b60:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000b62:	68fb      	ldr	r3, [r7, #12]
20000b64:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000b68:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000b6a:	68fb      	ldr	r3, [r7, #12]
20000b6c:	f04f 020a 	mov.w	r2, #10
20000b70:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000b72:	f246 43fc 	movw	r3, #25852	; 0x64fc
20000b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b7a:	681b      	ldr	r3, [r3, #0]
20000b7c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000b7e:	f242 0300 	movw	r3, #8192	; 0x2000
20000b82:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000b86:	f242 0200 	movw	r2, #8192	; 0x2000
20000b8a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000b8e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000b90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000b94:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000b96:	f04f 000a 	mov.w	r0, #10
20000b9a:	f7ff ff97 	bl	20000acc <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000b9e:	f242 0300 	movw	r3, #8192	; 0x2000
20000ba2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ba6:	f242 0200 	movw	r2, #8192	; 0x2000
20000baa:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000bae:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000bb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000bb4:	631a      	str	r2, [r3, #48]	; 0x30
20000bb6:	e031      	b.n	20000c1c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000bb8:	68fa      	ldr	r2, [r7, #12]
20000bba:	f240 0300 	movw	r3, #0
20000bbe:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000bc2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000bc4:	68fa      	ldr	r2, [r7, #12]
20000bc6:	f240 0300 	movw	r3, #0
20000bca:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000bce:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000bd0:	68fb      	ldr	r3, [r7, #12]
20000bd2:	f04f 020b 	mov.w	r2, #11
20000bd6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000bd8:	f246 5300 	movw	r3, #25856	; 0x6500
20000bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000be0:	681b      	ldr	r3, [r3, #0]
20000be2:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000be4:	f242 0300 	movw	r3, #8192	; 0x2000
20000be8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000bec:	f242 0200 	movw	r2, #8192	; 0x2000
20000bf0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000bf4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000bf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000bfa:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000bfc:	f04f 000b 	mov.w	r0, #11
20000c00:	f7ff ff64 	bl	20000acc <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000c04:	f242 0300 	movw	r3, #8192	; 0x2000
20000c08:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000c0c:	f242 0200 	movw	r2, #8192	; 0x2000
20000c10:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000c14:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000c16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000c1a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000c1c:	68fb      	ldr	r3, [r7, #12]
20000c1e:	681b      	ldr	r3, [r3, #0]
20000c20:	f04f 0200 	mov.w	r2, #0
20000c24:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000c26:	68bb      	ldr	r3, [r7, #8]
20000c28:	2b00      	cmp	r3, #0
20000c2a:	d021      	beq.n	20000c70 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000c2c:	69ba      	ldr	r2, [r7, #24]
20000c2e:	68bb      	ldr	r3, [r7, #8]
20000c30:	fbb2 f3f3 	udiv	r3, r2, r3
20000c34:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000c36:	69fb      	ldr	r3, [r7, #28]
20000c38:	f003 0308 	and.w	r3, r3, #8
20000c3c:	2b00      	cmp	r3, #0
20000c3e:	d006      	beq.n	20000c4e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000c40:	69fb      	ldr	r3, [r7, #28]
20000c42:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000c46:	f103 0301 	add.w	r3, r3, #1
20000c4a:	61fb      	str	r3, [r7, #28]
20000c4c:	e003      	b.n	20000c56 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000c4e:	69fb      	ldr	r3, [r7, #28]
20000c50:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000c54:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000c56:	69fa      	ldr	r2, [r7, #28]
20000c58:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c5c:	429a      	cmp	r2, r3
20000c5e:	d900      	bls.n	20000c62 <MSS_UART_init+0x15a>
20000c60:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000c62:	69fa      	ldr	r2, [r7, #28]
20000c64:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000c68:	429a      	cmp	r2, r3
20000c6a:	d801      	bhi.n	20000c70 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000c6c:	69fb      	ldr	r3, [r7, #28]
20000c6e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000c70:	68fb      	ldr	r3, [r7, #12]
20000c72:	685b      	ldr	r3, [r3, #4]
20000c74:	f04f 0201 	mov.w	r2, #1
20000c78:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000c7c:	68fb      	ldr	r3, [r7, #12]
20000c7e:	681b      	ldr	r3, [r3, #0]
20000c80:	8afa      	ldrh	r2, [r7, #22]
20000c82:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000c86:	b292      	uxth	r2, r2
20000c88:	b2d2      	uxtb	r2, r2
20000c8a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000c8c:	68fb      	ldr	r3, [r7, #12]
20000c8e:	681b      	ldr	r3, [r3, #0]
20000c90:	8afa      	ldrh	r2, [r7, #22]
20000c92:	b2d2      	uxtb	r2, r2
20000c94:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000c96:	68fb      	ldr	r3, [r7, #12]
20000c98:	685b      	ldr	r3, [r3, #4]
20000c9a:	f04f 0200 	mov.w	r2, #0
20000c9e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000ca2:	68fb      	ldr	r3, [r7, #12]
20000ca4:	681b      	ldr	r3, [r3, #0]
20000ca6:	79fa      	ldrb	r2, [r7, #7]
20000ca8:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000caa:	68fb      	ldr	r3, [r7, #12]
20000cac:	681b      	ldr	r3, [r3, #0]
20000cae:	f04f 020e 	mov.w	r2, #14
20000cb2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000cb4:	68fb      	ldr	r3, [r7, #12]
20000cb6:	685b      	ldr	r3, [r3, #4]
20000cb8:	f04f 0200 	mov.w	r2, #0
20000cbc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000cc0:	68fb      	ldr	r3, [r7, #12]
20000cc2:	f04f 0200 	mov.w	r2, #0
20000cc6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000cc8:	68fb      	ldr	r3, [r7, #12]
20000cca:	f04f 0200 	mov.w	r2, #0
20000cce:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000cd0:	68fb      	ldr	r3, [r7, #12]
20000cd2:	f04f 0200 	mov.w	r2, #0
20000cd6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000cd8:	68fb      	ldr	r3, [r7, #12]
20000cda:	f04f 0200 	mov.w	r2, #0
20000cde:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000ce0:	68fa      	ldr	r2, [r7, #12]
20000ce2:	f640 73e9 	movw	r3, #4073	; 0xfe9
20000ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cea:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000cec:	68fb      	ldr	r3, [r7, #12]
20000cee:	f04f 0200 	mov.w	r2, #0
20000cf2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000cf4:	68fb      	ldr	r3, [r7, #12]
20000cf6:	f04f 0200 	mov.w	r2, #0
20000cfa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000cfc:	68fb      	ldr	r3, [r7, #12]
20000cfe:	f04f 0200 	mov.w	r2, #0
20000d02:	729a      	strb	r2, [r3, #10]
}
20000d04:	f107 0720 	add.w	r7, r7, #32
20000d08:	46bd      	mov	sp, r7
20000d0a:	bd80      	pop	{r7, pc}

20000d0c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000d0c:	b480      	push	{r7}
20000d0e:	b089      	sub	sp, #36	; 0x24
20000d10:	af00      	add	r7, sp, #0
20000d12:	60f8      	str	r0, [r7, #12]
20000d14:	60b9      	str	r1, [r7, #8]
20000d16:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000d18:	f04f 0300 	mov.w	r3, #0
20000d1c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000d1e:	68fa      	ldr	r2, [r7, #12]
20000d20:	f646 2378 	movw	r3, #27256	; 0x6a78
20000d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d28:	429a      	cmp	r2, r3
20000d2a:	d007      	beq.n	20000d3c <MSS_UART_polled_tx+0x30>
20000d2c:	68fa      	ldr	r2, [r7, #12]
20000d2e:	f646 2350 	movw	r3, #27216	; 0x6a50
20000d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d36:	429a      	cmp	r2, r3
20000d38:	d000      	beq.n	20000d3c <MSS_UART_polled_tx+0x30>
20000d3a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000d3c:	68bb      	ldr	r3, [r7, #8]
20000d3e:	2b00      	cmp	r3, #0
20000d40:	d100      	bne.n	20000d44 <MSS_UART_polled_tx+0x38>
20000d42:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000d44:	687b      	ldr	r3, [r7, #4]
20000d46:	2b00      	cmp	r3, #0
20000d48:	d100      	bne.n	20000d4c <MSS_UART_polled_tx+0x40>
20000d4a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000d4c:	68fa      	ldr	r2, [r7, #12]
20000d4e:	f646 2378 	movw	r3, #27256	; 0x6a78
20000d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d56:	429a      	cmp	r2, r3
20000d58:	d006      	beq.n	20000d68 <MSS_UART_polled_tx+0x5c>
20000d5a:	68fa      	ldr	r2, [r7, #12]
20000d5c:	f646 2350 	movw	r3, #27216	; 0x6a50
20000d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d64:	429a      	cmp	r2, r3
20000d66:	d13d      	bne.n	20000de4 <MSS_UART_polled_tx+0xd8>
20000d68:	68bb      	ldr	r3, [r7, #8]
20000d6a:	2b00      	cmp	r3, #0
20000d6c:	d03a      	beq.n	20000de4 <MSS_UART_polled_tx+0xd8>
20000d6e:	687b      	ldr	r3, [r7, #4]
20000d70:	2b00      	cmp	r3, #0
20000d72:	d037      	beq.n	20000de4 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000d74:	68fb      	ldr	r3, [r7, #12]
20000d76:	681b      	ldr	r3, [r3, #0]
20000d78:	7d1b      	ldrb	r3, [r3, #20]
20000d7a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000d7c:	68fb      	ldr	r3, [r7, #12]
20000d7e:	7a9a      	ldrb	r2, [r3, #10]
20000d80:	7efb      	ldrb	r3, [r7, #27]
20000d82:	ea42 0303 	orr.w	r3, r2, r3
20000d86:	b2da      	uxtb	r2, r3
20000d88:	68fb      	ldr	r3, [r7, #12]
20000d8a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000d8c:	7efb      	ldrb	r3, [r7, #27]
20000d8e:	f003 0320 	and.w	r3, r3, #32
20000d92:	2b00      	cmp	r3, #0
20000d94:	d023      	beq.n	20000dde <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000d96:	f04f 0310 	mov.w	r3, #16
20000d9a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000d9c:	687b      	ldr	r3, [r7, #4]
20000d9e:	2b0f      	cmp	r3, #15
20000da0:	d801      	bhi.n	20000da6 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000da2:	687b      	ldr	r3, [r7, #4]
20000da4:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000da6:	f04f 0300 	mov.w	r3, #0
20000daa:	617b      	str	r3, [r7, #20]
20000dac:	e00e      	b.n	20000dcc <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000dae:	68fb      	ldr	r3, [r7, #12]
20000db0:	681b      	ldr	r3, [r3, #0]
20000db2:	68b9      	ldr	r1, [r7, #8]
20000db4:	693a      	ldr	r2, [r7, #16]
20000db6:	440a      	add	r2, r1
20000db8:	7812      	ldrb	r2, [r2, #0]
20000dba:	701a      	strb	r2, [r3, #0]
20000dbc:	693b      	ldr	r3, [r7, #16]
20000dbe:	f103 0301 	add.w	r3, r3, #1
20000dc2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000dc4:	697b      	ldr	r3, [r7, #20]
20000dc6:	f103 0301 	add.w	r3, r3, #1
20000dca:	617b      	str	r3, [r7, #20]
20000dcc:	697a      	ldr	r2, [r7, #20]
20000dce:	69fb      	ldr	r3, [r7, #28]
20000dd0:	429a      	cmp	r2, r3
20000dd2:	d3ec      	bcc.n	20000dae <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000dd4:	687a      	ldr	r2, [r7, #4]
20000dd6:	697b      	ldr	r3, [r7, #20]
20000dd8:	ebc3 0302 	rsb	r3, r3, r2
20000ddc:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000dde:	687b      	ldr	r3, [r7, #4]
20000de0:	2b00      	cmp	r3, #0
20000de2:	d1c7      	bne.n	20000d74 <MSS_UART_polled_tx+0x68>
    }
}
20000de4:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000de8:	46bd      	mov	sp, r7
20000dea:	bc80      	pop	{r7}
20000dec:	4770      	bx	lr
20000dee:	bf00      	nop

20000df0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000df0:	b480      	push	{r7}
20000df2:	b087      	sub	sp, #28
20000df4:	af00      	add	r7, sp, #0
20000df6:	60f8      	str	r0, [r7, #12]
20000df8:	60b9      	str	r1, [r7, #8]
20000dfa:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000dfc:	f04f 0300 	mov.w	r3, #0
20000e00:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000e02:	f04f 0300 	mov.w	r3, #0
20000e06:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000e08:	68fa      	ldr	r2, [r7, #12]
20000e0a:	f646 2378 	movw	r3, #27256	; 0x6a78
20000e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e12:	429a      	cmp	r2, r3
20000e14:	d007      	beq.n	20000e26 <MSS_UART_get_rx+0x36>
20000e16:	68fa      	ldr	r2, [r7, #12]
20000e18:	f646 2350 	movw	r3, #27216	; 0x6a50
20000e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e20:	429a      	cmp	r2, r3
20000e22:	d000      	beq.n	20000e26 <MSS_UART_get_rx+0x36>
20000e24:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000e26:	68bb      	ldr	r3, [r7, #8]
20000e28:	2b00      	cmp	r3, #0
20000e2a:	d100      	bne.n	20000e2e <MSS_UART_get_rx+0x3e>
20000e2c:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000e2e:	687b      	ldr	r3, [r7, #4]
20000e30:	2b00      	cmp	r3, #0
20000e32:	d100      	bne.n	20000e36 <MSS_UART_get_rx+0x46>
20000e34:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e36:	68fa      	ldr	r2, [r7, #12]
20000e38:	f646 2378 	movw	r3, #27256	; 0x6a78
20000e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e40:	429a      	cmp	r2, r3
20000e42:	d006      	beq.n	20000e52 <MSS_UART_get_rx+0x62>
20000e44:	68fa      	ldr	r2, [r7, #12]
20000e46:	f646 2350 	movw	r3, #27216	; 0x6a50
20000e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e4e:	429a      	cmp	r2, r3
20000e50:	d134      	bne.n	20000ebc <MSS_UART_get_rx+0xcc>
20000e52:	68bb      	ldr	r3, [r7, #8]
20000e54:	2b00      	cmp	r3, #0
20000e56:	d031      	beq.n	20000ebc <MSS_UART_get_rx+0xcc>
20000e58:	687b      	ldr	r3, [r7, #4]
20000e5a:	2b00      	cmp	r3, #0
20000e5c:	d02e      	beq.n	20000ebc <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000e5e:	68fb      	ldr	r3, [r7, #12]
20000e60:	681b      	ldr	r3, [r3, #0]
20000e62:	7d1b      	ldrb	r3, [r3, #20]
20000e64:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000e66:	68fb      	ldr	r3, [r7, #12]
20000e68:	7a9a      	ldrb	r2, [r3, #10]
20000e6a:	7dfb      	ldrb	r3, [r7, #23]
20000e6c:	ea42 0303 	orr.w	r3, r2, r3
20000e70:	b2da      	uxtb	r2, r3
20000e72:	68fb      	ldr	r3, [r7, #12]
20000e74:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000e76:	e017      	b.n	20000ea8 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000e78:	68ba      	ldr	r2, [r7, #8]
20000e7a:	693b      	ldr	r3, [r7, #16]
20000e7c:	4413      	add	r3, r2
20000e7e:	68fa      	ldr	r2, [r7, #12]
20000e80:	6812      	ldr	r2, [r2, #0]
20000e82:	7812      	ldrb	r2, [r2, #0]
20000e84:	b2d2      	uxtb	r2, r2
20000e86:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20000e88:	693b      	ldr	r3, [r7, #16]
20000e8a:	f103 0301 	add.w	r3, r3, #1
20000e8e:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20000e90:	68fb      	ldr	r3, [r7, #12]
20000e92:	681b      	ldr	r3, [r3, #0]
20000e94:	7d1b      	ldrb	r3, [r3, #20]
20000e96:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20000e98:	68fb      	ldr	r3, [r7, #12]
20000e9a:	7a9a      	ldrb	r2, [r3, #10]
20000e9c:	7dfb      	ldrb	r3, [r7, #23]
20000e9e:	ea42 0303 	orr.w	r3, r2, r3
20000ea2:	b2da      	uxtb	r2, r3
20000ea4:	68fb      	ldr	r3, [r7, #12]
20000ea6:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000ea8:	7dfb      	ldrb	r3, [r7, #23]
20000eaa:	f003 0301 	and.w	r3, r3, #1
20000eae:	b2db      	uxtb	r3, r3
20000eb0:	2b00      	cmp	r3, #0
20000eb2:	d003      	beq.n	20000ebc <MSS_UART_get_rx+0xcc>
20000eb4:	693a      	ldr	r2, [r7, #16]
20000eb6:	687b      	ldr	r3, [r7, #4]
20000eb8:	429a      	cmp	r2, r3
20000eba:	d3dd      	bcc.n	20000e78 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20000ebc:	693b      	ldr	r3, [r7, #16]
}
20000ebe:	4618      	mov	r0, r3
20000ec0:	f107 071c 	add.w	r7, r7, #28
20000ec4:	46bd      	mov	sp, r7
20000ec6:	bc80      	pop	{r7}
20000ec8:	4770      	bx	lr
20000eca:	bf00      	nop

20000ecc <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000ecc:	b580      	push	{r7, lr}
20000ece:	b084      	sub	sp, #16
20000ed0:	af00      	add	r7, sp, #0
20000ed2:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ed4:	687a      	ldr	r2, [r7, #4]
20000ed6:	f646 2378 	movw	r3, #27256	; 0x6a78
20000eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ede:	429a      	cmp	r2, r3
20000ee0:	d007      	beq.n	20000ef2 <MSS_UART_isr+0x26>
20000ee2:	687a      	ldr	r2, [r7, #4]
20000ee4:	f646 2350 	movw	r3, #27216	; 0x6a50
20000ee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eec:	429a      	cmp	r2, r3
20000eee:	d000      	beq.n	20000ef2 <MSS_UART_isr+0x26>
20000ef0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000ef2:	687a      	ldr	r2, [r7, #4]
20000ef4:	f646 2378 	movw	r3, #27256	; 0x6a78
20000ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000efc:	429a      	cmp	r2, r3
20000efe:	d006      	beq.n	20000f0e <MSS_UART_isr+0x42>
20000f00:	687a      	ldr	r2, [r7, #4]
20000f02:	f646 2350 	movw	r3, #27216	; 0x6a50
20000f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f0a:	429a      	cmp	r2, r3
20000f0c:	d167      	bne.n	20000fde <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000f0e:	687b      	ldr	r3, [r7, #4]
20000f10:	681b      	ldr	r3, [r3, #0]
20000f12:	7a1b      	ldrb	r3, [r3, #8]
20000f14:	b2db      	uxtb	r3, r3
20000f16:	f003 030f 	and.w	r3, r3, #15
20000f1a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000f1c:	7bfb      	ldrb	r3, [r7, #15]
20000f1e:	2b0c      	cmp	r3, #12
20000f20:	d854      	bhi.n	20000fcc <MSS_UART_isr+0x100>
20000f22:	a201      	add	r2, pc, #4	; (adr r2, 20000f28 <MSS_UART_isr+0x5c>)
20000f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000f28:	20000f5d 	.word	0x20000f5d
20000f2c:	20000fcd 	.word	0x20000fcd
20000f30:	20000f79 	.word	0x20000f79
20000f34:	20000fcd 	.word	0x20000fcd
20000f38:	20000f95 	.word	0x20000f95
20000f3c:	20000fcd 	.word	0x20000fcd
20000f40:	20000fb1 	.word	0x20000fb1
20000f44:	20000fcd 	.word	0x20000fcd
20000f48:	20000fcd 	.word	0x20000fcd
20000f4c:	20000fcd 	.word	0x20000fcd
20000f50:	20000fcd 	.word	0x20000fcd
20000f54:	20000fcd 	.word	0x20000fcd
20000f58:	20000f95 	.word	0x20000f95
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000f5c:	687b      	ldr	r3, [r7, #4]
20000f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f60:	2b00      	cmp	r3, #0
20000f62:	d100      	bne.n	20000f66 <MSS_UART_isr+0x9a>
20000f64:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20000f66:	687b      	ldr	r3, [r7, #4]
20000f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f6a:	2b00      	cmp	r3, #0
20000f6c:	d030      	beq.n	20000fd0 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000f6e:	687b      	ldr	r3, [r7, #4]
20000f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000f72:	6878      	ldr	r0, [r7, #4]
20000f74:	4798      	blx	r3
                }
            }
            break;
20000f76:	e032      	b.n	20000fde <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000f78:	687b      	ldr	r3, [r7, #4]
20000f7a:	6a1b      	ldr	r3, [r3, #32]
20000f7c:	2b00      	cmp	r3, #0
20000f7e:	d100      	bne.n	20000f82 <MSS_UART_isr+0xb6>
20000f80:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20000f82:	687b      	ldr	r3, [r7, #4]
20000f84:	6a1b      	ldr	r3, [r3, #32]
20000f86:	2b00      	cmp	r3, #0
20000f88:	d024      	beq.n	20000fd4 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20000f8a:	687b      	ldr	r3, [r7, #4]
20000f8c:	6a1b      	ldr	r3, [r3, #32]
20000f8e:	6878      	ldr	r0, [r7, #4]
20000f90:	4798      	blx	r3
                }
            }
            break;
20000f92:	e024      	b.n	20000fde <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000f94:	687b      	ldr	r3, [r7, #4]
20000f96:	69db      	ldr	r3, [r3, #28]
20000f98:	2b00      	cmp	r3, #0
20000f9a:	d100      	bne.n	20000f9e <MSS_UART_isr+0xd2>
20000f9c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20000f9e:	687b      	ldr	r3, [r7, #4]
20000fa0:	69db      	ldr	r3, [r3, #28]
20000fa2:	2b00      	cmp	r3, #0
20000fa4:	d018      	beq.n	20000fd8 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20000fa6:	687b      	ldr	r3, [r7, #4]
20000fa8:	69db      	ldr	r3, [r3, #28]
20000faa:	6878      	ldr	r0, [r7, #4]
20000fac:	4798      	blx	r3
                }
            }
            break;
20000fae:	e016      	b.n	20000fde <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000fb0:	687b      	ldr	r3, [r7, #4]
20000fb2:	699b      	ldr	r3, [r3, #24]
20000fb4:	2b00      	cmp	r3, #0
20000fb6:	d100      	bne.n	20000fba <MSS_UART_isr+0xee>
20000fb8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20000fba:	687b      	ldr	r3, [r7, #4]
20000fbc:	699b      	ldr	r3, [r3, #24]
20000fbe:	2b00      	cmp	r3, #0
20000fc0:	d00c      	beq.n	20000fdc <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20000fc2:	687b      	ldr	r3, [r7, #4]
20000fc4:	699b      	ldr	r3, [r3, #24]
20000fc6:	6878      	ldr	r0, [r7, #4]
20000fc8:	4798      	blx	r3
                }
            }
            break;
20000fca:	e008      	b.n	20000fde <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000fcc:	be00      	bkpt	0x0000
20000fce:	e006      	b.n	20000fde <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20000fd0:	bf00      	nop
20000fd2:	e004      	b.n	20000fde <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20000fd4:	bf00      	nop
20000fd6:	e002      	b.n	20000fde <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20000fd8:	bf00      	nop
20000fda:	e000      	b.n	20000fde <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20000fdc:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20000fde:	f107 0710 	add.w	r7, r7, #16
20000fe2:	46bd      	mov	sp, r7
20000fe4:	bd80      	pop	{r7, pc}
20000fe6:	bf00      	nop

20000fe8 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000fe8:	b480      	push	{r7}
20000fea:	b087      	sub	sp, #28
20000fec:	af00      	add	r7, sp, #0
20000fee:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000ff0:	687a      	ldr	r2, [r7, #4]
20000ff2:	f646 2378 	movw	r3, #27256	; 0x6a78
20000ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ffa:	429a      	cmp	r2, r3
20000ffc:	d007      	beq.n	2000100e <default_tx_handler+0x26>
20000ffe:	687a      	ldr	r2, [r7, #4]
20001000:	f646 2350 	movw	r3, #27216	; 0x6a50
20001004:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001008:	429a      	cmp	r2, r3
2000100a:	d000      	beq.n	2000100e <default_tx_handler+0x26>
2000100c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000100e:	687b      	ldr	r3, [r7, #4]
20001010:	68db      	ldr	r3, [r3, #12]
20001012:	2b00      	cmp	r3, #0
20001014:	d100      	bne.n	20001018 <default_tx_handler+0x30>
20001016:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001018:	687b      	ldr	r3, [r7, #4]
2000101a:	691b      	ldr	r3, [r3, #16]
2000101c:	2b00      	cmp	r3, #0
2000101e:	d100      	bne.n	20001022 <default_tx_handler+0x3a>
20001020:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001022:	687a      	ldr	r2, [r7, #4]
20001024:	f646 2378 	movw	r3, #27256	; 0x6a78
20001028:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000102c:	429a      	cmp	r2, r3
2000102e:	d006      	beq.n	2000103e <default_tx_handler+0x56>
20001030:	687a      	ldr	r2, [r7, #4]
20001032:	f646 2350 	movw	r3, #27216	; 0x6a50
20001036:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000103a:	429a      	cmp	r2, r3
2000103c:	d152      	bne.n	200010e4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000103e:	687b      	ldr	r3, [r7, #4]
20001040:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001042:	2b00      	cmp	r3, #0
20001044:	d04e      	beq.n	200010e4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001046:	687b      	ldr	r3, [r7, #4]
20001048:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000104a:	2b00      	cmp	r3, #0
2000104c:	d04a      	beq.n	200010e4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000104e:	687b      	ldr	r3, [r7, #4]
20001050:	681b      	ldr	r3, [r3, #0]
20001052:	7d1b      	ldrb	r3, [r3, #20]
20001054:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001056:	687b      	ldr	r3, [r7, #4]
20001058:	7a9a      	ldrb	r2, [r3, #10]
2000105a:	7afb      	ldrb	r3, [r7, #11]
2000105c:	ea42 0303 	orr.w	r3, r2, r3
20001060:	b2da      	uxtb	r2, r3
20001062:	687b      	ldr	r3, [r7, #4]
20001064:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001066:	7afb      	ldrb	r3, [r7, #11]
20001068:	f003 0320 	and.w	r3, r3, #32
2000106c:	2b00      	cmp	r3, #0
2000106e:	d029      	beq.n	200010c4 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001070:	f04f 0310 	mov.w	r3, #16
20001074:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001076:	687b      	ldr	r3, [r7, #4]
20001078:	691a      	ldr	r2, [r3, #16]
2000107a:	687b      	ldr	r3, [r7, #4]
2000107c:	695b      	ldr	r3, [r3, #20]
2000107e:	ebc3 0302 	rsb	r3, r3, r2
20001082:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001084:	697b      	ldr	r3, [r7, #20]
20001086:	2b0f      	cmp	r3, #15
20001088:	d801      	bhi.n	2000108e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000108a:	697b      	ldr	r3, [r7, #20]
2000108c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000108e:	f04f 0300 	mov.w	r3, #0
20001092:	60fb      	str	r3, [r7, #12]
20001094:	e012      	b.n	200010bc <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001096:	687b      	ldr	r3, [r7, #4]
20001098:	681b      	ldr	r3, [r3, #0]
2000109a:	687a      	ldr	r2, [r7, #4]
2000109c:	68d1      	ldr	r1, [r2, #12]
2000109e:	687a      	ldr	r2, [r7, #4]
200010a0:	6952      	ldr	r2, [r2, #20]
200010a2:	440a      	add	r2, r1
200010a4:	7812      	ldrb	r2, [r2, #0]
200010a6:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200010a8:	687b      	ldr	r3, [r7, #4]
200010aa:	695b      	ldr	r3, [r3, #20]
200010ac:	f103 0201 	add.w	r2, r3, #1
200010b0:	687b      	ldr	r3, [r7, #4]
200010b2:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200010b4:	68fb      	ldr	r3, [r7, #12]
200010b6:	f103 0301 	add.w	r3, r3, #1
200010ba:	60fb      	str	r3, [r7, #12]
200010bc:	68fa      	ldr	r2, [r7, #12]
200010be:	693b      	ldr	r3, [r7, #16]
200010c0:	429a      	cmp	r2, r3
200010c2:	d3e8      	bcc.n	20001096 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200010c4:	687b      	ldr	r3, [r7, #4]
200010c6:	695a      	ldr	r2, [r3, #20]
200010c8:	687b      	ldr	r3, [r7, #4]
200010ca:	691b      	ldr	r3, [r3, #16]
200010cc:	429a      	cmp	r2, r3
200010ce:	d109      	bne.n	200010e4 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200010d0:	687b      	ldr	r3, [r7, #4]
200010d2:	f04f 0200 	mov.w	r2, #0
200010d6:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200010d8:	687b      	ldr	r3, [r7, #4]
200010da:	685b      	ldr	r3, [r3, #4]
200010dc:	f04f 0200 	mov.w	r2, #0
200010e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200010e4:	f107 071c 	add.w	r7, r7, #28
200010e8:	46bd      	mov	sp, r7
200010ea:	bc80      	pop	{r7}
200010ec:	4770      	bx	lr
200010ee:	bf00      	nop

200010f0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200010f0:	4668      	mov	r0, sp
200010f2:	f020 0107 	bic.w	r1, r0, #7
200010f6:	468d      	mov	sp, r1
200010f8:	b589      	push	{r0, r3, r7, lr}
200010fa:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200010fc:	f646 2078 	movw	r0, #27256	; 0x6a78
20001100:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001104:	f7ff fee2 	bl	20000ecc <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001108:	f04f 000a 	mov.w	r0, #10
2000110c:	f7ff fcde 	bl	20000acc <NVIC_ClearPendingIRQ>
}
20001110:	46bd      	mov	sp, r7
20001112:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001116:	4685      	mov	sp, r0
20001118:	4770      	bx	lr
2000111a:	bf00      	nop

2000111c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000111c:	4668      	mov	r0, sp
2000111e:	f020 0107 	bic.w	r1, r0, #7
20001122:	468d      	mov	sp, r1
20001124:	b589      	push	{r0, r3, r7, lr}
20001126:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001128:	f646 2050 	movw	r0, #27216	; 0x6a50
2000112c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001130:	f7ff fecc 	bl	20000ecc <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001134:	f04f 000b 	mov.w	r0, #11
20001138:	f7ff fcc8 	bl	20000acc <NVIC_ClearPendingIRQ>
}
2000113c:	46bd      	mov	sp, r7
2000113e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001142:	4685      	mov	sp, r0
20001144:	4770      	bx	lr
20001146:	bf00      	nop

20001148 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001148:	b480      	push	{r7}
2000114a:	b083      	sub	sp, #12
2000114c:	af00      	add	r7, sp, #0
2000114e:	4603      	mov	r3, r0
20001150:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001152:	f24e 1300 	movw	r3, #57600	; 0xe100
20001156:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000115a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000115e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001162:	88f9      	ldrh	r1, [r7, #6]
20001164:	f001 011f 	and.w	r1, r1, #31
20001168:	f04f 0001 	mov.w	r0, #1
2000116c:	fa00 f101 	lsl.w	r1, r0, r1
20001170:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001174:	f107 070c 	add.w	r7, r7, #12
20001178:	46bd      	mov	sp, r7
2000117a:	bc80      	pop	{r7}
2000117c:	4770      	bx	lr
2000117e:	bf00      	nop

20001180 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001180:	b480      	push	{r7}
20001182:	b083      	sub	sp, #12
20001184:	af00      	add	r7, sp, #0
20001186:	4603      	mov	r3, r0
20001188:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000118a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000118e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001192:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001196:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000119a:	88f9      	ldrh	r1, [r7, #6]
2000119c:	f001 011f 	and.w	r1, r1, #31
200011a0:	f04f 0001 	mov.w	r0, #1
200011a4:	fa00 f101 	lsl.w	r1, r0, r1
200011a8:	f102 0220 	add.w	r2, r2, #32
200011ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200011b0:	f107 070c 	add.w	r7, r7, #12
200011b4:	46bd      	mov	sp, r7
200011b6:	bc80      	pop	{r7}
200011b8:	4770      	bx	lr
200011ba:	bf00      	nop

200011bc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200011bc:	b480      	push	{r7}
200011be:	b083      	sub	sp, #12
200011c0:	af00      	add	r7, sp, #0
200011c2:	4603      	mov	r3, r0
200011c4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200011c6:	f24e 1300 	movw	r3, #57600	; 0xe100
200011ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
200011ce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200011d2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200011d6:	88f9      	ldrh	r1, [r7, #6]
200011d8:	f001 011f 	and.w	r1, r1, #31
200011dc:	f04f 0001 	mov.w	r0, #1
200011e0:	fa00 f101 	lsl.w	r1, r0, r1
200011e4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200011e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200011ec:	f107 070c 	add.w	r7, r7, #12
200011f0:	46bd      	mov	sp, r7
200011f2:	bc80      	pop	{r7}
200011f4:	4770      	bx	lr
200011f6:	bf00      	nop

200011f8 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
200011f8:	b580      	push	{r7, lr}
200011fa:	b084      	sub	sp, #16
200011fc:	af00      	add	r7, sp, #0
200011fe:	6078      	str	r0, [r7, #4]
20001200:	4613      	mov	r3, r2
20001202:	460a      	mov	r2, r1
20001204:	70fa      	strb	r2, [r7, #3]
20001206:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
20001208:	78bb      	ldrb	r3, [r7, #2]
2000120a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000120c:	687a      	ldr	r2, [r7, #4]
2000120e:	f646 23a0 	movw	r3, #27296	; 0x6aa0
20001212:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001216:	429a      	cmp	r2, r3
20001218:	d007      	beq.n	2000122a <MSS_I2C_init+0x32>
2000121a:	687a      	ldr	r2, [r7, #4]
2000121c:	f646 3314 	movw	r3, #27412	; 0x6b14
20001220:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001224:	429a      	cmp	r2, r3
20001226:	d000      	beq.n	2000122a <MSS_I2C_init+0x32>
20001228:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
2000122a:	f000 fe43 	bl	20001eb4 <disable_interrupts>
2000122e:	4603      	mov	r3, r0
20001230:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
20001232:	6878      	ldr	r0, [r7, #4]
20001234:	f04f 0100 	mov.w	r1, #0
20001238:	f04f 0274 	mov.w	r2, #116	; 0x74
2000123c:	f001 fc92 	bl	20002b64 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
20001240:	687a      	ldr	r2, [r7, #4]
20001242:	f646 23a0 	movw	r3, #27296	; 0x6aa0
20001246:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000124a:	429a      	cmp	r2, r3
2000124c:	d12c      	bne.n	200012a8 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
2000124e:	687b      	ldr	r3, [r7, #4]
20001250:	f04f 020e 	mov.w	r2, #14
20001254:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
20001256:	687a      	ldr	r2, [r7, #4]
20001258:	f242 0300 	movw	r3, #8192	; 0x2000
2000125c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001260:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
20001262:	687a      	ldr	r2, [r7, #4]
20001264:	f240 0300 	movw	r3, #0
20001268:	f2c4 2304 	movt	r3, #16900	; 0x4204
2000126c:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
2000126e:	f242 0300 	movw	r3, #8192	; 0x2000
20001272:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001276:	f242 0200 	movw	r2, #8192	; 0x2000
2000127a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000127e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001280:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
20001284:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
20001286:	f04f 000e 	mov.w	r0, #14
2000128a:	f7ff ff97 	bl	200011bc <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
2000128e:	f242 0300 	movw	r3, #8192	; 0x2000
20001292:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001296:	f242 0200 	movw	r2, #8192	; 0x2000
2000129a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000129e:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
200012a4:	631a      	str	r2, [r3, #48]	; 0x30
200012a6:	e02b      	b.n	20001300 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
200012a8:	687b      	ldr	r3, [r7, #4]
200012aa:	f04f 0211 	mov.w	r2, #17
200012ae:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
200012b0:	687a      	ldr	r2, [r7, #4]
200012b2:	f242 0300 	movw	r3, #8192	; 0x2000
200012b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
200012ba:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
200012bc:	687a      	ldr	r2, [r7, #4]
200012be:	f240 0300 	movw	r3, #0
200012c2:	f2c4 2324 	movt	r3, #16932	; 0x4224
200012c6:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
200012c8:	f242 0300 	movw	r3, #8192	; 0x2000
200012cc:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012d0:	f242 0200 	movw	r2, #8192	; 0x2000
200012d4:	f2ce 0204 	movt	r2, #57348	; 0xe004
200012d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
200012de:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
200012e0:	f04f 0011 	mov.w	r0, #17
200012e4:	f7ff ff6a 	bl	200011bc <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
200012e8:	f242 0300 	movw	r3, #8192	; 0x2000
200012ec:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012f0:	f242 0200 	movw	r2, #8192	; 0x2000
200012f4:	f2ce 0204 	movt	r2, #57348	; 0xe004
200012f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
200012fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
200012fe:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
20001300:	687b      	ldr	r3, [r7, #4]
20001302:	699b      	ldr	r3, [r3, #24]
20001304:	461a      	mov	r2, r3
20001306:	687b      	ldr	r3, [r7, #4]
20001308:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
2000130a:	78fb      	ldrb	r3, [r7, #3]
2000130c:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001310:	687b      	ldr	r3, [r7, #4]
20001312:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
20001314:	687b      	ldr	r3, [r7, #4]
20001316:	699b      	ldr	r3, [r3, #24]
20001318:	68fa      	ldr	r2, [r7, #12]
2000131a:	ea4f 0292 	mov.w	r2, r2, lsr #2
2000131e:	f002 0201 	and.w	r2, r2, #1
20001322:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
20001324:	687b      	ldr	r3, [r7, #4]
20001326:	699b      	ldr	r3, [r3, #24]
20001328:	68fa      	ldr	r2, [r7, #12]
2000132a:	ea4f 0252 	mov.w	r2, r2, lsr #1
2000132e:	f002 0201 	and.w	r2, r2, #1
20001332:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
20001334:	687b      	ldr	r3, [r7, #4]
20001336:	699b      	ldr	r3, [r3, #24]
20001338:	68fa      	ldr	r2, [r7, #12]
2000133a:	f002 0201 	and.w	r2, r2, #1
2000133e:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
20001340:	687b      	ldr	r3, [r7, #4]
20001342:	695b      	ldr	r3, [r3, #20]
20001344:	687a      	ldr	r2, [r7, #4]
20001346:	6812      	ldr	r2, [r2, #0]
20001348:	b2d2      	uxtb	r2, r2
2000134a:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
2000134c:	687b      	ldr	r3, [r7, #4]
2000134e:	699b      	ldr	r3, [r3, #24]
20001350:	f04f 0201 	mov.w	r2, #1
20001354:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
20001356:	68b8      	ldr	r0, [r7, #8]
20001358:	f000 fdbe 	bl	20001ed8 <restore_interrupts>
}
2000135c:	f107 0710 	add.w	r7, r7, #16
20001360:	46bd      	mov	sp, r7
20001362:	bd80      	pop	{r7, pc}

20001364 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
20001364:	b580      	push	{r7, lr}
20001366:	b086      	sub	sp, #24
20001368:	af00      	add	r7, sp, #0
2000136a:	60f8      	str	r0, [r7, #12]
2000136c:	607a      	str	r2, [r7, #4]
2000136e:	460a      	mov	r2, r1
20001370:	72fa      	strb	r2, [r7, #11]
20001372:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001374:	68fa      	ldr	r2, [r7, #12]
20001376:	f646 23a0 	movw	r3, #27296	; 0x6aa0
2000137a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000137e:	429a      	cmp	r2, r3
20001380:	d007      	beq.n	20001392 <MSS_I2C_write+0x2e>
20001382:	68fa      	ldr	r2, [r7, #12]
20001384:	f646 3314 	movw	r3, #27412	; 0x6b14
20001388:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000138c:	429a      	cmp	r2, r3
2000138e:	d000      	beq.n	20001392 <MSS_I2C_write+0x2e>
20001390:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20001392:	f000 fd8f 	bl	20001eb4 <disable_interrupts>
20001396:	4603      	mov	r3, r0
20001398:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
2000139a:	68fb      	ldr	r3, [r7, #12]
2000139c:	7a1b      	ldrb	r3, [r3, #8]
2000139e:	2b00      	cmp	r3, #0
200013a0:	d103      	bne.n	200013aa <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
200013a2:	68fb      	ldr	r3, [r7, #12]
200013a4:	f04f 0201 	mov.w	r2, #1
200013a8:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
200013aa:	68fb      	ldr	r3, [r7, #12]
200013ac:	f04f 0201 	mov.w	r2, #1
200013b0:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
200013b4:	7afb      	ldrb	r3, [r7, #11]
200013b6:	ea4f 0243 	mov.w	r2, r3, lsl #1
200013ba:	68fb      	ldr	r3, [r7, #12]
200013bc:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
200013be:	68fb      	ldr	r3, [r7, #12]
200013c0:	f04f 0200 	mov.w	r2, #0
200013c4:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
200013c6:	68fb      	ldr	r3, [r7, #12]
200013c8:	687a      	ldr	r2, [r7, #4]
200013ca:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
200013cc:	887a      	ldrh	r2, [r7, #2]
200013ce:	68fb      	ldr	r3, [r7, #12]
200013d0:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
200013d2:	68fb      	ldr	r3, [r7, #12]
200013d4:	f04f 0200 	mov.w	r2, #0
200013d8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
200013da:	68fb      	ldr	r3, [r7, #12]
200013dc:	f04f 0201 	mov.w	r2, #1
200013e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
200013e4:	68fb      	ldr	r3, [r7, #12]
200013e6:	f897 2020 	ldrb.w	r2, [r7, #32]
200013ea:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200013ec:	68fb      	ldr	r3, [r7, #12]
200013ee:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
200013f2:	b2db      	uxtb	r3, r3
200013f4:	2b01      	cmp	r3, #1
200013f6:	d105      	bne.n	20001404 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
200013f8:	68fb      	ldr	r3, [r7, #12]
200013fa:	f04f 0201 	mov.w	r2, #1
200013fe:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
20001402:	e004      	b.n	2000140e <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001404:	68fb      	ldr	r3, [r7, #12]
20001406:	699b      	ldr	r3, [r3, #24]
20001408:	f04f 0201 	mov.w	r2, #1
2000140c:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
2000140e:	68fb      	ldr	r3, [r7, #12]
20001410:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20001414:	2b01      	cmp	r3, #1
20001416:	d111      	bne.n	2000143c <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001418:	68fb      	ldr	r3, [r7, #12]
2000141a:	699b      	ldr	r3, [r3, #24]
2000141c:	f04f 0200 	mov.w	r2, #0
20001420:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20001422:	68fb      	ldr	r3, [r7, #12]
20001424:	695b      	ldr	r3, [r3, #20]
20001426:	791b      	ldrb	r3, [r3, #4]
20001428:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
2000142a:	7cfb      	ldrb	r3, [r7, #19]
2000142c:	b2db      	uxtb	r3, r3
2000142e:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20001430:	68fb      	ldr	r3, [r7, #12]
20001432:	8a5b      	ldrh	r3, [r3, #18]
20001434:	b21b      	sxth	r3, r3
20001436:	4618      	mov	r0, r3
20001438:	f7ff fec0 	bl	200011bc <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
2000143c:	68fb      	ldr	r3, [r7, #12]
2000143e:	8a5b      	ldrh	r3, [r3, #18]
20001440:	b21b      	sxth	r3, r3
20001442:	4618      	mov	r0, r3
20001444:	f7ff fe80 	bl	20001148 <NVIC_EnableIRQ>

    restore_interrupts( primask );
20001448:	6978      	ldr	r0, [r7, #20]
2000144a:	f000 fd45 	bl	20001ed8 <restore_interrupts>
}
2000144e:	f107 0718 	add.w	r7, r7, #24
20001452:	46bd      	mov	sp, r7
20001454:	bd80      	pop	{r7, pc}
20001456:	bf00      	nop

20001458 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
20001458:	b580      	push	{r7, lr}
2000145a:	b086      	sub	sp, #24
2000145c:	af00      	add	r7, sp, #0
2000145e:	60f8      	str	r0, [r7, #12]
20001460:	607a      	str	r2, [r7, #4]
20001462:	460a      	mov	r2, r1
20001464:	72fa      	strb	r2, [r7, #11]
20001466:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
20001468:	68fa      	ldr	r2, [r7, #12]
2000146a:	f646 23a0 	movw	r3, #27296	; 0x6aa0
2000146e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001472:	429a      	cmp	r2, r3
20001474:	d007      	beq.n	20001486 <MSS_I2C_read+0x2e>
20001476:	68fa      	ldr	r2, [r7, #12]
20001478:	f646 3314 	movw	r3, #27412	; 0x6b14
2000147c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001480:	429a      	cmp	r2, r3
20001482:	d000      	beq.n	20001486 <MSS_I2C_read+0x2e>
20001484:	be00      	bkpt	0x0000

    primask = disable_interrupts();
20001486:	f000 fd15 	bl	20001eb4 <disable_interrupts>
2000148a:	4603      	mov	r3, r0
2000148c:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
2000148e:	68fb      	ldr	r3, [r7, #12]
20001490:	7a1b      	ldrb	r3, [r3, #8]
20001492:	2b00      	cmp	r3, #0
20001494:	d103      	bne.n	2000149e <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
20001496:	68fb      	ldr	r3, [r7, #12]
20001498:	f04f 0202 	mov.w	r2, #2
2000149c:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
2000149e:	68fb      	ldr	r3, [r7, #12]
200014a0:	f04f 0202 	mov.w	r2, #2
200014a4:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
200014a8:	7afb      	ldrb	r3, [r7, #11]
200014aa:	ea4f 0243 	mov.w	r2, r3, lsl #1
200014ae:	68fb      	ldr	r3, [r7, #12]
200014b0:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
200014b2:	68fb      	ldr	r3, [r7, #12]
200014b4:	f04f 0201 	mov.w	r2, #1
200014b8:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
200014ba:	68fb      	ldr	r3, [r7, #12]
200014bc:	687a      	ldr	r2, [r7, #4]
200014be:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
200014c0:	887a      	ldrh	r2, [r7, #2]
200014c2:	68fb      	ldr	r3, [r7, #12]
200014c4:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
200014c6:	68fb      	ldr	r3, [r7, #12]
200014c8:	f04f 0200 	mov.w	r2, #0
200014cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
200014ce:	68fb      	ldr	r3, [r7, #12]
200014d0:	f04f 0201 	mov.w	r2, #1
200014d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
200014d8:	68fb      	ldr	r3, [r7, #12]
200014da:	f897 2020 	ldrb.w	r2, [r7, #32]
200014de:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200014e0:	68fb      	ldr	r3, [r7, #12]
200014e2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
200014e6:	b2db      	uxtb	r3, r3
200014e8:	2b01      	cmp	r3, #1
200014ea:	d105      	bne.n	200014f8 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
200014ec:	68fb      	ldr	r3, [r7, #12]
200014ee:	f04f 0201 	mov.w	r2, #1
200014f2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
200014f6:	e004      	b.n	20001502 <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200014f8:	68fb      	ldr	r3, [r7, #12]
200014fa:	699b      	ldr	r3, [r3, #24]
200014fc:	f04f 0201 	mov.w	r2, #1
20001500:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
20001502:	68fb      	ldr	r3, [r7, #12]
20001504:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
20001508:	2b01      	cmp	r3, #1
2000150a:	d111      	bne.n	20001530 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
2000150c:	68fb      	ldr	r3, [r7, #12]
2000150e:	699b      	ldr	r3, [r3, #24]
20001510:	f04f 0200 	mov.w	r2, #0
20001514:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
20001516:	68fb      	ldr	r3, [r7, #12]
20001518:	695b      	ldr	r3, [r3, #20]
2000151a:	791b      	ldrb	r3, [r3, #4]
2000151c:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
2000151e:	7cfb      	ldrb	r3, [r7, #19]
20001520:	b2db      	uxtb	r3, r3
20001522:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
20001524:	68fb      	ldr	r3, [r7, #12]
20001526:	8a5b      	ldrh	r3, [r3, #18]
20001528:	b21b      	sxth	r3, r3
2000152a:	4618      	mov	r0, r3
2000152c:	f7ff fe46 	bl	200011bc <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
20001530:	68fb      	ldr	r3, [r7, #12]
20001532:	8a5b      	ldrh	r3, [r3, #18]
20001534:	b21b      	sxth	r3, r3
20001536:	4618      	mov	r0, r3
20001538:	f7ff fe06 	bl	20001148 <NVIC_EnableIRQ>
    restore_interrupts( primask );
2000153c:	6978      	ldr	r0, [r7, #20]
2000153e:	f000 fccb 	bl	20001ed8 <restore_interrupts>
}
20001542:	f107 0718 	add.w	r7, r7, #24
20001546:	46bd      	mov	sp, r7
20001548:	bd80      	pop	{r7, pc}
2000154a:	bf00      	nop

2000154c <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
2000154c:	b480      	push	{r7}
2000154e:	b085      	sub	sp, #20
20001550:	af00      	add	r7, sp, #0
20001552:	6078      	str	r0, [r7, #4]
20001554:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001556:	687a      	ldr	r2, [r7, #4]
20001558:	f646 23a0 	movw	r3, #27296	; 0x6aa0
2000155c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001560:	429a      	cmp	r2, r3
20001562:	d007      	beq.n	20001574 <MSS_I2C_wait_complete+0x28>
20001564:	687a      	ldr	r2, [r7, #4]
20001566:	f646 3314 	movw	r3, #27412	; 0x6b14
2000156a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000156e:	429a      	cmp	r2, r3
20001570:	d000      	beq.n	20001574 <MSS_I2C_wait_complete+0x28>
20001572:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
20001574:	687b      	ldr	r3, [r7, #4]
20001576:	683a      	ldr	r2, [r7, #0]
20001578:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
2000157a:	687b      	ldr	r3, [r7, #4]
2000157c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20001580:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
20001582:	7bfb      	ldrb	r3, [r7, #15]
20001584:	2b01      	cmp	r3, #1
20001586:	d0f8      	beq.n	2000157a <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
20001588:	7bfb      	ldrb	r3, [r7, #15]
}
2000158a:	4618      	mov	r0, r3
2000158c:	f107 0714 	add.w	r7, r7, #20
20001590:	46bd      	mov	sp, r7
20001592:	bc80      	pop	{r7}
20001594:	4770      	bx	lr
20001596:	bf00      	nop

20001598 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
20001598:	b480      	push	{r7}
2000159a:	b083      	sub	sp, #12
2000159c:	af00      	add	r7, sp, #0
2000159e:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
200015a0:	687b      	ldr	r3, [r7, #4]
200015a2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
200015a6:	2b00      	cmp	r3, #0
200015a8:	d004      	beq.n	200015b4 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
200015aa:	687b      	ldr	r3, [r7, #4]
200015ac:	699b      	ldr	r3, [r3, #24]
200015ae:	f04f 0201 	mov.w	r2, #1
200015b2:	609a      	str	r2, [r3, #8]
    }
}
200015b4:	f107 070c 	add.w	r7, r7, #12
200015b8:	46bd      	mov	sp, r7
200015ba:	bc80      	pop	{r7}
200015bc:	4770      	bx	lr
200015be:	bf00      	nop

200015c0 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
200015c0:	b580      	push	{r7, lr}
200015c2:	b084      	sub	sp, #16
200015c4:	af00      	add	r7, sp, #0
200015c6:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
200015c8:	f04f 0301 	mov.w	r3, #1
200015cc:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
200015ce:	687a      	ldr	r2, [r7, #4]
200015d0:	f646 23a0 	movw	r3, #27296	; 0x6aa0
200015d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015d8:	429a      	cmp	r2, r3
200015da:	d007      	beq.n	200015ec <mss_i2c_isr+0x2c>
200015dc:	687a      	ldr	r2, [r7, #4]
200015de:	f646 3314 	movw	r3, #27412	; 0x6b14
200015e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015e6:	429a      	cmp	r2, r3
200015e8:	d000      	beq.n	200015ec <mss_i2c_isr+0x2c>
200015ea:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
200015ec:	687b      	ldr	r3, [r7, #4]
200015ee:	695b      	ldr	r3, [r3, #20]
200015f0:	791b      	ldrb	r3, [r3, #4]
200015f2:	72fb      	strb	r3, [r7, #11]

    switch( status )
200015f4:	7afb      	ldrb	r3, [r7, #11]
200015f6:	b2db      	uxtb	r3, r3
200015f8:	f1a3 0308 	sub.w	r3, r3, #8
200015fc:	2bd0      	cmp	r3, #208	; 0xd0
200015fe:	f200 841c 	bhi.w	20001e3a <mss_i2c_isr+0x87a>
20001602:	a201      	add	r2, pc, #4	; (adr r2, 20001608 <mss_i2c_isr+0x48>)
20001604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001608:	2000194d 	.word	0x2000194d
2000160c:	20001e3b 	.word	0x20001e3b
20001610:	20001e3b 	.word	0x20001e3b
20001614:	20001e3b 	.word	0x20001e3b
20001618:	20001e3b 	.word	0x20001e3b
2000161c:	20001e3b 	.word	0x20001e3b
20001620:	20001e3b 	.word	0x20001e3b
20001624:	20001e3b 	.word	0x20001e3b
20001628:	2000194d 	.word	0x2000194d
2000162c:	20001e3b 	.word	0x20001e3b
20001630:	20001e3b 	.word	0x20001e3b
20001634:	20001e3b 	.word	0x20001e3b
20001638:	20001e3b 	.word	0x20001e3b
2000163c:	20001e3b 	.word	0x20001e3b
20001640:	20001e3b 	.word	0x20001e3b
20001644:	20001e3b 	.word	0x20001e3b
20001648:	200019f1 	.word	0x200019f1
2000164c:	20001e3b 	.word	0x20001e3b
20001650:	20001e3b 	.word	0x20001e3b
20001654:	20001e3b 	.word	0x20001e3b
20001658:	20001e3b 	.word	0x20001e3b
2000165c:	20001e3b 	.word	0x20001e3b
20001660:	20001e3b 	.word	0x20001e3b
20001664:	20001e3b 	.word	0x20001e3b
20001668:	200019cd 	.word	0x200019cd
2000166c:	20001e3b 	.word	0x20001e3b
20001670:	20001e3b 	.word	0x20001e3b
20001674:	20001e3b 	.word	0x20001e3b
20001678:	20001e3b 	.word	0x20001e3b
2000167c:	20001e3b 	.word	0x20001e3b
20001680:	20001e3b 	.word	0x20001e3b
20001684:	20001e3b 	.word	0x20001e3b
20001688:	200019f1 	.word	0x200019f1
2000168c:	20001e3b 	.word	0x20001e3b
20001690:	20001e3b 	.word	0x20001e3b
20001694:	20001e3b 	.word	0x20001e3b
20001698:	20001e3b 	.word	0x20001e3b
2000169c:	20001e3b 	.word	0x20001e3b
200016a0:	20001e3b 	.word	0x20001e3b
200016a4:	20001e3b 	.word	0x20001e3b
200016a8:	20001a85 	.word	0x20001a85
200016ac:	20001e3b 	.word	0x20001e3b
200016b0:	20001e3b 	.word	0x20001e3b
200016b4:	20001e3b 	.word	0x20001e3b
200016b8:	20001e3b 	.word	0x20001e3b
200016bc:	20001e3b 	.word	0x20001e3b
200016c0:	20001e3b 	.word	0x20001e3b
200016c4:	20001e3b 	.word	0x20001e3b
200016c8:	200019c1 	.word	0x200019c1
200016cc:	20001e3b 	.word	0x20001e3b
200016d0:	20001e3b 	.word	0x20001e3b
200016d4:	20001e3b 	.word	0x20001e3b
200016d8:	20001e3b 	.word	0x20001e3b
200016dc:	20001e3b 	.word	0x20001e3b
200016e0:	20001e3b 	.word	0x20001e3b
200016e4:	20001e3b 	.word	0x20001e3b
200016e8:	20001aa9 	.word	0x20001aa9
200016ec:	20001e3b 	.word	0x20001e3b
200016f0:	20001e3b 	.word	0x20001e3b
200016f4:	20001e3b 	.word	0x20001e3b
200016f8:	20001e3b 	.word	0x20001e3b
200016fc:	20001e3b 	.word	0x20001e3b
20001700:	20001e3b 	.word	0x20001e3b
20001704:	20001e3b 	.word	0x20001e3b
20001708:	20001af9 	.word	0x20001af9
2000170c:	20001e3b 	.word	0x20001e3b
20001710:	20001e3b 	.word	0x20001e3b
20001714:	20001e3b 	.word	0x20001e3b
20001718:	20001e3b 	.word	0x20001e3b
2000171c:	20001e3b 	.word	0x20001e3b
20001720:	20001e3b 	.word	0x20001e3b
20001724:	20001e3b 	.word	0x20001e3b
20001728:	20001b1d 	.word	0x20001b1d
2000172c:	20001e3b 	.word	0x20001e3b
20001730:	20001e3b 	.word	0x20001e3b
20001734:	20001e3b 	.word	0x20001e3b
20001738:	20001e3b 	.word	0x20001e3b
2000173c:	20001e3b 	.word	0x20001e3b
20001740:	20001e3b 	.word	0x20001e3b
20001744:	20001e3b 	.word	0x20001e3b
20001748:	20001b57 	.word	0x20001b57
2000174c:	20001e3b 	.word	0x20001e3b
20001750:	20001e3b 	.word	0x20001e3b
20001754:	20001e3b 	.word	0x20001e3b
20001758:	20001e3b 	.word	0x20001e3b
2000175c:	20001e3b 	.word	0x20001e3b
20001760:	20001e3b 	.word	0x20001e3b
20001764:	20001e3b 	.word	0x20001e3b
20001768:	20001bf9 	.word	0x20001bf9
2000176c:	20001e3b 	.word	0x20001e3b
20001770:	20001e3b 	.word	0x20001e3b
20001774:	20001e3b 	.word	0x20001e3b
20001778:	20001e3b 	.word	0x20001e3b
2000177c:	20001e3b 	.word	0x20001e3b
20001780:	20001e3b 	.word	0x20001e3b
20001784:	20001e3b 	.word	0x20001e3b
20001788:	20001bef 	.word	0x20001bef
2000178c:	20001e3b 	.word	0x20001e3b
20001790:	20001e3b 	.word	0x20001e3b
20001794:	20001e3b 	.word	0x20001e3b
20001798:	20001e3b 	.word	0x20001e3b
2000179c:	20001e3b 	.word	0x20001e3b
200017a0:	20001e3b 	.word	0x20001e3b
200017a4:	20001e3b 	.word	0x20001e3b
200017a8:	20001bf9 	.word	0x20001bf9
200017ac:	20001e3b 	.word	0x20001e3b
200017b0:	20001e3b 	.word	0x20001e3b
200017b4:	20001e3b 	.word	0x20001e3b
200017b8:	20001e3b 	.word	0x20001e3b
200017bc:	20001e3b 	.word	0x20001e3b
200017c0:	20001e3b 	.word	0x20001e3b
200017c4:	20001e3b 	.word	0x20001e3b
200017c8:	20001bef 	.word	0x20001bef
200017cc:	20001e3b 	.word	0x20001e3b
200017d0:	20001e3b 	.word	0x20001e3b
200017d4:	20001e3b 	.word	0x20001e3b
200017d8:	20001e3b 	.word	0x20001e3b
200017dc:	20001e3b 	.word	0x20001e3b
200017e0:	20001e3b 	.word	0x20001e3b
200017e4:	20001e3b 	.word	0x20001e3b
200017e8:	20001c3b 	.word	0x20001c3b
200017ec:	20001e3b 	.word	0x20001e3b
200017f0:	20001e3b 	.word	0x20001e3b
200017f4:	20001e3b 	.word	0x20001e3b
200017f8:	20001e3b 	.word	0x20001e3b
200017fc:	20001e3b 	.word	0x20001e3b
20001800:	20001e3b 	.word	0x20001e3b
20001804:	20001e3b 	.word	0x20001e3b
20001808:	20001bbb 	.word	0x20001bbb
2000180c:	20001e3b 	.word	0x20001e3b
20001810:	20001e3b 	.word	0x20001e3b
20001814:	20001e3b 	.word	0x20001e3b
20001818:	20001e3b 	.word	0x20001e3b
2000181c:	20001e3b 	.word	0x20001e3b
20001820:	20001e3b 	.word	0x20001e3b
20001824:	20001e3b 	.word	0x20001e3b
20001828:	20001c3b 	.word	0x20001c3b
2000182c:	20001e3b 	.word	0x20001e3b
20001830:	20001e3b 	.word	0x20001e3b
20001834:	20001e3b 	.word	0x20001e3b
20001838:	20001e3b 	.word	0x20001e3b
2000183c:	20001e3b 	.word	0x20001e3b
20001840:	20001e3b 	.word	0x20001e3b
20001844:	20001e3b 	.word	0x20001e3b
20001848:	20001bbb 	.word	0x20001bbb
2000184c:	20001e3b 	.word	0x20001e3b
20001850:	20001e3b 	.word	0x20001e3b
20001854:	20001e3b 	.word	0x20001e3b
20001858:	20001e3b 	.word	0x20001e3b
2000185c:	20001e3b 	.word	0x20001e3b
20001860:	20001e3b 	.word	0x20001e3b
20001864:	20001e3b 	.word	0x20001e3b
20001868:	20001c97 	.word	0x20001c97
2000186c:	20001e3b 	.word	0x20001e3b
20001870:	20001e3b 	.word	0x20001e3b
20001874:	20001e3b 	.word	0x20001e3b
20001878:	20001e3b 	.word	0x20001e3b
2000187c:	20001e3b 	.word	0x20001e3b
20001880:	20001e3b 	.word	0x20001e3b
20001884:	20001e3b 	.word	0x20001e3b
20001888:	20001d6f 	.word	0x20001d6f
2000188c:	20001e3b 	.word	0x20001e3b
20001890:	20001e3b 	.word	0x20001e3b
20001894:	20001e3b 	.word	0x20001e3b
20001898:	20001e3b 	.word	0x20001e3b
2000189c:	20001e3b 	.word	0x20001e3b
200018a0:	20001e3b 	.word	0x20001e3b
200018a4:	20001e3b 	.word	0x20001e3b
200018a8:	20001d6f 	.word	0x20001d6f
200018ac:	20001e3b 	.word	0x20001e3b
200018b0:	20001e3b 	.word	0x20001e3b
200018b4:	20001e3b 	.word	0x20001e3b
200018b8:	20001e3b 	.word	0x20001e3b
200018bc:	20001e3b 	.word	0x20001e3b
200018c0:	20001e3b 	.word	0x20001e3b
200018c4:	20001e3b 	.word	0x20001e3b
200018c8:	20001d6f 	.word	0x20001d6f
200018cc:	20001e3b 	.word	0x20001e3b
200018d0:	20001e3b 	.word	0x20001e3b
200018d4:	20001e3b 	.word	0x20001e3b
200018d8:	20001e3b 	.word	0x20001e3b
200018dc:	20001e3b 	.word	0x20001e3b
200018e0:	20001e3b 	.word	0x20001e3b
200018e4:	20001e3b 	.word	0x20001e3b
200018e8:	20001e01 	.word	0x20001e01
200018ec:	20001e3b 	.word	0x20001e3b
200018f0:	20001e3b 	.word	0x20001e3b
200018f4:	20001e3b 	.word	0x20001e3b
200018f8:	20001e3b 	.word	0x20001e3b
200018fc:	20001e3b 	.word	0x20001e3b
20001900:	20001e3b 	.word	0x20001e3b
20001904:	20001e3b 	.word	0x20001e3b
20001908:	20001e01 	.word	0x20001e01
2000190c:	20001e3b 	.word	0x20001e3b
20001910:	20001e3b 	.word	0x20001e3b
20001914:	20001e3b 	.word	0x20001e3b
20001918:	20001e3b 	.word	0x20001e3b
2000191c:	20001e3b 	.word	0x20001e3b
20001920:	20001e3b 	.word	0x20001e3b
20001924:	20001e3b 	.word	0x20001e3b
20001928:	20001e3b 	.word	0x20001e3b
2000192c:	20001e3b 	.word	0x20001e3b
20001930:	20001e3b 	.word	0x20001e3b
20001934:	20001e3b 	.word	0x20001e3b
20001938:	20001e3b 	.word	0x20001e3b
2000193c:	20001e3b 	.word	0x20001e3b
20001940:	20001e3b 	.word	0x20001e3b
20001944:	20001e3b 	.word	0x20001e3b
20001948:	20001d41 	.word	0x20001d41
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
2000194c:	687b      	ldr	r3, [r7, #4]
2000194e:	699b      	ldr	r3, [r3, #24]
20001950:	f04f 0200 	mov.w	r2, #0
20001954:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20001956:	687b      	ldr	r3, [r7, #4]
20001958:	695b      	ldr	r3, [r3, #20]
2000195a:	687a      	ldr	r2, [r7, #4]
2000195c:	6852      	ldr	r2, [r2, #4]
2000195e:	b2d2      	uxtb	r2, r2
20001960:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20001962:	687b      	ldr	r3, [r7, #4]
20001964:	699b      	ldr	r3, [r3, #24]
20001966:	687a      	ldr	r2, [r7, #4]
20001968:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000196a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
2000196e:	687b      	ldr	r3, [r7, #4]
20001970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20001972:	2b00      	cmp	r3, #0
20001974:	d104      	bne.n	20001980 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
20001976:	687b      	ldr	r3, [r7, #4]
20001978:	f04f 0200 	mov.w	r2, #0
2000197c:	629a      	str	r2, [r3, #40]	; 0x28
2000197e:	e007      	b.n	20001990 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
20001980:	687b      	ldr	r3, [r7, #4]
20001982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20001984:	2b01      	cmp	r3, #1
20001986:	d103      	bne.n	20001990 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
20001988:	687b      	ldr	r3, [r7, #4]
2000198a:	f04f 0200 	mov.w	r2, #0
2000198e:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20001990:	687b      	ldr	r3, [r7, #4]
20001992:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20001996:	2b00      	cmp	r3, #0
20001998:	d004      	beq.n	200019a4 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
2000199a:	687b      	ldr	r3, [r7, #4]
2000199c:	f04f 0200 	mov.w	r2, #0
200019a0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
200019a4:	687b      	ldr	r3, [r7, #4]
200019a6:	7a1a      	ldrb	r2, [r3, #8]
200019a8:	687b      	ldr	r3, [r7, #4]
200019aa:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
200019ae:	429a      	cmp	r2, r3
200019b0:	f000 8267 	beq.w	20001e82 <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
200019b4:	687b      	ldr	r3, [r7, #4]
200019b6:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
200019ba:	687b      	ldr	r3, [r7, #4]
200019bc:	721a      	strb	r2, [r3, #8]
            }
            break;
200019be:	e269      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
200019c0:	687b      	ldr	r3, [r7, #4]
200019c2:	699b      	ldr	r3, [r3, #24]
200019c4:	f04f 0201 	mov.w	r2, #1
200019c8:	615a      	str	r2, [r3, #20]
            break;
200019ca:	e263      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200019cc:	687b      	ldr	r3, [r7, #4]
200019ce:	699b      	ldr	r3, [r3, #24]
200019d0:	f04f 0201 	mov.w	r2, #1
200019d4:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200019d6:	687b      	ldr	r3, [r7, #4]
200019d8:	f04f 0202 	mov.w	r2, #2
200019dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
200019e0:	687b      	ldr	r3, [r7, #4]
200019e2:	f04f 0200 	mov.w	r2, #0
200019e6:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
200019e8:	6878      	ldr	r0, [r7, #4]
200019ea:	f7ff fdd5 	bl	20001598 <enable_slave_if_required>
            break;
200019ee:	e251      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
200019f0:	687b      	ldr	r3, [r7, #4]
200019f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200019f4:	687b      	ldr	r3, [r7, #4]
200019f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200019f8:	429a      	cmp	r2, r3
200019fa:	d20d      	bcs.n	20001a18 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
200019fc:	687b      	ldr	r3, [r7, #4]
200019fe:	695a      	ldr	r2, [r3, #20]
20001a00:	687b      	ldr	r3, [r7, #4]
20001a02:	6a19      	ldr	r1, [r3, #32]
20001a04:	687b      	ldr	r3, [r7, #4]
20001a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001a08:	4419      	add	r1, r3
20001a0a:	7809      	ldrb	r1, [r1, #0]
20001a0c:	7211      	strb	r1, [r2, #8]
20001a0e:	f103 0201 	add.w	r2, r3, #1
20001a12:	687b      	ldr	r3, [r7, #4]
20001a14:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20001a16:	e23d      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20001a18:	687b      	ldr	r3, [r7, #4]
20001a1a:	7a1b      	ldrb	r3, [r3, #8]
20001a1c:	2b03      	cmp	r3, #3
20001a1e:	d109      	bne.n	20001a34 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20001a20:	687b      	ldr	r3, [r7, #4]
20001a22:	f04f 0201 	mov.w	r2, #1
20001a26:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001a28:	687b      	ldr	r3, [r7, #4]
20001a2a:	699b      	ldr	r3, [r3, #24]
20001a2c:	f04f 0201 	mov.w	r2, #1
20001a30:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20001a32:	e22f      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20001a34:	687b      	ldr	r3, [r7, #4]
20001a36:	f04f 0200 	mov.w	r2, #0
20001a3a:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20001a3c:	687b      	ldr	r3, [r7, #4]
20001a3e:	7c1b      	ldrb	r3, [r3, #16]
20001a40:	f003 0301 	and.w	r3, r3, #1
20001a44:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20001a46:	687b      	ldr	r3, [r7, #4]
20001a48:	7b7a      	ldrb	r2, [r7, #13]
20001a4a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
20001a4e:	7b7b      	ldrb	r3, [r7, #13]
20001a50:	2b00      	cmp	r3, #0
20001a52:	d108      	bne.n	20001a66 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20001a54:	687b      	ldr	r3, [r7, #4]
20001a56:	699b      	ldr	r3, [r3, #24]
20001a58:	f04f 0201 	mov.w	r2, #1
20001a5c:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
20001a5e:	6878      	ldr	r0, [r7, #4]
20001a60:	f7ff fd9a 	bl	20001598 <enable_slave_if_required>
20001a64:	e008      	b.n	20001a78 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
20001a66:	687b      	ldr	r3, [r7, #4]
20001a68:	8a5b      	ldrh	r3, [r3, #18]
20001a6a:	b21b      	sxth	r3, r3
20001a6c:	4618      	mov	r0, r3
20001a6e:	f7ff fb87 	bl	20001180 <NVIC_DisableIRQ>
                    clear_irq = 0u;
20001a72:	f04f 0300 	mov.w	r3, #0
20001a76:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
20001a78:	687b      	ldr	r3, [r7, #4]
20001a7a:	f04f 0200 	mov.w	r2, #0
20001a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
20001a82:	e207      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001a84:	687b      	ldr	r3, [r7, #4]
20001a86:	699b      	ldr	r3, [r3, #24]
20001a88:	f04f 0201 	mov.w	r2, #1
20001a8c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001a8e:	687b      	ldr	r3, [r7, #4]
20001a90:	f04f 0202 	mov.w	r2, #2
20001a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001a98:	687b      	ldr	r3, [r7, #4]
20001a9a:	f04f 0200 	mov.w	r2, #0
20001a9e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20001aa0:	6878      	ldr	r0, [r7, #4]
20001aa2:	f7ff fd79 	bl	20001598 <enable_slave_if_required>

            break;
20001aa6:	e1f5      	b.n	20001e94 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
20001aa8:	687b      	ldr	r3, [r7, #4]
20001aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001aac:	2b01      	cmp	r3, #1
20001aae:	d905      	bls.n	20001abc <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001ab0:	687b      	ldr	r3, [r7, #4]
20001ab2:	699b      	ldr	r3, [r3, #24]
20001ab4:	f04f 0201 	mov.w	r2, #1
20001ab8:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20001aba:	e1eb      	b.n	20001e94 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
20001abc:	687b      	ldr	r3, [r7, #4]
20001abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001ac0:	2b01      	cmp	r3, #1
20001ac2:	d105      	bne.n	20001ad0 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001ac4:	687b      	ldr	r3, [r7, #4]
20001ac6:	699b      	ldr	r3, [r3, #24]
20001ac8:	f04f 0200 	mov.w	r2, #0
20001acc:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
20001ace:	e1e1      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001ad0:	687b      	ldr	r3, [r7, #4]
20001ad2:	699b      	ldr	r3, [r3, #24]
20001ad4:	f04f 0201 	mov.w	r2, #1
20001ad8:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001ada:	687b      	ldr	r3, [r7, #4]
20001adc:	699b      	ldr	r3, [r3, #24]
20001ade:	f04f 0201 	mov.w	r2, #1
20001ae2:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20001ae4:	687b      	ldr	r3, [r7, #4]
20001ae6:	f04f 0200 	mov.w	r2, #0
20001aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
20001aee:	687b      	ldr	r3, [r7, #4]
20001af0:	f04f 0200 	mov.w	r2, #0
20001af4:	721a      	strb	r2, [r3, #8]
            }
            break;
20001af6:	e1cd      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001af8:	687b      	ldr	r3, [r7, #4]
20001afa:	699b      	ldr	r3, [r3, #24]
20001afc:	f04f 0201 	mov.w	r2, #1
20001b00:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001b02:	687b      	ldr	r3, [r7, #4]
20001b04:	f04f 0202 	mov.w	r2, #2
20001b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001b0c:	687b      	ldr	r3, [r7, #4]
20001b0e:	f04f 0200 	mov.w	r2, #0
20001b12:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20001b14:	6878      	ldr	r0, [r7, #4]
20001b16:	f7ff fd3f 	bl	20001598 <enable_slave_if_required>
            break;
20001b1a:	e1bb      	b.n	20001e94 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20001b1c:	687b      	ldr	r3, [r7, #4]
20001b1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001b20:	687b      	ldr	r3, [r7, #4]
20001b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20001b24:	441a      	add	r2, r3
20001b26:	6879      	ldr	r1, [r7, #4]
20001b28:	6949      	ldr	r1, [r1, #20]
20001b2a:	7a09      	ldrb	r1, [r1, #8]
20001b2c:	b2c9      	uxtb	r1, r1
20001b2e:	7011      	strb	r1, [r2, #0]
20001b30:	f103 0201 	add.w	r2, r3, #1
20001b34:	687b      	ldr	r3, [r7, #4]
20001b36:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20001b38:	687b      	ldr	r3, [r7, #4]
20001b3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
20001b3c:	687b      	ldr	r3, [r7, #4]
20001b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001b40:	f103 33ff 	add.w	r3, r3, #4294967295
20001b44:	429a      	cmp	r2, r3
20001b46:	f0c0 819e 	bcc.w	20001e86 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001b4a:	687b      	ldr	r3, [r7, #4]
20001b4c:	699b      	ldr	r3, [r3, #24]
20001b4e:	f04f 0200 	mov.w	r2, #0
20001b52:	609a      	str	r2, [r3, #8]
            }
            break;
20001b54:	e19e      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20001b56:	687b      	ldr	r3, [r7, #4]
20001b58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001b5a:	687b      	ldr	r3, [r7, #4]
20001b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20001b5e:	4413      	add	r3, r2
20001b60:	687a      	ldr	r2, [r7, #4]
20001b62:	6952      	ldr	r2, [r2, #20]
20001b64:	7a12      	ldrb	r2, [r2, #8]
20001b66:	b2d2      	uxtb	r2, r2
20001b68:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
20001b6a:	687b      	ldr	r3, [r7, #4]
20001b6c:	7c1b      	ldrb	r3, [r3, #16]
20001b6e:	f003 0301 	and.w	r3, r3, #1
20001b72:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
20001b74:	687b      	ldr	r3, [r7, #4]
20001b76:	7b7a      	ldrb	r2, [r7, #13]
20001b78:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
20001b7c:	7b7b      	ldrb	r3, [r7, #13]
20001b7e:	2b00      	cmp	r3, #0
20001b80:	d108      	bne.n	20001b94 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20001b82:	687b      	ldr	r3, [r7, #4]
20001b84:	699b      	ldr	r3, [r3, #24]
20001b86:	f04f 0201 	mov.w	r2, #1
20001b8a:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
20001b8c:	6878      	ldr	r0, [r7, #4]
20001b8e:	f7ff fd03 	bl	20001598 <enable_slave_if_required>
20001b92:	e008      	b.n	20001ba6 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
20001b94:	687b      	ldr	r3, [r7, #4]
20001b96:	8a5b      	ldrh	r3, [r3, #18]
20001b98:	b21b      	sxth	r3, r3
20001b9a:	4618      	mov	r0, r3
20001b9c:	f7ff faf0 	bl	20001180 <NVIC_DisableIRQ>
                clear_irq = 0u;
20001ba0:	f04f 0300 	mov.w	r3, #0
20001ba4:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001ba6:	687b      	ldr	r3, [r7, #4]
20001ba8:	f04f 0200 	mov.w	r2, #0
20001bac:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
20001bae:	687b      	ldr	r3, [r7, #4]
20001bb0:	f04f 0200 	mov.w	r2, #0
20001bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
20001bb8:	e16c      	b.n	20001e94 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001bba:	687b      	ldr	r3, [r7, #4]
20001bbc:	699b      	ldr	r3, [r3, #24]
20001bbe:	f04f 0201 	mov.w	r2, #1
20001bc2:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20001bc4:	687b      	ldr	r3, [r7, #4]
20001bc6:	f04f 0200 	mov.w	r2, #0
20001bca:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20001bcc:	687b      	ldr	r3, [r7, #4]
20001bce:	f04f 0200 	mov.w	r2, #0
20001bd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20001bd6:	687b      	ldr	r3, [r7, #4]
20001bd8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20001bdc:	2b00      	cmp	r3, #0
20001bde:	f000 8154 	beq.w	20001e8a <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20001be2:	687b      	ldr	r3, [r7, #4]
20001be4:	699b      	ldr	r3, [r3, #24]
20001be6:	f04f 0201 	mov.w	r2, #1
20001bea:	615a      	str	r2, [r3, #20]
            }
            break;
20001bec:	e152      	b.n	20001e94 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
20001bee:	687b      	ldr	r3, [r7, #4]
20001bf0:	f04f 0201 	mov.w	r2, #1
20001bf4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20001bf8:	687b      	ldr	r3, [r7, #4]
20001bfa:	f04f 0204 	mov.w	r2, #4
20001bfe:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
20001c00:	687b      	ldr	r3, [r7, #4]
20001c02:	f04f 0200 	mov.w	r2, #0
20001c06:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20001c08:	687b      	ldr	r3, [r7, #4]
20001c0a:	f04f 0200 	mov.w	r2, #0
20001c0e:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20001c10:	687b      	ldr	r3, [r7, #4]
20001c12:	699b      	ldr	r3, [r3, #24]
20001c14:	695b      	ldr	r3, [r3, #20]
20001c16:	2b00      	cmp	r3, #0
20001c18:	d009      	beq.n	20001c2e <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20001c1a:	687b      	ldr	r3, [r7, #4]
20001c1c:	699b      	ldr	r3, [r3, #24]
20001c1e:	f04f 0200 	mov.w	r2, #0
20001c22:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20001c24:	687b      	ldr	r3, [r7, #4]
20001c26:	f04f 0201 	mov.w	r2, #1
20001c2a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20001c2e:	687b      	ldr	r3, [r7, #4]
20001c30:	f04f 0201 	mov.w	r2, #1
20001c34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20001c38:	e12c      	b.n	20001e94 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20001c3a:	687b      	ldr	r3, [r7, #4]
20001c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
20001c3e:	2b00      	cmp	r3, #0
20001c40:	d01c      	beq.n	20001c7c <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
20001c42:	687b      	ldr	r3, [r7, #4]
20001c44:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20001c46:	687b      	ldr	r3, [r7, #4]
20001c48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20001c4a:	429a      	cmp	r2, r3
20001c4c:	d216      	bcs.n	20001c7c <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
20001c4e:	687b      	ldr	r3, [r7, #4]
20001c50:	695b      	ldr	r3, [r3, #20]
20001c52:	7a1b      	ldrb	r3, [r3, #8]
20001c54:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20001c56:	687b      	ldr	r3, [r7, #4]
20001c58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20001c5a:	687b      	ldr	r3, [r7, #4]
20001c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
20001c5e:	441a      	add	r2, r3
20001c60:	7b39      	ldrb	r1, [r7, #12]
20001c62:	7011      	strb	r1, [r2, #0]
20001c64:	f103 0201 	add.w	r2, r3, #1
20001c68:	687b      	ldr	r3, [r7, #4]
20001c6a:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20001c6c:	687b      	ldr	r3, [r7, #4]
20001c6e:	68db      	ldr	r3, [r3, #12]
20001c70:	ea4f 2203 	mov.w	r2, r3, lsl #8
20001c74:	7b3b      	ldrb	r3, [r7, #12]
20001c76:	441a      	add	r2, r3
20001c78:	687b      	ldr	r3, [r7, #4]
20001c7a:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20001c7c:	687b      	ldr	r3, [r7, #4]
20001c7e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20001c80:	687b      	ldr	r3, [r7, #4]
20001c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
20001c84:	429a      	cmp	r2, r3
20001c86:	f0c0 8102 	bcc.w	20001e8e <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
20001c8a:	687b      	ldr	r3, [r7, #4]
20001c8c:	699b      	ldr	r3, [r3, #24]
20001c8e:	f04f 0200 	mov.w	r2, #0
20001c92:	609a      	str	r2, [r3, #8]
            }
            break;
20001c94:	e0fe      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
20001c96:	687b      	ldr	r3, [r7, #4]
20001c98:	7a1b      	ldrb	r3, [r3, #8]
20001c9a:	2b04      	cmp	r3, #4
20001c9c:	d135      	bne.n	20001d0a <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
20001c9e:	687b      	ldr	r3, [r7, #4]
20001ca0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20001ca2:	687b      	ldr	r3, [r7, #4]
20001ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
20001ca6:	429a      	cmp	r2, r3
20001ca8:	d103      	bne.n	20001cb2 <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
20001caa:	687b      	ldr	r3, [r7, #4]
20001cac:	68da      	ldr	r2, [r3, #12]
20001cae:	687b      	ldr	r3, [r7, #4]
20001cb0:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
20001cb2:	687b      	ldr	r3, [r7, #4]
20001cb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20001cb6:	2b00      	cmp	r3, #0
20001cb8:	d021      	beq.n	20001cfe <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
20001cba:	687b      	ldr	r3, [r7, #4]
20001cbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
20001cbe:	687a      	ldr	r2, [r7, #4]
20001cc0:	6d11      	ldr	r1, [r2, #80]	; 0x50
20001cc2:	687a      	ldr	r2, [r7, #4]
20001cc4:	6d92      	ldr	r2, [r2, #88]	; 0x58
20001cc6:	b292      	uxth	r2, r2
20001cc8:	6878      	ldr	r0, [r7, #4]
20001cca:	4798      	blx	r3
20001ccc:	4603      	mov	r3, r0
20001cce:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
20001cd0:	7bfb      	ldrb	r3, [r7, #15]
20001cd2:	2b00      	cmp	r3, #0
20001cd4:	d108      	bne.n	20001ce8 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20001cd6:	6878      	ldr	r0, [r7, #4]
20001cd8:	f7ff fc5e 	bl	20001598 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001cdc:	687b      	ldr	r3, [r7, #4]
20001cde:	699b      	ldr	r3, [r3, #24]
20001ce0:	f04f 0201 	mov.w	r2, #1
20001ce4:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001ce6:	e017      	b.n	20001d18 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001ce8:	687b      	ldr	r3, [r7, #4]
20001cea:	699b      	ldr	r3, [r3, #24]
20001cec:	f04f 0200 	mov.w	r2, #0
20001cf0:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
20001cf2:	687b      	ldr	r3, [r7, #4]
20001cf4:	f04f 0200 	mov.w	r2, #0
20001cf8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001cfc:	e00c      	b.n	20001d18 <mss_i2c_isr+0x758>
20001cfe:	687b      	ldr	r3, [r7, #4]
20001d00:	699b      	ldr	r3, [r3, #24]
20001d02:	f04f 0201 	mov.w	r2, #1
20001d06:	609a      	str	r2, [r3, #8]
20001d08:	e006      	b.n	20001d18 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20001d0a:	687b      	ldr	r3, [r7, #4]
20001d0c:	f04f 0200 	mov.w	r2, #0
20001d10:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
20001d12:	6878      	ldr	r0, [r7, #4]
20001d14:	f7ff fc40 	bl	20001598 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20001d18:	687b      	ldr	r3, [r7, #4]
20001d1a:	f04f 0200 	mov.w	r2, #0
20001d1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20001d22:	687b      	ldr	r3, [r7, #4]
20001d24:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20001d28:	2b00      	cmp	r3, #0
20001d2a:	d004      	beq.n	20001d36 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20001d2c:	687b      	ldr	r3, [r7, #4]
20001d2e:	699b      	ldr	r3, [r3, #24]
20001d30:	f04f 0201 	mov.w	r2, #1
20001d34:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001d36:	687b      	ldr	r3, [r7, #4]
20001d38:	f04f 0200 	mov.w	r2, #0
20001d3c:	721a      	strb	r2, [r3, #8]
            break;
20001d3e:	e0a9      	b.n	20001e94 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
20001d40:	687b      	ldr	r3, [r7, #4]
20001d42:	f04f 0200 	mov.w	r2, #0
20001d46:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20001d48:	687b      	ldr	r3, [r7, #4]
20001d4a:	f04f 0200 	mov.w	r2, #0
20001d4e:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001d50:	687b      	ldr	r3, [r7, #4]
20001d52:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001d56:	b2db      	uxtb	r3, r3
20001d58:	2b01      	cmp	r3, #1
20001d5a:	d104      	bne.n	20001d66 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20001d5c:	687b      	ldr	r3, [r7, #4]
20001d5e:	f04f 0202 	mov.w	r2, #2
20001d62:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
20001d66:	6878      	ldr	r0, [r7, #4]
20001d68:	f7ff fc16 	bl	20001598 <enable_slave_if_required>

            break;
20001d6c:	e092      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20001d6e:	7afb      	ldrb	r3, [r7, #11]
20001d70:	b2db      	uxtb	r3, r3
20001d72:	2ba8      	cmp	r3, #168	; 0xa8
20001d74:	d11b      	bne.n	20001dae <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
20001d76:	687b      	ldr	r3, [r7, #4]
20001d78:	f04f 0205 	mov.w	r2, #5
20001d7c:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
20001d7e:	687b      	ldr	r3, [r7, #4]
20001d80:	f04f 0200 	mov.w	r2, #0
20001d84:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20001d86:	687b      	ldr	r3, [r7, #4]
20001d88:	f04f 0201 	mov.w	r2, #1
20001d8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
20001d90:	687b      	ldr	r3, [r7, #4]
20001d92:	699b      	ldr	r3, [r3, #24]
20001d94:	695b      	ldr	r3, [r3, #20]
20001d96:	2b00      	cmp	r3, #0
20001d98:	d009      	beq.n	20001dae <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20001d9a:	687b      	ldr	r3, [r7, #4]
20001d9c:	699b      	ldr	r3, [r3, #24]
20001d9e:	f04f 0200 	mov.w	r2, #0
20001da2:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20001da4:	687b      	ldr	r3, [r7, #4]
20001da6:	f04f 0201 	mov.w	r2, #1
20001daa:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20001dae:	687b      	ldr	r3, [r7, #4]
20001db0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20001db2:	687b      	ldr	r3, [r7, #4]
20001db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001db6:	429a      	cmp	r2, r3
20001db8:	d305      	bcc.n	20001dc6 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20001dba:	687b      	ldr	r3, [r7, #4]
20001dbc:	695b      	ldr	r3, [r3, #20]
20001dbe:	f04f 32ff 	mov.w	r2, #4294967295
20001dc2:	721a      	strb	r2, [r3, #8]
20001dc4:	e00c      	b.n	20001de0 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20001dc6:	687b      	ldr	r3, [r7, #4]
20001dc8:	695a      	ldr	r2, [r3, #20]
20001dca:	687b      	ldr	r3, [r7, #4]
20001dcc:	6c59      	ldr	r1, [r3, #68]	; 0x44
20001dce:	687b      	ldr	r3, [r7, #4]
20001dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001dd2:	4419      	add	r1, r3
20001dd4:	7809      	ldrb	r1, [r1, #0]
20001dd6:	7211      	strb	r1, [r2, #8]
20001dd8:	f103 0201 	add.w	r2, r3, #1
20001ddc:	687b      	ldr	r3, [r7, #4]
20001dde:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20001de0:	687b      	ldr	r3, [r7, #4]
20001de2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20001de4:	687b      	ldr	r3, [r7, #4]
20001de6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001de8:	429a      	cmp	r2, r3
20001dea:	d352      	bcc.n	20001e92 <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001dec:	687b      	ldr	r3, [r7, #4]
20001dee:	699b      	ldr	r3, [r3, #24]
20001df0:	f04f 0200 	mov.w	r2, #0
20001df4:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20001df6:	687b      	ldr	r3, [r7, #4]
20001df8:	f04f 0200 	mov.w	r2, #0
20001dfc:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
20001dfe:	e049      	b.n	20001e94 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20001e00:	687b      	ldr	r3, [r7, #4]
20001e02:	f04f 0200 	mov.w	r2, #0
20001e06:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001e08:	687b      	ldr	r3, [r7, #4]
20001e0a:	699b      	ldr	r3, [r3, #24]
20001e0c:	f04f 0201 	mov.w	r2, #1
20001e10:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20001e12:	687b      	ldr	r3, [r7, #4]
20001e14:	f04f 0200 	mov.w	r2, #0
20001e18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20001e1c:	687b      	ldr	r3, [r7, #4]
20001e1e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20001e22:	2b00      	cmp	r3, #0
20001e24:	d004      	beq.n	20001e30 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20001e26:	687b      	ldr	r3, [r7, #4]
20001e28:	699b      	ldr	r3, [r3, #24]
20001e2a:	f04f 0201 	mov.w	r2, #1
20001e2e:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001e30:	687b      	ldr	r3, [r7, #4]
20001e32:	f04f 0200 	mov.w	r2, #0
20001e36:	721a      	strb	r2, [r3, #8]
            break;
20001e38:	e02c      	b.n	20001e94 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20001e3a:	687b      	ldr	r3, [r7, #4]
20001e3c:	699b      	ldr	r3, [r3, #24]
20001e3e:	f04f 0200 	mov.w	r2, #0
20001e42:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001e44:	687b      	ldr	r3, [r7, #4]
20001e46:	f04f 0200 	mov.w	r2, #0
20001e4a:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20001e4c:	687b      	ldr	r3, [r7, #4]
20001e4e:	f04f 0200 	mov.w	r2, #0
20001e52:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
20001e54:	687b      	ldr	r3, [r7, #4]
20001e56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20001e5a:	b2db      	uxtb	r3, r3
20001e5c:	2b01      	cmp	r3, #1
20001e5e:	d104      	bne.n	20001e6a <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20001e60:	687b      	ldr	r3, [r7, #4]
20001e62:	f04f 0202 	mov.w	r2, #2
20001e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001e6a:	687b      	ldr	r3, [r7, #4]
20001e6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20001e70:	b2db      	uxtb	r3, r3
20001e72:	2b01      	cmp	r3, #1
20001e74:	d10e      	bne.n	20001e94 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20001e76:	687b      	ldr	r3, [r7, #4]
20001e78:	f04f 0202 	mov.w	r2, #2
20001e7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
20001e80:	e008      	b.n	20001e94 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
20001e82:	bf00      	nop
20001e84:	e006      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
20001e86:	bf00      	nop
20001e88:	e004      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
20001e8a:	bf00      	nop
20001e8c:	e002      	b.n	20001e94 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
20001e8e:	bf00      	nop
20001e90:	e000      	b.n	20001e94 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
20001e92:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
20001e94:	7bbb      	ldrb	r3, [r7, #14]
20001e96:	2b00      	cmp	r3, #0
20001e98:	d004      	beq.n	20001ea4 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001e9a:	687b      	ldr	r3, [r7, #4]
20001e9c:	699b      	ldr	r3, [r3, #24]
20001e9e:	f04f 0200 	mov.w	r2, #0
20001ea2:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20001ea4:	687b      	ldr	r3, [r7, #4]
20001ea6:	695b      	ldr	r3, [r3, #20]
20001ea8:	791b      	ldrb	r3, [r3, #4]
20001eaa:	72fb      	strb	r3, [r7, #11]
}
20001eac:	f107 0710 	add.w	r7, r7, #16
20001eb0:	46bd      	mov	sp, r7
20001eb2:	bd80      	pop	{r7, pc}

20001eb4 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
20001eb4:	b580      	push	{r7, lr}
20001eb6:	b082      	sub	sp, #8
20001eb8:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
20001eba:	f000 f845 	bl	20001f48 <__get_PRIMASK>
20001ebe:	4603      	mov	r3, r0
20001ec0:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
20001ec2:	f04f 0001 	mov.w	r0, #1
20001ec6:	f000 f84f 	bl	20001f68 <__set_PRIMASK>
    return primask;
20001eca:	687b      	ldr	r3, [r7, #4]
}
20001ecc:	4618      	mov	r0, r3
20001ece:	f107 0708 	add.w	r7, r7, #8
20001ed2:	46bd      	mov	sp, r7
20001ed4:	bd80      	pop	{r7, pc}
20001ed6:	bf00      	nop

20001ed8 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
20001ed8:	b580      	push	{r7, lr}
20001eda:	b082      	sub	sp, #8
20001edc:	af00      	add	r7, sp, #0
20001ede:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
20001ee0:	6878      	ldr	r0, [r7, #4]
20001ee2:	f000 f841 	bl	20001f68 <__set_PRIMASK>
}
20001ee6:	f107 0708 	add.w	r7, r7, #8
20001eea:	46bd      	mov	sp, r7
20001eec:	bd80      	pop	{r7, pc}
20001eee:	bf00      	nop

20001ef0 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20001ef0:	4668      	mov	r0, sp
20001ef2:	f020 0107 	bic.w	r1, r0, #7
20001ef6:	468d      	mov	sp, r1
20001ef8:	b589      	push	{r0, r3, r7, lr}
20001efa:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
20001efc:	f646 20a0 	movw	r0, #27296	; 0x6aa0
20001f00:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f04:	f7ff fb5c 	bl	200015c0 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
20001f08:	f04f 000e 	mov.w	r0, #14
20001f0c:	f7ff f956 	bl	200011bc <NVIC_ClearPendingIRQ>
}
20001f10:	46bd      	mov	sp, r7
20001f12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001f16:	4685      	mov	sp, r0
20001f18:	4770      	bx	lr
20001f1a:	bf00      	nop

20001f1c <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20001f1c:	4668      	mov	r0, sp
20001f1e:	f020 0107 	bic.w	r1, r0, #7
20001f22:	468d      	mov	sp, r1
20001f24:	b589      	push	{r0, r3, r7, lr}
20001f26:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
20001f28:	f646 3014 	movw	r0, #27412	; 0x6b14
20001f2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f30:	f7ff fb46 	bl	200015c0 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
20001f34:	f04f 0011 	mov.w	r0, #17
20001f38:	f7ff f940 	bl	200011bc <NVIC_ClearPendingIRQ>
}
20001f3c:	46bd      	mov	sp, r7
20001f3e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001f42:	4685      	mov	sp, r0
20001f44:	4770      	bx	lr
20001f46:	bf00      	nop

20001f48 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
20001f48:	b480      	push	{r7}
20001f4a:	b083      	sub	sp, #12
20001f4c:	af00      	add	r7, sp, #0
  uint32_t result=0;
20001f4e:	f04f 0300 	mov.w	r3, #0
20001f52:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20001f54:	f3ef 8310 	mrs	r3, PRIMASK
20001f58:	607b      	str	r3, [r7, #4]
  return(result);
20001f5a:	687b      	ldr	r3, [r7, #4]
}
20001f5c:	4618      	mov	r0, r3
20001f5e:	f107 070c 	add.w	r7, r7, #12
20001f62:	46bd      	mov	sp, r7
20001f64:	bc80      	pop	{r7}
20001f66:	4770      	bx	lr

20001f68 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
20001f68:	b480      	push	{r7}
20001f6a:	b083      	sub	sp, #12
20001f6c:	af00      	add	r7, sp, #0
20001f6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20001f70:	687b      	ldr	r3, [r7, #4]
20001f72:	f383 8810 	msr	PRIMASK, r3
}
20001f76:	f107 070c 	add.w	r7, r7, #12
20001f7a:	46bd      	mov	sp, r7
20001f7c:	bc80      	pop	{r7}
20001f7e:	4770      	bx	lr

20001f80 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20001f80:	b480      	push	{r7}
20001f82:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001f84:	46bd      	mov	sp, r7
20001f86:	bc80      	pop	{r7}
20001f88:	4770      	bx	lr
20001f8a:	bf00      	nop

20001f8c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001f8c:	b580      	push	{r7, lr}
20001f8e:	b08a      	sub	sp, #40	; 0x28
20001f90:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001f92:	f246 3388 	movw	r3, #25480	; 0x6388
20001f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f9a:	46bc      	mov	ip, r7
20001f9c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001f9e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001fa2:	f242 0300 	movw	r3, #8192	; 0x2000
20001fa6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001faa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001fac:	ea4f 0393 	mov.w	r3, r3, lsr #2
20001fb0:	f003 0303 	and.w	r3, r3, #3
20001fb4:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001fb8:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001fbc:	4413      	add	r3, r2
20001fbe:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001fc2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001fc4:	f242 0300 	movw	r3, #8192	; 0x2000
20001fc8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001fce:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001fd2:	f003 0303 	and.w	r3, r3, #3
20001fd6:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001fda:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001fde:	4413      	add	r3, r2
20001fe0:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001fe4:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001fe6:	f242 0300 	movw	r3, #8192	; 0x2000
20001fea:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001fee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001ff0:	ea4f 1393 	mov.w	r3, r3, lsr #6
20001ff4:	f003 0303 	and.w	r3, r3, #3
20001ff8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001ffc:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002000:	4413      	add	r3, r2
20002002:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002006:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002008:	f242 0300 	movw	r3, #8192	; 0x2000
2000200c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002012:	ea4f 2313 	mov.w	r3, r3, lsr #8
20002016:	f003 031f 	and.w	r3, r3, #31
2000201a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
2000201c:	f242 0300 	movw	r3, #8192	; 0x2000
20002020:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002026:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000202a:	f003 0301 	and.w	r3, r3, #1
2000202e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20002030:	6a3b      	ldr	r3, [r7, #32]
20002032:	f103 0301 	add.w	r3, r3, #1
20002036:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000203a:	2b00      	cmp	r3, #0
2000203c:	d003      	beq.n	20002046 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000203e:	69fb      	ldr	r3, [r7, #28]
20002040:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002044:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20002046:	f000 f849 	bl	200020dc <GetSystemClock>
2000204a:	4602      	mov	r2, r0
2000204c:	f246 43f8 	movw	r3, #25848	; 0x64f8
20002050:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002054:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002056:	f246 43f8 	movw	r3, #25848	; 0x64f8
2000205a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000205e:	681a      	ldr	r2, [r3, #0]
20002060:	693b      	ldr	r3, [r7, #16]
20002062:	fbb2 f2f3 	udiv	r2, r2, r3
20002066:	f246 43fc 	movw	r3, #25852	; 0x64fc
2000206a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000206e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002070:	f246 43f8 	movw	r3, #25848	; 0x64f8
20002074:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002078:	681a      	ldr	r2, [r3, #0]
2000207a:	697b      	ldr	r3, [r7, #20]
2000207c:	fbb2 f2f3 	udiv	r2, r2, r3
20002080:	f246 5300 	movw	r3, #25856	; 0x6500
20002084:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002088:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000208a:	f246 43f8 	movw	r3, #25848	; 0x64f8
2000208e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002092:	681a      	ldr	r2, [r3, #0]
20002094:	69bb      	ldr	r3, [r7, #24]
20002096:	fbb2 f2f3 	udiv	r2, r2, r3
2000209a:	f246 5304 	movw	r3, #25860	; 0x6504
2000209e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020a2:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200020a4:	f246 43f8 	movw	r3, #25848	; 0x64f8
200020a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ac:	681a      	ldr	r2, [r3, #0]
200020ae:	69fb      	ldr	r3, [r7, #28]
200020b0:	fbb2 f2f3 	udiv	r2, r2, r3
200020b4:	f246 5308 	movw	r3, #25864	; 0x6508
200020b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020bc:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200020be:	f246 43f8 	movw	r3, #25848	; 0x64f8
200020c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020c6:	681a      	ldr	r2, [r3, #0]
200020c8:	f246 43f4 	movw	r3, #25844	; 0x64f4
200020cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020d0:	601a      	str	r2, [r3, #0]
}
200020d2:	f107 0728 	add.w	r7, r7, #40	; 0x28
200020d6:	46bd      	mov	sp, r7
200020d8:	bd80      	pop	{r7, pc}
200020da:	bf00      	nop

200020dc <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200020dc:	b480      	push	{r7}
200020de:	b08b      	sub	sp, #44	; 0x2c
200020e0:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200020e2:	f04f 0300 	mov.w	r3, #0
200020e6:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200020e8:	f640 031c 	movw	r3, #2076	; 0x81c
200020ec:	f2c6 0308 	movt	r3, #24584	; 0x6008
200020f0:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200020f2:	f240 2330 	movw	r3, #560	; 0x230
200020f6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200020fa:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200020fc:	68fb      	ldr	r3, [r7, #12]
200020fe:	681b      	ldr	r3, [r3, #0]
20002100:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20002104:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20002106:	693a      	ldr	r2, [r7, #16]
20002108:	f241 13cf 	movw	r3, #4559	; 0x11cf
2000210c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002110:	429a      	cmp	r2, r3
20002112:	d108      	bne.n	20002126 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20002114:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002118:	f2c6 0301 	movt	r3, #24577	; 0x6001
2000211c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000211e:	697b      	ldr	r3, [r7, #20]
20002120:	681b      	ldr	r3, [r3, #0]
20002122:	607b      	str	r3, [r7, #4]
20002124:	e03d      	b.n	200021a2 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002126:	68bb      	ldr	r3, [r7, #8]
20002128:	681a      	ldr	r2, [r3, #0]
2000212a:	f244 3341 	movw	r3, #17217	; 0x4341
2000212e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20002132:	429a      	cmp	r2, r3
20002134:	d135      	bne.n	200021a2 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20002136:	f640 0340 	movw	r3, #2112	; 0x840
2000213a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000213e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20002140:	69bb      	ldr	r3, [r7, #24]
20002142:	681b      	ldr	r3, [r3, #0]
20002144:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20002146:	69fb      	ldr	r3, [r7, #28]
20002148:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
2000214c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000214e:	69fa      	ldr	r2, [r7, #28]
20002150:	f240 3300 	movw	r3, #768	; 0x300
20002154:	f2c0 0301 	movt	r3, #1
20002158:	429a      	cmp	r2, r3
2000215a:	d922      	bls.n	200021a2 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
2000215c:	69fa      	ldr	r2, [r7, #28]
2000215e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002162:	f2c0 0301 	movt	r3, #1
20002166:	429a      	cmp	r2, r3
20002168:	d808      	bhi.n	2000217c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000216a:	f241 632c 	movw	r3, #5676	; 0x162c
2000216e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002172:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20002174:	6a3b      	ldr	r3, [r7, #32]
20002176:	681b      	ldr	r3, [r3, #0]
20002178:	607b      	str	r3, [r7, #4]
2000217a:	e012      	b.n	200021a2 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000217c:	69fa      	ldr	r2, [r7, #28]
2000217e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002182:	f2c0 0302 	movt	r3, #2
20002186:	429a      	cmp	r2, r3
20002188:	d808      	bhi.n	2000219c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000218a:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000218e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002192:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20002194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002196:	681b      	ldr	r3, [r3, #0]
20002198:	607b      	str	r3, [r7, #4]
2000219a:	e002      	b.n	200021a2 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
2000219c:	f04f 0300 	mov.w	r3, #0
200021a0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200021a2:	687b      	ldr	r3, [r7, #4]
200021a4:	2b00      	cmp	r3, #0
200021a6:	d105      	bne.n	200021b4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200021a8:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200021aa:	f647 0340 	movw	r3, #30784	; 0x7840
200021ae:	f2c0 137d 	movt	r3, #381	; 0x17d
200021b2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200021b4:	687b      	ldr	r3, [r7, #4]
}
200021b6:	4618      	mov	r0, r3
200021b8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200021bc:	46bd      	mov	sp, r7
200021be:	bc80      	pop	{r7}
200021c0:	4770      	bx	lr
200021c2:	bf00      	nop

200021c4 <__aeabi_drsub>:
200021c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
200021c8:	e002      	b.n	200021d0 <__adddf3>
200021ca:	bf00      	nop

200021cc <__aeabi_dsub>:
200021cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

200021d0 <__adddf3>:
200021d0:	b530      	push	{r4, r5, lr}
200021d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
200021d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
200021da:	ea94 0f05 	teq	r4, r5
200021de:	bf08      	it	eq
200021e0:	ea90 0f02 	teqeq	r0, r2
200021e4:	bf1f      	itttt	ne
200021e6:	ea54 0c00 	orrsne.w	ip, r4, r0
200021ea:	ea55 0c02 	orrsne.w	ip, r5, r2
200021ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
200021f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200021f6:	f000 80e2 	beq.w	200023be <__adddf3+0x1ee>
200021fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
200021fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20002202:	bfb8      	it	lt
20002204:	426d      	neglt	r5, r5
20002206:	dd0c      	ble.n	20002222 <__adddf3+0x52>
20002208:	442c      	add	r4, r5
2000220a:	ea80 0202 	eor.w	r2, r0, r2
2000220e:	ea81 0303 	eor.w	r3, r1, r3
20002212:	ea82 0000 	eor.w	r0, r2, r0
20002216:	ea83 0101 	eor.w	r1, r3, r1
2000221a:	ea80 0202 	eor.w	r2, r0, r2
2000221e:	ea81 0303 	eor.w	r3, r1, r3
20002222:	2d36      	cmp	r5, #54	; 0x36
20002224:	bf88      	it	hi
20002226:	bd30      	pophi	{r4, r5, pc}
20002228:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000222c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002230:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20002234:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20002238:	d002      	beq.n	20002240 <__adddf3+0x70>
2000223a:	4240      	negs	r0, r0
2000223c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002240:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20002244:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002248:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000224c:	d002      	beq.n	20002254 <__adddf3+0x84>
2000224e:	4252      	negs	r2, r2
20002250:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20002254:	ea94 0f05 	teq	r4, r5
20002258:	f000 80a7 	beq.w	200023aa <__adddf3+0x1da>
2000225c:	f1a4 0401 	sub.w	r4, r4, #1
20002260:	f1d5 0e20 	rsbs	lr, r5, #32
20002264:	db0d      	blt.n	20002282 <__adddf3+0xb2>
20002266:	fa02 fc0e 	lsl.w	ip, r2, lr
2000226a:	fa22 f205 	lsr.w	r2, r2, r5
2000226e:	1880      	adds	r0, r0, r2
20002270:	f141 0100 	adc.w	r1, r1, #0
20002274:	fa03 f20e 	lsl.w	r2, r3, lr
20002278:	1880      	adds	r0, r0, r2
2000227a:	fa43 f305 	asr.w	r3, r3, r5
2000227e:	4159      	adcs	r1, r3
20002280:	e00e      	b.n	200022a0 <__adddf3+0xd0>
20002282:	f1a5 0520 	sub.w	r5, r5, #32
20002286:	f10e 0e20 	add.w	lr, lr, #32
2000228a:	2a01      	cmp	r2, #1
2000228c:	fa03 fc0e 	lsl.w	ip, r3, lr
20002290:	bf28      	it	cs
20002292:	f04c 0c02 	orrcs.w	ip, ip, #2
20002296:	fa43 f305 	asr.w	r3, r3, r5
2000229a:	18c0      	adds	r0, r0, r3
2000229c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200022a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200022a4:	d507      	bpl.n	200022b6 <__adddf3+0xe6>
200022a6:	f04f 0e00 	mov.w	lr, #0
200022aa:	f1dc 0c00 	rsbs	ip, ip, #0
200022ae:	eb7e 0000 	sbcs.w	r0, lr, r0
200022b2:	eb6e 0101 	sbc.w	r1, lr, r1
200022b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200022ba:	d31b      	bcc.n	200022f4 <__adddf3+0x124>
200022bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200022c0:	d30c      	bcc.n	200022dc <__adddf3+0x10c>
200022c2:	0849      	lsrs	r1, r1, #1
200022c4:	ea5f 0030 	movs.w	r0, r0, rrx
200022c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
200022cc:	f104 0401 	add.w	r4, r4, #1
200022d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
200022d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
200022d8:	f080 809a 	bcs.w	20002410 <__adddf3+0x240>
200022dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200022e0:	bf08      	it	eq
200022e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200022e6:	f150 0000 	adcs.w	r0, r0, #0
200022ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200022ee:	ea41 0105 	orr.w	r1, r1, r5
200022f2:	bd30      	pop	{r4, r5, pc}
200022f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
200022f8:	4140      	adcs	r0, r0
200022fa:	eb41 0101 	adc.w	r1, r1, r1
200022fe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002302:	f1a4 0401 	sub.w	r4, r4, #1
20002306:	d1e9      	bne.n	200022dc <__adddf3+0x10c>
20002308:	f091 0f00 	teq	r1, #0
2000230c:	bf04      	itt	eq
2000230e:	4601      	moveq	r1, r0
20002310:	2000      	moveq	r0, #0
20002312:	fab1 f381 	clz	r3, r1
20002316:	bf08      	it	eq
20002318:	3320      	addeq	r3, #32
2000231a:	f1a3 030b 	sub.w	r3, r3, #11
2000231e:	f1b3 0220 	subs.w	r2, r3, #32
20002322:	da0c      	bge.n	2000233e <__adddf3+0x16e>
20002324:	320c      	adds	r2, #12
20002326:	dd08      	ble.n	2000233a <__adddf3+0x16a>
20002328:	f102 0c14 	add.w	ip, r2, #20
2000232c:	f1c2 020c 	rsb	r2, r2, #12
20002330:	fa01 f00c 	lsl.w	r0, r1, ip
20002334:	fa21 f102 	lsr.w	r1, r1, r2
20002338:	e00c      	b.n	20002354 <__adddf3+0x184>
2000233a:	f102 0214 	add.w	r2, r2, #20
2000233e:	bfd8      	it	le
20002340:	f1c2 0c20 	rsble	ip, r2, #32
20002344:	fa01 f102 	lsl.w	r1, r1, r2
20002348:	fa20 fc0c 	lsr.w	ip, r0, ip
2000234c:	bfdc      	itt	le
2000234e:	ea41 010c 	orrle.w	r1, r1, ip
20002352:	4090      	lslle	r0, r2
20002354:	1ae4      	subs	r4, r4, r3
20002356:	bfa2      	ittt	ge
20002358:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000235c:	4329      	orrge	r1, r5
2000235e:	bd30      	popge	{r4, r5, pc}
20002360:	ea6f 0404 	mvn.w	r4, r4
20002364:	3c1f      	subs	r4, #31
20002366:	da1c      	bge.n	200023a2 <__adddf3+0x1d2>
20002368:	340c      	adds	r4, #12
2000236a:	dc0e      	bgt.n	2000238a <__adddf3+0x1ba>
2000236c:	f104 0414 	add.w	r4, r4, #20
20002370:	f1c4 0220 	rsb	r2, r4, #32
20002374:	fa20 f004 	lsr.w	r0, r0, r4
20002378:	fa01 f302 	lsl.w	r3, r1, r2
2000237c:	ea40 0003 	orr.w	r0, r0, r3
20002380:	fa21 f304 	lsr.w	r3, r1, r4
20002384:	ea45 0103 	orr.w	r1, r5, r3
20002388:	bd30      	pop	{r4, r5, pc}
2000238a:	f1c4 040c 	rsb	r4, r4, #12
2000238e:	f1c4 0220 	rsb	r2, r4, #32
20002392:	fa20 f002 	lsr.w	r0, r0, r2
20002396:	fa01 f304 	lsl.w	r3, r1, r4
2000239a:	ea40 0003 	orr.w	r0, r0, r3
2000239e:	4629      	mov	r1, r5
200023a0:	bd30      	pop	{r4, r5, pc}
200023a2:	fa21 f004 	lsr.w	r0, r1, r4
200023a6:	4629      	mov	r1, r5
200023a8:	bd30      	pop	{r4, r5, pc}
200023aa:	f094 0f00 	teq	r4, #0
200023ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200023b2:	bf06      	itte	eq
200023b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200023b8:	3401      	addeq	r4, #1
200023ba:	3d01      	subne	r5, #1
200023bc:	e74e      	b.n	2000225c <__adddf3+0x8c>
200023be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200023c2:	bf18      	it	ne
200023c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200023c8:	d029      	beq.n	2000241e <__adddf3+0x24e>
200023ca:	ea94 0f05 	teq	r4, r5
200023ce:	bf08      	it	eq
200023d0:	ea90 0f02 	teqeq	r0, r2
200023d4:	d005      	beq.n	200023e2 <__adddf3+0x212>
200023d6:	ea54 0c00 	orrs.w	ip, r4, r0
200023da:	bf04      	itt	eq
200023dc:	4619      	moveq	r1, r3
200023de:	4610      	moveq	r0, r2
200023e0:	bd30      	pop	{r4, r5, pc}
200023e2:	ea91 0f03 	teq	r1, r3
200023e6:	bf1e      	ittt	ne
200023e8:	2100      	movne	r1, #0
200023ea:	2000      	movne	r0, #0
200023ec:	bd30      	popne	{r4, r5, pc}
200023ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
200023f2:	d105      	bne.n	20002400 <__adddf3+0x230>
200023f4:	0040      	lsls	r0, r0, #1
200023f6:	4149      	adcs	r1, r1
200023f8:	bf28      	it	cs
200023fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
200023fe:	bd30      	pop	{r4, r5, pc}
20002400:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20002404:	bf3c      	itt	cc
20002406:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000240a:	bd30      	popcc	{r4, r5, pc}
2000240c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002410:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20002414:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002418:	f04f 0000 	mov.w	r0, #0
2000241c:	bd30      	pop	{r4, r5, pc}
2000241e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002422:	bf1a      	itte	ne
20002424:	4619      	movne	r1, r3
20002426:	4610      	movne	r0, r2
20002428:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000242c:	bf1c      	itt	ne
2000242e:	460b      	movne	r3, r1
20002430:	4602      	movne	r2, r0
20002432:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002436:	bf06      	itte	eq
20002438:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000243c:	ea91 0f03 	teqeq	r1, r3
20002440:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20002444:	bd30      	pop	{r4, r5, pc}
20002446:	bf00      	nop

20002448 <__aeabi_ui2d>:
20002448:	f090 0f00 	teq	r0, #0
2000244c:	bf04      	itt	eq
2000244e:	2100      	moveq	r1, #0
20002450:	4770      	bxeq	lr
20002452:	b530      	push	{r4, r5, lr}
20002454:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002458:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000245c:	f04f 0500 	mov.w	r5, #0
20002460:	f04f 0100 	mov.w	r1, #0
20002464:	e750      	b.n	20002308 <__adddf3+0x138>
20002466:	bf00      	nop

20002468 <__aeabi_i2d>:
20002468:	f090 0f00 	teq	r0, #0
2000246c:	bf04      	itt	eq
2000246e:	2100      	moveq	r1, #0
20002470:	4770      	bxeq	lr
20002472:	b530      	push	{r4, r5, lr}
20002474:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002478:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000247c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20002480:	bf48      	it	mi
20002482:	4240      	negmi	r0, r0
20002484:	f04f 0100 	mov.w	r1, #0
20002488:	e73e      	b.n	20002308 <__adddf3+0x138>
2000248a:	bf00      	nop

2000248c <__aeabi_f2d>:
2000248c:	0042      	lsls	r2, r0, #1
2000248e:	ea4f 01e2 	mov.w	r1, r2, asr #3
20002492:	ea4f 0131 	mov.w	r1, r1, rrx
20002496:	ea4f 7002 	mov.w	r0, r2, lsl #28
2000249a:	bf1f      	itttt	ne
2000249c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200024a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200024a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200024a8:	4770      	bxne	lr
200024aa:	f092 0f00 	teq	r2, #0
200024ae:	bf14      	ite	ne
200024b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200024b4:	4770      	bxeq	lr
200024b6:	b530      	push	{r4, r5, lr}
200024b8:	f44f 7460 	mov.w	r4, #896	; 0x380
200024bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200024c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200024c4:	e720      	b.n	20002308 <__adddf3+0x138>
200024c6:	bf00      	nop

200024c8 <__aeabi_ul2d>:
200024c8:	ea50 0201 	orrs.w	r2, r0, r1
200024cc:	bf08      	it	eq
200024ce:	4770      	bxeq	lr
200024d0:	b530      	push	{r4, r5, lr}
200024d2:	f04f 0500 	mov.w	r5, #0
200024d6:	e00a      	b.n	200024ee <__aeabi_l2d+0x16>

200024d8 <__aeabi_l2d>:
200024d8:	ea50 0201 	orrs.w	r2, r0, r1
200024dc:	bf08      	it	eq
200024de:	4770      	bxeq	lr
200024e0:	b530      	push	{r4, r5, lr}
200024e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
200024e6:	d502      	bpl.n	200024ee <__aeabi_l2d+0x16>
200024e8:	4240      	negs	r0, r0
200024ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200024ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
200024f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
200024f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
200024fa:	f43f aedc 	beq.w	200022b6 <__adddf3+0xe6>
200024fe:	f04f 0203 	mov.w	r2, #3
20002502:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002506:	bf18      	it	ne
20002508:	3203      	addne	r2, #3
2000250a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000250e:	bf18      	it	ne
20002510:	3203      	addne	r2, #3
20002512:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20002516:	f1c2 0320 	rsb	r3, r2, #32
2000251a:	fa00 fc03 	lsl.w	ip, r0, r3
2000251e:	fa20 f002 	lsr.w	r0, r0, r2
20002522:	fa01 fe03 	lsl.w	lr, r1, r3
20002526:	ea40 000e 	orr.w	r0, r0, lr
2000252a:	fa21 f102 	lsr.w	r1, r1, r2
2000252e:	4414      	add	r4, r2
20002530:	e6c1      	b.n	200022b6 <__adddf3+0xe6>
20002532:	bf00      	nop

20002534 <__aeabi_dmul>:
20002534:	b570      	push	{r4, r5, r6, lr}
20002536:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000253a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000253e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002542:	bf1d      	ittte	ne
20002544:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20002548:	ea94 0f0c 	teqne	r4, ip
2000254c:	ea95 0f0c 	teqne	r5, ip
20002550:	f000 f8de 	bleq	20002710 <__aeabi_dmul+0x1dc>
20002554:	442c      	add	r4, r5
20002556:	ea81 0603 	eor.w	r6, r1, r3
2000255a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000255e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20002562:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20002566:	bf18      	it	ne
20002568:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
2000256c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002570:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20002574:	d038      	beq.n	200025e8 <__aeabi_dmul+0xb4>
20002576:	fba0 ce02 	umull	ip, lr, r0, r2
2000257a:	f04f 0500 	mov.w	r5, #0
2000257e:	fbe1 e502 	umlal	lr, r5, r1, r2
20002582:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20002586:	fbe0 e503 	umlal	lr, r5, r0, r3
2000258a:	f04f 0600 	mov.w	r6, #0
2000258e:	fbe1 5603 	umlal	r5, r6, r1, r3
20002592:	f09c 0f00 	teq	ip, #0
20002596:	bf18      	it	ne
20002598:	f04e 0e01 	orrne.w	lr, lr, #1
2000259c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200025a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200025a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200025a8:	d204      	bcs.n	200025b4 <__aeabi_dmul+0x80>
200025aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200025ae:	416d      	adcs	r5, r5
200025b0:	eb46 0606 	adc.w	r6, r6, r6
200025b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200025b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200025bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200025c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200025c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200025c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200025cc:	bf88      	it	hi
200025ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200025d2:	d81e      	bhi.n	20002612 <__aeabi_dmul+0xde>
200025d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
200025d8:	bf08      	it	eq
200025da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
200025de:	f150 0000 	adcs.w	r0, r0, #0
200025e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200025e6:	bd70      	pop	{r4, r5, r6, pc}
200025e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200025ec:	ea46 0101 	orr.w	r1, r6, r1
200025f0:	ea40 0002 	orr.w	r0, r0, r2
200025f4:	ea81 0103 	eor.w	r1, r1, r3
200025f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
200025fc:	bfc2      	ittt	gt
200025fe:	ebd4 050c 	rsbsgt	r5, r4, ip
20002602:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20002606:	bd70      	popgt	{r4, r5, r6, pc}
20002608:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000260c:	f04f 0e00 	mov.w	lr, #0
20002610:	3c01      	subs	r4, #1
20002612:	f300 80ab 	bgt.w	2000276c <__aeabi_dmul+0x238>
20002616:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000261a:	bfde      	ittt	le
2000261c:	2000      	movle	r0, #0
2000261e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20002622:	bd70      	pople	{r4, r5, r6, pc}
20002624:	f1c4 0400 	rsb	r4, r4, #0
20002628:	3c20      	subs	r4, #32
2000262a:	da35      	bge.n	20002698 <__aeabi_dmul+0x164>
2000262c:	340c      	adds	r4, #12
2000262e:	dc1b      	bgt.n	20002668 <__aeabi_dmul+0x134>
20002630:	f104 0414 	add.w	r4, r4, #20
20002634:	f1c4 0520 	rsb	r5, r4, #32
20002638:	fa00 f305 	lsl.w	r3, r0, r5
2000263c:	fa20 f004 	lsr.w	r0, r0, r4
20002640:	fa01 f205 	lsl.w	r2, r1, r5
20002644:	ea40 0002 	orr.w	r0, r0, r2
20002648:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000264c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002650:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20002654:	fa21 f604 	lsr.w	r6, r1, r4
20002658:	eb42 0106 	adc.w	r1, r2, r6
2000265c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002660:	bf08      	it	eq
20002662:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20002666:	bd70      	pop	{r4, r5, r6, pc}
20002668:	f1c4 040c 	rsb	r4, r4, #12
2000266c:	f1c4 0520 	rsb	r5, r4, #32
20002670:	fa00 f304 	lsl.w	r3, r0, r4
20002674:	fa20 f005 	lsr.w	r0, r0, r5
20002678:	fa01 f204 	lsl.w	r2, r1, r4
2000267c:	ea40 0002 	orr.w	r0, r0, r2
20002680:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20002688:	f141 0100 	adc.w	r1, r1, #0
2000268c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002690:	bf08      	it	eq
20002692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20002696:	bd70      	pop	{r4, r5, r6, pc}
20002698:	f1c4 0520 	rsb	r5, r4, #32
2000269c:	fa00 f205 	lsl.w	r2, r0, r5
200026a0:	ea4e 0e02 	orr.w	lr, lr, r2
200026a4:	fa20 f304 	lsr.w	r3, r0, r4
200026a8:	fa01 f205 	lsl.w	r2, r1, r5
200026ac:	ea43 0302 	orr.w	r3, r3, r2
200026b0:	fa21 f004 	lsr.w	r0, r1, r4
200026b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200026b8:	fa21 f204 	lsr.w	r2, r1, r4
200026bc:	ea20 0002 	bic.w	r0, r0, r2
200026c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200026c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200026c8:	bf08      	it	eq
200026ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200026ce:	bd70      	pop	{r4, r5, r6, pc}
200026d0:	f094 0f00 	teq	r4, #0
200026d4:	d10f      	bne.n	200026f6 <__aeabi_dmul+0x1c2>
200026d6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
200026da:	0040      	lsls	r0, r0, #1
200026dc:	eb41 0101 	adc.w	r1, r1, r1
200026e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200026e4:	bf08      	it	eq
200026e6:	3c01      	subeq	r4, #1
200026e8:	d0f7      	beq.n	200026da <__aeabi_dmul+0x1a6>
200026ea:	ea41 0106 	orr.w	r1, r1, r6
200026ee:	f095 0f00 	teq	r5, #0
200026f2:	bf18      	it	ne
200026f4:	4770      	bxne	lr
200026f6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200026fa:	0052      	lsls	r2, r2, #1
200026fc:	eb43 0303 	adc.w	r3, r3, r3
20002700:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20002704:	bf08      	it	eq
20002706:	3d01      	subeq	r5, #1
20002708:	d0f7      	beq.n	200026fa <__aeabi_dmul+0x1c6>
2000270a:	ea43 0306 	orr.w	r3, r3, r6
2000270e:	4770      	bx	lr
20002710:	ea94 0f0c 	teq	r4, ip
20002714:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20002718:	bf18      	it	ne
2000271a:	ea95 0f0c 	teqne	r5, ip
2000271e:	d00c      	beq.n	2000273a <__aeabi_dmul+0x206>
20002720:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20002724:	bf18      	it	ne
20002726:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000272a:	d1d1      	bne.n	200026d0 <__aeabi_dmul+0x19c>
2000272c:	ea81 0103 	eor.w	r1, r1, r3
20002730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002734:	f04f 0000 	mov.w	r0, #0
20002738:	bd70      	pop	{r4, r5, r6, pc}
2000273a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000273e:	bf06      	itte	eq
20002740:	4610      	moveq	r0, r2
20002742:	4619      	moveq	r1, r3
20002744:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20002748:	d019      	beq.n	2000277e <__aeabi_dmul+0x24a>
2000274a:	ea94 0f0c 	teq	r4, ip
2000274e:	d102      	bne.n	20002756 <__aeabi_dmul+0x222>
20002750:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20002754:	d113      	bne.n	2000277e <__aeabi_dmul+0x24a>
20002756:	ea95 0f0c 	teq	r5, ip
2000275a:	d105      	bne.n	20002768 <__aeabi_dmul+0x234>
2000275c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20002760:	bf1c      	itt	ne
20002762:	4610      	movne	r0, r2
20002764:	4619      	movne	r1, r3
20002766:	d10a      	bne.n	2000277e <__aeabi_dmul+0x24a>
20002768:	ea81 0103 	eor.w	r1, r1, r3
2000276c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002770:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20002774:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002778:	f04f 0000 	mov.w	r0, #0
2000277c:	bd70      	pop	{r4, r5, r6, pc}
2000277e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20002782:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20002786:	bd70      	pop	{r4, r5, r6, pc}

20002788 <__aeabi_ddiv>:
20002788:	b570      	push	{r4, r5, r6, lr}
2000278a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000278e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002792:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002796:	bf1d      	ittte	ne
20002798:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000279c:	ea94 0f0c 	teqne	r4, ip
200027a0:	ea95 0f0c 	teqne	r5, ip
200027a4:	f000 f8a7 	bleq	200028f6 <__aeabi_ddiv+0x16e>
200027a8:	eba4 0405 	sub.w	r4, r4, r5
200027ac:	ea81 0e03 	eor.w	lr, r1, r3
200027b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200027b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200027b8:	f000 8088 	beq.w	200028cc <__aeabi_ddiv+0x144>
200027bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
200027c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200027c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200027c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200027cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
200027d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200027d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
200027d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
200027dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
200027e0:	429d      	cmp	r5, r3
200027e2:	bf08      	it	eq
200027e4:	4296      	cmpeq	r6, r2
200027e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
200027ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
200027ee:	d202      	bcs.n	200027f6 <__aeabi_ddiv+0x6e>
200027f0:	085b      	lsrs	r3, r3, #1
200027f2:	ea4f 0232 	mov.w	r2, r2, rrx
200027f6:	1ab6      	subs	r6, r6, r2
200027f8:	eb65 0503 	sbc.w	r5, r5, r3
200027fc:	085b      	lsrs	r3, r3, #1
200027fe:	ea4f 0232 	mov.w	r2, r2, rrx
20002802:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20002806:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000280a:	ebb6 0e02 	subs.w	lr, r6, r2
2000280e:	eb75 0e03 	sbcs.w	lr, r5, r3
20002812:	bf22      	ittt	cs
20002814:	1ab6      	subcs	r6, r6, r2
20002816:	4675      	movcs	r5, lr
20002818:	ea40 000c 	orrcs.w	r0, r0, ip
2000281c:	085b      	lsrs	r3, r3, #1
2000281e:	ea4f 0232 	mov.w	r2, r2, rrx
20002822:	ebb6 0e02 	subs.w	lr, r6, r2
20002826:	eb75 0e03 	sbcs.w	lr, r5, r3
2000282a:	bf22      	ittt	cs
2000282c:	1ab6      	subcs	r6, r6, r2
2000282e:	4675      	movcs	r5, lr
20002830:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20002834:	085b      	lsrs	r3, r3, #1
20002836:	ea4f 0232 	mov.w	r2, r2, rrx
2000283a:	ebb6 0e02 	subs.w	lr, r6, r2
2000283e:	eb75 0e03 	sbcs.w	lr, r5, r3
20002842:	bf22      	ittt	cs
20002844:	1ab6      	subcs	r6, r6, r2
20002846:	4675      	movcs	r5, lr
20002848:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000284c:	085b      	lsrs	r3, r3, #1
2000284e:	ea4f 0232 	mov.w	r2, r2, rrx
20002852:	ebb6 0e02 	subs.w	lr, r6, r2
20002856:	eb75 0e03 	sbcs.w	lr, r5, r3
2000285a:	bf22      	ittt	cs
2000285c:	1ab6      	subcs	r6, r6, r2
2000285e:	4675      	movcs	r5, lr
20002860:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20002864:	ea55 0e06 	orrs.w	lr, r5, r6
20002868:	d018      	beq.n	2000289c <__aeabi_ddiv+0x114>
2000286a:	ea4f 1505 	mov.w	r5, r5, lsl #4
2000286e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20002872:	ea4f 1606 	mov.w	r6, r6, lsl #4
20002876:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000287a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000287e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002882:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20002886:	d1c0      	bne.n	2000280a <__aeabi_ddiv+0x82>
20002888:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000288c:	d10b      	bne.n	200028a6 <__aeabi_ddiv+0x11e>
2000288e:	ea41 0100 	orr.w	r1, r1, r0
20002892:	f04f 0000 	mov.w	r0, #0
20002896:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000289a:	e7b6      	b.n	2000280a <__aeabi_ddiv+0x82>
2000289c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200028a0:	bf04      	itt	eq
200028a2:	4301      	orreq	r1, r0
200028a4:	2000      	moveq	r0, #0
200028a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200028aa:	bf88      	it	hi
200028ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200028b0:	f63f aeaf 	bhi.w	20002612 <__aeabi_dmul+0xde>
200028b4:	ebb5 0c03 	subs.w	ip, r5, r3
200028b8:	bf04      	itt	eq
200028ba:	ebb6 0c02 	subseq.w	ip, r6, r2
200028be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200028c2:	f150 0000 	adcs.w	r0, r0, #0
200028c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200028ca:	bd70      	pop	{r4, r5, r6, pc}
200028cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
200028d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
200028d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
200028d8:	bfc2      	ittt	gt
200028da:	ebd4 050c 	rsbsgt	r5, r4, ip
200028de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200028e2:	bd70      	popgt	{r4, r5, r6, pc}
200028e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200028e8:	f04f 0e00 	mov.w	lr, #0
200028ec:	3c01      	subs	r4, #1
200028ee:	e690      	b.n	20002612 <__aeabi_dmul+0xde>
200028f0:	ea45 0e06 	orr.w	lr, r5, r6
200028f4:	e68d      	b.n	20002612 <__aeabi_dmul+0xde>
200028f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200028fa:	ea94 0f0c 	teq	r4, ip
200028fe:	bf08      	it	eq
20002900:	ea95 0f0c 	teqeq	r5, ip
20002904:	f43f af3b 	beq.w	2000277e <__aeabi_dmul+0x24a>
20002908:	ea94 0f0c 	teq	r4, ip
2000290c:	d10a      	bne.n	20002924 <__aeabi_ddiv+0x19c>
2000290e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002912:	f47f af34 	bne.w	2000277e <__aeabi_dmul+0x24a>
20002916:	ea95 0f0c 	teq	r5, ip
2000291a:	f47f af25 	bne.w	20002768 <__aeabi_dmul+0x234>
2000291e:	4610      	mov	r0, r2
20002920:	4619      	mov	r1, r3
20002922:	e72c      	b.n	2000277e <__aeabi_dmul+0x24a>
20002924:	ea95 0f0c 	teq	r5, ip
20002928:	d106      	bne.n	20002938 <__aeabi_ddiv+0x1b0>
2000292a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000292e:	f43f aefd 	beq.w	2000272c <__aeabi_dmul+0x1f8>
20002932:	4610      	mov	r0, r2
20002934:	4619      	mov	r1, r3
20002936:	e722      	b.n	2000277e <__aeabi_dmul+0x24a>
20002938:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000293c:	bf18      	it	ne
2000293e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20002942:	f47f aec5 	bne.w	200026d0 <__aeabi_dmul+0x19c>
20002946:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000294a:	f47f af0d 	bne.w	20002768 <__aeabi_dmul+0x234>
2000294e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20002952:	f47f aeeb 	bne.w	2000272c <__aeabi_dmul+0x1f8>
20002956:	e712      	b.n	2000277e <__aeabi_dmul+0x24a>

20002958 <__gedf2>:
20002958:	f04f 3cff 	mov.w	ip, #4294967295
2000295c:	e006      	b.n	2000296c <__cmpdf2+0x4>
2000295e:	bf00      	nop

20002960 <__ledf2>:
20002960:	f04f 0c01 	mov.w	ip, #1
20002964:	e002      	b.n	2000296c <__cmpdf2+0x4>
20002966:	bf00      	nop

20002968 <__cmpdf2>:
20002968:	f04f 0c01 	mov.w	ip, #1
2000296c:	f84d cd04 	str.w	ip, [sp, #-4]!
20002970:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20002974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002978:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000297c:	bf18      	it	ne
2000297e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20002982:	d01b      	beq.n	200029bc <__cmpdf2+0x54>
20002984:	b001      	add	sp, #4
20002986:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000298a:	bf0c      	ite	eq
2000298c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20002990:	ea91 0f03 	teqne	r1, r3
20002994:	bf02      	ittt	eq
20002996:	ea90 0f02 	teqeq	r0, r2
2000299a:	2000      	moveq	r0, #0
2000299c:	4770      	bxeq	lr
2000299e:	f110 0f00 	cmn.w	r0, #0
200029a2:	ea91 0f03 	teq	r1, r3
200029a6:	bf58      	it	pl
200029a8:	4299      	cmppl	r1, r3
200029aa:	bf08      	it	eq
200029ac:	4290      	cmpeq	r0, r2
200029ae:	bf2c      	ite	cs
200029b0:	17d8      	asrcs	r0, r3, #31
200029b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200029b6:	f040 0001 	orr.w	r0, r0, #1
200029ba:	4770      	bx	lr
200029bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200029c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200029c4:	d102      	bne.n	200029cc <__cmpdf2+0x64>
200029c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
200029ca:	d107      	bne.n	200029dc <__cmpdf2+0x74>
200029cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200029d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200029d4:	d1d6      	bne.n	20002984 <__cmpdf2+0x1c>
200029d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
200029da:	d0d3      	beq.n	20002984 <__cmpdf2+0x1c>
200029dc:	f85d 0b04 	ldr.w	r0, [sp], #4
200029e0:	4770      	bx	lr
200029e2:	bf00      	nop

200029e4 <__aeabi_cdrcmple>:
200029e4:	4684      	mov	ip, r0
200029e6:	4610      	mov	r0, r2
200029e8:	4662      	mov	r2, ip
200029ea:	468c      	mov	ip, r1
200029ec:	4619      	mov	r1, r3
200029ee:	4663      	mov	r3, ip
200029f0:	e000      	b.n	200029f4 <__aeabi_cdcmpeq>
200029f2:	bf00      	nop

200029f4 <__aeabi_cdcmpeq>:
200029f4:	b501      	push	{r0, lr}
200029f6:	f7ff ffb7 	bl	20002968 <__cmpdf2>
200029fa:	2800      	cmp	r0, #0
200029fc:	bf48      	it	mi
200029fe:	f110 0f00 	cmnmi.w	r0, #0
20002a02:	bd01      	pop	{r0, pc}

20002a04 <__aeabi_dcmpeq>:
20002a04:	f84d ed08 	str.w	lr, [sp, #-8]!
20002a08:	f7ff fff4 	bl	200029f4 <__aeabi_cdcmpeq>
20002a0c:	bf0c      	ite	eq
20002a0e:	2001      	moveq	r0, #1
20002a10:	2000      	movne	r0, #0
20002a12:	f85d fb08 	ldr.w	pc, [sp], #8
20002a16:	bf00      	nop

20002a18 <__aeabi_dcmplt>:
20002a18:	f84d ed08 	str.w	lr, [sp, #-8]!
20002a1c:	f7ff ffea 	bl	200029f4 <__aeabi_cdcmpeq>
20002a20:	bf34      	ite	cc
20002a22:	2001      	movcc	r0, #1
20002a24:	2000      	movcs	r0, #0
20002a26:	f85d fb08 	ldr.w	pc, [sp], #8
20002a2a:	bf00      	nop

20002a2c <__aeabi_dcmple>:
20002a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
20002a30:	f7ff ffe0 	bl	200029f4 <__aeabi_cdcmpeq>
20002a34:	bf94      	ite	ls
20002a36:	2001      	movls	r0, #1
20002a38:	2000      	movhi	r0, #0
20002a3a:	f85d fb08 	ldr.w	pc, [sp], #8
20002a3e:	bf00      	nop

20002a40 <__aeabi_dcmpge>:
20002a40:	f84d ed08 	str.w	lr, [sp, #-8]!
20002a44:	f7ff ffce 	bl	200029e4 <__aeabi_cdrcmple>
20002a48:	bf94      	ite	ls
20002a4a:	2001      	movls	r0, #1
20002a4c:	2000      	movhi	r0, #0
20002a4e:	f85d fb08 	ldr.w	pc, [sp], #8
20002a52:	bf00      	nop

20002a54 <__aeabi_dcmpgt>:
20002a54:	f84d ed08 	str.w	lr, [sp, #-8]!
20002a58:	f7ff ffc4 	bl	200029e4 <__aeabi_cdrcmple>
20002a5c:	bf34      	ite	cc
20002a5e:	2001      	movcc	r0, #1
20002a60:	2000      	movcs	r0, #0
20002a62:	f85d fb08 	ldr.w	pc, [sp], #8
20002a66:	bf00      	nop

20002a68 <__assert_func>:
20002a68:	f246 540c 	movw	r4, #25868	; 0x650c
20002a6c:	460e      	mov	r6, r1
20002a6e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002a72:	4684      	mov	ip, r0
20002a74:	b500      	push	{lr}
20002a76:	6821      	ldr	r1, [r4, #0]
20002a78:	b085      	sub	sp, #20
20002a7a:	4615      	mov	r5, r2
20002a7c:	68c8      	ldr	r0, [r1, #12]
20002a7e:	b182      	cbz	r2, 20002aa2 <__assert_func+0x3a>
20002a80:	f246 3498 	movw	r4, #25496	; 0x6398
20002a84:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002a88:	f246 31a8 	movw	r1, #25512	; 0x63a8
20002a8c:	461a      	mov	r2, r3
20002a8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002a92:	4663      	mov	r3, ip
20002a94:	9600      	str	r6, [sp, #0]
20002a96:	9401      	str	r4, [sp, #4]
20002a98:	9502      	str	r5, [sp, #8]
20002a9a:	f000 f815 	bl	20002ac8 <fiprintf>
20002a9e:	f000 ffe9 	bl	20003a74 <abort>
20002aa2:	f246 34a4 	movw	r4, #25508	; 0x63a4
20002aa6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002aaa:	4625      	mov	r5, r4
20002aac:	e7ec      	b.n	20002a88 <__assert_func+0x20>
20002aae:	bf00      	nop

20002ab0 <__assert>:
20002ab0:	b508      	push	{r3, lr}
20002ab2:	4613      	mov	r3, r2
20002ab4:	2200      	movs	r2, #0
20002ab6:	f7ff ffd7 	bl	20002a68 <__assert_func>
20002aba:	bf00      	nop

20002abc <__errno>:
20002abc:	f246 530c 	movw	r3, #25868	; 0x650c
20002ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ac4:	6818      	ldr	r0, [r3, #0]
20002ac6:	4770      	bx	lr

20002ac8 <fiprintf>:
20002ac8:	b40e      	push	{r1, r2, r3}
20002aca:	f246 530c 	movw	r3, #25868	; 0x650c
20002ace:	b510      	push	{r4, lr}
20002ad0:	b083      	sub	sp, #12
20002ad2:	ac05      	add	r4, sp, #20
20002ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ad8:	4601      	mov	r1, r0
20002ada:	f854 2b04 	ldr.w	r2, [r4], #4
20002ade:	6818      	ldr	r0, [r3, #0]
20002ae0:	4623      	mov	r3, r4
20002ae2:	9401      	str	r4, [sp, #4]
20002ae4:	f000 f8b6 	bl	20002c54 <_vfiprintf_r>
20002ae8:	b003      	add	sp, #12
20002aea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002aee:	b003      	add	sp, #12
20002af0:	4770      	bx	lr
20002af2:	bf00      	nop

20002af4 <_fiprintf_r>:
20002af4:	b40c      	push	{r2, r3}
20002af6:	b510      	push	{r4, lr}
20002af8:	b082      	sub	sp, #8
20002afa:	ac04      	add	r4, sp, #16
20002afc:	f854 2b04 	ldr.w	r2, [r4], #4
20002b00:	4623      	mov	r3, r4
20002b02:	9401      	str	r4, [sp, #4]
20002b04:	f000 f8a6 	bl	20002c54 <_vfiprintf_r>
20002b08:	b002      	add	sp, #8
20002b0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002b0e:	b002      	add	sp, #8
20002b10:	4770      	bx	lr
20002b12:	bf00      	nop

20002b14 <__libc_init_array>:
20002b14:	b570      	push	{r4, r5, r6, lr}
20002b16:	f246 46e0 	movw	r6, #25824	; 0x64e0
20002b1a:	f246 45e0 	movw	r5, #25824	; 0x64e0
20002b1e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002b22:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002b26:	1b76      	subs	r6, r6, r5
20002b28:	10b6      	asrs	r6, r6, #2
20002b2a:	d006      	beq.n	20002b3a <__libc_init_array+0x26>
20002b2c:	2400      	movs	r4, #0
20002b2e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002b32:	3401      	adds	r4, #1
20002b34:	4798      	blx	r3
20002b36:	42a6      	cmp	r6, r4
20002b38:	d8f9      	bhi.n	20002b2e <__libc_init_array+0x1a>
20002b3a:	f246 45e0 	movw	r5, #25824	; 0x64e0
20002b3e:	f246 46e4 	movw	r6, #25828	; 0x64e4
20002b42:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002b46:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002b4a:	1b76      	subs	r6, r6, r5
20002b4c:	f003 fcbc 	bl	200064c8 <_init>
20002b50:	10b6      	asrs	r6, r6, #2
20002b52:	d006      	beq.n	20002b62 <__libc_init_array+0x4e>
20002b54:	2400      	movs	r4, #0
20002b56:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002b5a:	3401      	adds	r4, #1
20002b5c:	4798      	blx	r3
20002b5e:	42a6      	cmp	r6, r4
20002b60:	d8f9      	bhi.n	20002b56 <__libc_init_array+0x42>
20002b62:	bd70      	pop	{r4, r5, r6, pc}

20002b64 <memset>:
20002b64:	2a03      	cmp	r2, #3
20002b66:	b2c9      	uxtb	r1, r1
20002b68:	b430      	push	{r4, r5}
20002b6a:	d807      	bhi.n	20002b7c <memset+0x18>
20002b6c:	b122      	cbz	r2, 20002b78 <memset+0x14>
20002b6e:	2300      	movs	r3, #0
20002b70:	54c1      	strb	r1, [r0, r3]
20002b72:	3301      	adds	r3, #1
20002b74:	4293      	cmp	r3, r2
20002b76:	d1fb      	bne.n	20002b70 <memset+0xc>
20002b78:	bc30      	pop	{r4, r5}
20002b7a:	4770      	bx	lr
20002b7c:	eb00 0c02 	add.w	ip, r0, r2
20002b80:	4603      	mov	r3, r0
20002b82:	e001      	b.n	20002b88 <memset+0x24>
20002b84:	f803 1c01 	strb.w	r1, [r3, #-1]
20002b88:	f003 0403 	and.w	r4, r3, #3
20002b8c:	461a      	mov	r2, r3
20002b8e:	3301      	adds	r3, #1
20002b90:	2c00      	cmp	r4, #0
20002b92:	d1f7      	bne.n	20002b84 <memset+0x20>
20002b94:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20002b98:	ebc2 040c 	rsb	r4, r2, ip
20002b9c:	fb03 f301 	mul.w	r3, r3, r1
20002ba0:	e01f      	b.n	20002be2 <memset+0x7e>
20002ba2:	f842 3c40 	str.w	r3, [r2, #-64]
20002ba6:	f842 3c3c 	str.w	r3, [r2, #-60]
20002baa:	f842 3c38 	str.w	r3, [r2, #-56]
20002bae:	f842 3c34 	str.w	r3, [r2, #-52]
20002bb2:	f842 3c30 	str.w	r3, [r2, #-48]
20002bb6:	f842 3c2c 	str.w	r3, [r2, #-44]
20002bba:	f842 3c28 	str.w	r3, [r2, #-40]
20002bbe:	f842 3c24 	str.w	r3, [r2, #-36]
20002bc2:	f842 3c20 	str.w	r3, [r2, #-32]
20002bc6:	f842 3c1c 	str.w	r3, [r2, #-28]
20002bca:	f842 3c18 	str.w	r3, [r2, #-24]
20002bce:	f842 3c14 	str.w	r3, [r2, #-20]
20002bd2:	f842 3c10 	str.w	r3, [r2, #-16]
20002bd6:	f842 3c0c 	str.w	r3, [r2, #-12]
20002bda:	f842 3c08 	str.w	r3, [r2, #-8]
20002bde:	f842 3c04 	str.w	r3, [r2, #-4]
20002be2:	4615      	mov	r5, r2
20002be4:	3240      	adds	r2, #64	; 0x40
20002be6:	2c3f      	cmp	r4, #63	; 0x3f
20002be8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20002bec:	dcd9      	bgt.n	20002ba2 <memset+0x3e>
20002bee:	462a      	mov	r2, r5
20002bf0:	ebc5 040c 	rsb	r4, r5, ip
20002bf4:	e007      	b.n	20002c06 <memset+0xa2>
20002bf6:	f842 3c10 	str.w	r3, [r2, #-16]
20002bfa:	f842 3c0c 	str.w	r3, [r2, #-12]
20002bfe:	f842 3c08 	str.w	r3, [r2, #-8]
20002c02:	f842 3c04 	str.w	r3, [r2, #-4]
20002c06:	4615      	mov	r5, r2
20002c08:	3210      	adds	r2, #16
20002c0a:	2c0f      	cmp	r4, #15
20002c0c:	f1a4 0410 	sub.w	r4, r4, #16
20002c10:	dcf1      	bgt.n	20002bf6 <memset+0x92>
20002c12:	462a      	mov	r2, r5
20002c14:	ebc5 050c 	rsb	r5, r5, ip
20002c18:	e001      	b.n	20002c1e <memset+0xba>
20002c1a:	f842 3c04 	str.w	r3, [r2, #-4]
20002c1e:	4614      	mov	r4, r2
20002c20:	3204      	adds	r2, #4
20002c22:	2d03      	cmp	r5, #3
20002c24:	f1a5 0504 	sub.w	r5, r5, #4
20002c28:	dcf7      	bgt.n	20002c1a <memset+0xb6>
20002c2a:	e001      	b.n	20002c30 <memset+0xcc>
20002c2c:	f804 1b01 	strb.w	r1, [r4], #1
20002c30:	4564      	cmp	r4, ip
20002c32:	d3fb      	bcc.n	20002c2c <memset+0xc8>
20002c34:	e7a0      	b.n	20002b78 <memset+0x14>
20002c36:	bf00      	nop

20002c38 <__sprint_r>:
20002c38:	6893      	ldr	r3, [r2, #8]
20002c3a:	b510      	push	{r4, lr}
20002c3c:	4614      	mov	r4, r2
20002c3e:	b913      	cbnz	r3, 20002c46 <__sprint_r+0xe>
20002c40:	6053      	str	r3, [r2, #4]
20002c42:	4618      	mov	r0, r3
20002c44:	bd10      	pop	{r4, pc}
20002c46:	f001 f9f1 	bl	2000402c <__sfvwrite_r>
20002c4a:	2300      	movs	r3, #0
20002c4c:	6063      	str	r3, [r4, #4]
20002c4e:	60a3      	str	r3, [r4, #8]
20002c50:	bd10      	pop	{r4, pc}
20002c52:	bf00      	nop

20002c54 <_vfiprintf_r>:
20002c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002c58:	f5ad 6da2 	sub.w	sp, sp, #1296	; 0x510
20002c5c:	b083      	sub	sp, #12
20002c5e:	460e      	mov	r6, r1
20002c60:	4615      	mov	r5, r2
20002c62:	469b      	mov	fp, r3
20002c64:	9002      	str	r0, [sp, #8]
20002c66:	b118      	cbz	r0, 20002c70 <_vfiprintf_r+0x1c>
20002c68:	6983      	ldr	r3, [r0, #24]
20002c6a:	2b00      	cmp	r3, #0
20002c6c:	f000 84ed 	beq.w	2000364a <_vfiprintf_r+0x9f6>
20002c70:	f246 4330 	movw	r3, #25648	; 0x6430
20002c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c78:	429e      	cmp	r6, r3
20002c7a:	f000 84ef 	beq.w	2000365c <_vfiprintf_r+0xa08>
20002c7e:	f246 4350 	movw	r3, #25680	; 0x6450
20002c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c86:	429e      	cmp	r6, r3
20002c88:	f000 8604 	beq.w	20003894 <_vfiprintf_r+0xc40>
20002c8c:	f246 4370 	movw	r3, #25712	; 0x6470
20002c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c94:	429e      	cmp	r6, r3
20002c96:	bf04      	itt	eq
20002c98:	9a02      	ldreq	r2, [sp, #8]
20002c9a:	68d6      	ldreq	r6, [r2, #12]
20002c9c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20002ca0:	fa1f f38c 	uxth.w	r3, ip
20002ca4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20002ca8:	d109      	bne.n	20002cbe <_vfiprintf_r+0x6a>
20002caa:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20002cae:	6e72      	ldr	r2, [r6, #100]	; 0x64
20002cb0:	f8a6 c00c 	strh.w	ip, [r6, #12]
20002cb4:	fa1f f38c 	uxth.w	r3, ip
20002cb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20002cbc:	6672      	str	r2, [r6, #100]	; 0x64
20002cbe:	f013 0f08 	tst.w	r3, #8
20002cc2:	f000 862c 	beq.w	2000391e <_vfiprintf_r+0xcca>
20002cc6:	6932      	ldr	r2, [r6, #16]
20002cc8:	2a00      	cmp	r2, #0
20002cca:	f000 8628 	beq.w	2000391e <_vfiprintf_r+0xcca>
20002cce:	f003 031a 	and.w	r3, r3, #26
20002cd2:	2b0a      	cmp	r3, #10
20002cd4:	f000 8477 	beq.w	200035c6 <_vfiprintf_r+0x972>
20002cd8:	f246 39e0 	movw	r9, #25568	; 0x63e0
20002cdc:	2300      	movs	r3, #0
20002cde:	f2c2 0900 	movt	r9, #8192	; 0x2000
20002ce2:	930a      	str	r3, [sp, #40]	; 0x28
20002ce4:	9306      	str	r3, [sp, #24]
20002ce6:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
20002cea:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20002cee:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20002cf2:	f8cd 350c 	str.w	r3, [sp, #1292]	; 0x50c
20002cf6:	464b      	mov	r3, r9
20002cf8:	46b1      	mov	r9, r6
20002cfa:	461e      	mov	r6, r3
20002cfc:	3228      	adds	r2, #40	; 0x28
20002cfe:	f8cd 4508 	str.w	r4, [sp, #1288]	; 0x508
20002d02:	920d      	str	r2, [sp, #52]	; 0x34
20002d04:	782b      	ldrb	r3, [r5, #0]
20002d06:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
20002d0a:	bf18      	it	ne
20002d0c:	2201      	movne	r2, #1
20002d0e:	2b00      	cmp	r3, #0
20002d10:	bf0c      	ite	eq
20002d12:	2200      	moveq	r2, #0
20002d14:	f002 0201 	andne.w	r2, r2, #1
20002d18:	b33a      	cbz	r2, 20002d6a <_vfiprintf_r+0x116>
20002d1a:	462f      	mov	r7, r5
20002d1c:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20002d20:	1e1a      	subs	r2, r3, #0
20002d22:	bf18      	it	ne
20002d24:	2201      	movne	r2, #1
20002d26:	2b25      	cmp	r3, #37	; 0x25
20002d28:	bf0c      	ite	eq
20002d2a:	2200      	moveq	r2, #0
20002d2c:	f002 0201 	andne.w	r2, r2, #1
20002d30:	2a00      	cmp	r2, #0
20002d32:	d1f3      	bne.n	20002d1c <_vfiprintf_r+0xc8>
20002d34:	ebb7 0805 	subs.w	r8, r7, r5
20002d38:	bf08      	it	eq
20002d3a:	463d      	moveq	r5, r7
20002d3c:	d015      	beq.n	20002d6a <_vfiprintf_r+0x116>
20002d3e:	f8c4 8004 	str.w	r8, [r4, #4]
20002d42:	f8dd 350c 	ldr.w	r3, [sp, #1292]	; 0x50c
20002d46:	f8dd 2510 	ldr.w	r2, [sp, #1296]	; 0x510
20002d4a:	3301      	adds	r3, #1
20002d4c:	6025      	str	r5, [r4, #0]
20002d4e:	2b07      	cmp	r3, #7
20002d50:	4442      	add	r2, r8
20002d52:	f8cd 350c 	str.w	r3, [sp, #1292]	; 0x50c
20002d56:	f8cd 2510 	str.w	r2, [sp, #1296]	; 0x510
20002d5a:	f300 83f4 	bgt.w	20003546 <_vfiprintf_r+0x8f2>
20002d5e:	3408      	adds	r4, #8
20002d60:	9b06      	ldr	r3, [sp, #24]
20002d62:	463d      	mov	r5, r7
20002d64:	4443      	add	r3, r8
20002d66:	9306      	str	r3, [sp, #24]
20002d68:	783b      	ldrb	r3, [r7, #0]
20002d6a:	2b00      	cmp	r3, #0
20002d6c:	f000 85a4 	beq.w	200038b8 <_vfiprintf_r+0xc64>
20002d70:	1c6a      	adds	r2, r5, #1
20002d72:	f04f 37ff 	mov.w	r7, #4294967295
20002d76:	f04f 0c2b 	mov.w	ip, #43	; 0x2b
20002d7a:	f04f 0820 	mov.w	r8, #32
20002d7e:	2000      	movs	r0, #0
20002d80:	f04f 0100 	mov.w	r1, #0
20002d84:	9004      	str	r0, [sp, #16]
20002d86:	f88d 1517 	strb.w	r1, [sp, #1303]	; 0x517
20002d8a:	786b      	ldrb	r3, [r5, #1]
20002d8c:	9001      	str	r0, [sp, #4]
20002d8e:	1c55      	adds	r5, r2, #1
20002d90:	f1a3 0220 	sub.w	r2, r3, #32
20002d94:	2a58      	cmp	r2, #88	; 0x58
20002d96:	f200 8224 	bhi.w	200031e2 <_vfiprintf_r+0x58e>
20002d9a:	e8df f012 	tbh	[pc, r2, lsl #1]
20002d9e:	0218      	.short	0x0218
20002da0:	02220222 	.word	0x02220222
20002da4:	02220211 	.word	0x02220211
20002da8:	02220222 	.word	0x02220222
20002dac:	02220222 	.word	0x02220222
20002db0:	00de0222 	.word	0x00de0222
20002db4:	02220256 	.word	0x02220256
20002db8:	023900e8 	.word	0x023900e8
20002dbc:	02320222 	.word	0x02320222
20002dc0:	01540154 	.word	0x01540154
20002dc4:	01540154 	.word	0x01540154
20002dc8:	01540154 	.word	0x01540154
20002dcc:	01540154 	.word	0x01540154
20002dd0:	02220154 	.word	0x02220154
20002dd4:	02220222 	.word	0x02220222
20002dd8:	02220222 	.word	0x02220222
20002ddc:	02220222 	.word	0x02220222
20002de0:	02220222 	.word	0x02220222
20002de4:	00bd0222 	.word	0x00bd0222
20002de8:	02220222 	.word	0x02220222
20002dec:	02220222 	.word	0x02220222
20002df0:	02220222 	.word	0x02220222
20002df4:	02220222 	.word	0x02220222
20002df8:	02220222 	.word	0x02220222
20002dfc:	022200b0 	.word	0x022200b0
20002e00:	02220222 	.word	0x02220222
20002e04:	02220222 	.word	0x02220222
20002e08:	02220059 	.word	0x02220059
20002e0c:	01d50222 	.word	0x01d50222
20002e10:	02220222 	.word	0x02220222
20002e14:	02220222 	.word	0x02220222
20002e18:	02220222 	.word	0x02220222
20002e1c:	02220222 	.word	0x02220222
20002e20:	02220222 	.word	0x02220222
20002e24:	00c10166 	.word	0x00c10166
20002e28:	02220222 	.word	0x02220222
20002e2c:	01ce0222 	.word	0x01ce0222
20002e30:	022200c1 	.word	0x022200c1
20002e34:	01220222 	.word	0x01220222
20002e38:	010c0222 	.word	0x010c0222
20002e3c:	00ef00b4 	.word	0x00ef00b4
20002e40:	0222014d 	.word	0x0222014d
20002e44:	0222012c 	.word	0x0222012c
20002e48:	0222005d 	.word	0x0222005d
20002e4c:	01f20222 	.word	0x01f20222
20002e50:	9a01      	ldr	r2, [sp, #4]
20002e52:	f042 0210 	orr.w	r2, r2, #16
20002e56:	9201      	str	r2, [sp, #4]
20002e58:	9b01      	ldr	r3, [sp, #4]
20002e5a:	f013 0f20 	tst.w	r3, #32
20002e5e:	f000 844d 	beq.w	200036fc <_vfiprintf_r+0xaa8>
20002e62:	f10b 0307 	add.w	r3, fp, #7
20002e66:	2101      	movs	r1, #1
20002e68:	f023 0307 	bic.w	r3, r3, #7
20002e6c:	f103 0c08 	add.w	ip, r3, #8
20002e70:	f8cd c00c 	str.w	ip, [sp, #12]
20002e74:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002e78:	ea5a 000b 	orrs.w	r0, sl, fp
20002e7c:	bf0c      	ite	eq
20002e7e:	2200      	moveq	r2, #0
20002e80:	2201      	movne	r2, #1
20002e82:	f04f 0300 	mov.w	r3, #0
20002e86:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
20002e8a:	2f00      	cmp	r7, #0
20002e8c:	bfa2      	ittt	ge
20002e8e:	f8dd c004 	ldrge.w	ip, [sp, #4]
20002e92:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002e96:	f8cd c004 	strge.w	ip, [sp, #4]
20002e9a:	2f00      	cmp	r7, #0
20002e9c:	bf18      	it	ne
20002e9e:	f042 0201 	orrne.w	r2, r2, #1
20002ea2:	2a00      	cmp	r2, #0
20002ea4:	f000 82bb 	beq.w	2000341e <_vfiprintf_r+0x7ca>
20002ea8:	2901      	cmp	r1, #1
20002eaa:	f000 83f4 	beq.w	20003696 <_vfiprintf_r+0xa42>
20002eae:	2902      	cmp	r1, #2
20002eb0:	f000 83d8 	beq.w	20003664 <_vfiprintf_r+0xa10>
20002eb4:	990d      	ldr	r1, [sp, #52]	; 0x34
20002eb6:	9108      	str	r1, [sp, #32]
20002eb8:	ea4f 08da 	mov.w	r8, sl, lsr #3
20002ebc:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20002ec0:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20002ec4:	f00a 0007 	and.w	r0, sl, #7
20002ec8:	46e3      	mov	fp, ip
20002eca:	46c2      	mov	sl, r8
20002ecc:	3030      	adds	r0, #48	; 0x30
20002ece:	ea5a 020b 	orrs.w	r2, sl, fp
20002ed2:	f801 0d01 	strb.w	r0, [r1, #-1]!
20002ed6:	d1ef      	bne.n	20002eb8 <_vfiprintf_r+0x264>
20002ed8:	f8dd c004 	ldr.w	ip, [sp, #4]
20002edc:	9108      	str	r1, [sp, #32]
20002ede:	f01c 0f01 	tst.w	ip, #1
20002ee2:	f000 846a 	beq.w	200037ba <_vfiprintf_r+0xb66>
20002ee6:	2830      	cmp	r0, #48	; 0x30
20002ee8:	f000 8514 	beq.w	20003914 <_vfiprintf_r+0xcc0>
20002eec:	9808      	ldr	r0, [sp, #32]
20002eee:	2330      	movs	r3, #48	; 0x30
20002ef0:	f800 3d01 	strb.w	r3, [r0, #-1]!
20002ef4:	990d      	ldr	r1, [sp, #52]	; 0x34
20002ef6:	9008      	str	r0, [sp, #32]
20002ef8:	1a09      	subs	r1, r1, r0
20002efa:	9105      	str	r1, [sp, #20]
20002efc:	e29e      	b.n	2000343c <_vfiprintf_r+0x7e8>
20002efe:	9901      	ldr	r1, [sp, #4]
20002f00:	f041 0110 	orr.w	r1, r1, #16
20002f04:	9101      	str	r1, [sp, #4]
20002f06:	9a01      	ldr	r2, [sp, #4]
20002f08:	f012 0120 	ands.w	r1, r2, #32
20002f0c:	f000 8421 	beq.w	20003752 <_vfiprintf_r+0xafe>
20002f10:	f10b 0307 	add.w	r3, fp, #7
20002f14:	2100      	movs	r1, #0
20002f16:	e7a7      	b.n	20002e68 <_vfiprintf_r+0x214>
20002f18:	9b01      	ldr	r3, [sp, #4]
20002f1a:	f043 0310 	orr.w	r3, r3, #16
20002f1e:	9301      	str	r3, [sp, #4]
20002f20:	f8dd c004 	ldr.w	ip, [sp, #4]
20002f24:	f01c 0f20 	tst.w	ip, #32
20002f28:	f000 8400 	beq.w	2000372c <_vfiprintf_r+0xad8>
20002f2c:	f10b 0307 	add.w	r3, fp, #7
20002f30:	f023 0307 	bic.w	r3, r3, #7
20002f34:	f103 0008 	add.w	r0, r3, #8
20002f38:	9003      	str	r0, [sp, #12]
20002f3a:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002f3e:	f1ba 0f00 	cmp.w	sl, #0
20002f42:	f17b 0300 	sbcs.w	r3, fp, #0
20002f46:	f2c0 844b 	blt.w	200037e0 <_vfiprintf_r+0xb8c>
20002f4a:	ea5a 0c0b 	orrs.w	ip, sl, fp
20002f4e:	f04f 0101 	mov.w	r1, #1
20002f52:	bf0c      	ite	eq
20002f54:	2200      	moveq	r2, #0
20002f56:	2201      	movne	r2, #1
20002f58:	e797      	b.n	20002e8a <_vfiprintf_r+0x236>
20002f5a:	f8db 3000 	ldr.w	r3, [fp]
20002f5e:	f10b 0b04 	add.w	fp, fp, #4
20002f62:	2b00      	cmp	r3, #0
20002f64:	9304      	str	r3, [sp, #16]
20002f66:	da06      	bge.n	20002f76 <_vfiprintf_r+0x322>
20002f68:	9804      	ldr	r0, [sp, #16]
20002f6a:	4240      	negs	r0, r0
20002f6c:	9004      	str	r0, [sp, #16]
20002f6e:	9901      	ldr	r1, [sp, #4]
20002f70:	f041 0104 	orr.w	r1, r1, #4
20002f74:	9101      	str	r1, [sp, #4]
20002f76:	462a      	mov	r2, r5
20002f78:	782b      	ldrb	r3, [r5, #0]
20002f7a:	e708      	b.n	20002d8e <_vfiprintf_r+0x13a>
20002f7c:	f8db 3000 	ldr.w	r3, [fp]
20002f80:	f246 4014 	movw	r0, #25620	; 0x6414
20002f84:	9901      	ldr	r1, [sp, #4]
20002f86:	f10b 0b04 	add.w	fp, fp, #4
20002f8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002f8e:	f8cd b00c 	str.w	fp, [sp, #12]
20002f92:	f041 0102 	orr.w	r1, r1, #2
20002f96:	900a      	str	r0, [sp, #40]	; 0x28
20002f98:	9101      	str	r1, [sp, #4]
20002f9a:	1e1a      	subs	r2, r3, #0
20002f9c:	bf18      	it	ne
20002f9e:	2201      	movne	r2, #1
20002fa0:	2130      	movs	r1, #48	; 0x30
20002fa2:	469a      	mov	sl, r3
20002fa4:	f04f 0b00 	mov.w	fp, #0
20002fa8:	f88d 1514 	strb.w	r1, [sp, #1300]	; 0x514
20002fac:	2178      	movs	r1, #120	; 0x78
20002fae:	f88d 1515 	strb.w	r1, [sp, #1301]	; 0x515
20002fb2:	2102      	movs	r1, #2
20002fb4:	e765      	b.n	20002e82 <_vfiprintf_r+0x22e>
20002fb6:	9901      	ldr	r1, [sp, #4]
20002fb8:	f011 0f20 	tst.w	r1, #32
20002fbc:	f040 844a 	bne.w	20003854 <_vfiprintf_r+0xc00>
20002fc0:	9b01      	ldr	r3, [sp, #4]
20002fc2:	f013 0f10 	tst.w	r3, #16
20002fc6:	f040 8459 	bne.w	2000387c <_vfiprintf_r+0xc28>
20002fca:	9901      	ldr	r1, [sp, #4]
20002fcc:	f011 0f40 	tst.w	r1, #64	; 0x40
20002fd0:	f000 8454 	beq.w	2000387c <_vfiprintf_r+0xc28>
20002fd4:	f8db 3000 	ldr.w	r3, [fp]
20002fd8:	f10b 0b04 	add.w	fp, fp, #4
20002fdc:	9a06      	ldr	r2, [sp, #24]
20002fde:	801a      	strh	r2, [r3, #0]
20002fe0:	e690      	b.n	20002d04 <_vfiprintf_r+0xb0>
20002fe2:	782b      	ldrb	r3, [r5, #0]
20002fe4:	2b6c      	cmp	r3, #108	; 0x6c
20002fe6:	f000 8441 	beq.w	2000386c <_vfiprintf_r+0xc18>
20002fea:	9901      	ldr	r1, [sp, #4]
20002fec:	462a      	mov	r2, r5
20002fee:	f041 0110 	orr.w	r1, r1, #16
20002ff2:	9101      	str	r1, [sp, #4]
20002ff4:	e6cb      	b.n	20002d8e <_vfiprintf_r+0x13a>
20002ff6:	465b      	mov	r3, fp
20002ff8:	f04f 0200 	mov.w	r2, #0
20002ffc:	f88d 2517 	strb.w	r2, [sp, #1303]	; 0x517
20003000:	f10b 0b04 	add.w	fp, fp, #4
20003004:	681b      	ldr	r3, [r3, #0]
20003006:	9308      	str	r3, [sp, #32]
20003008:	2b00      	cmp	r3, #0
2000300a:	f000 8468 	beq.w	200038de <_vfiprintf_r+0xc8a>
2000300e:	2f00      	cmp	r7, #0
20003010:	9808      	ldr	r0, [sp, #32]
20003012:	f2c0 845e 	blt.w	200038d2 <_vfiprintf_r+0xc7e>
20003016:	2100      	movs	r1, #0
20003018:	463a      	mov	r2, r7
2000301a:	f001 fd31 	bl	20004a80 <memchr>
2000301e:	4603      	mov	r3, r0
20003020:	2800      	cmp	r0, #0
20003022:	f000 8433 	beq.w	2000388c <_vfiprintf_r+0xc38>
20003026:	9808      	ldr	r0, [sp, #32]
20003028:	1a1b      	subs	r3, r3, r0
2000302a:	9305      	str	r3, [sp, #20]
2000302c:	42bb      	cmp	r3, r7
2000302e:	f300 842d 	bgt.w	2000388c <_vfiprintf_r+0xc38>
20003032:	2100      	movs	r1, #0
20003034:	9107      	str	r1, [sp, #28]
20003036:	e204      	b.n	20003442 <_vfiprintf_r+0x7ee>
20003038:	9a01      	ldr	r2, [sp, #4]
2000303a:	f042 0220 	orr.w	r2, r2, #32
2000303e:	9201      	str	r2, [sp, #4]
20003040:	462a      	mov	r2, r5
20003042:	782b      	ldrb	r3, [r5, #0]
20003044:	e6a3      	b.n	20002d8e <_vfiprintf_r+0x13a>
20003046:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
2000304a:	2000      	movs	r0, #0
2000304c:	462a      	mov	r2, r5
2000304e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
20003052:	f812 3b01 	ldrb.w	r3, [r2], #1
20003056:	eb01 0040 	add.w	r0, r1, r0, lsl #1
2000305a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
2000305e:	4615      	mov	r5, r2
20003060:	2909      	cmp	r1, #9
20003062:	d9f3      	bls.n	2000304c <_vfiprintf_r+0x3f8>
20003064:	9004      	str	r0, [sp, #16]
20003066:	4615      	mov	r5, r2
20003068:	e692      	b.n	20002d90 <_vfiprintf_r+0x13c>
2000306a:	465b      	mov	r3, fp
2000306c:	f10b 0b04 	add.w	fp, fp, #4
20003070:	f04f 0c01 	mov.w	ip, #1
20003074:	f50d 619c 	add.w	r1, sp, #1248	; 0x4e0
20003078:	681b      	ldr	r3, [r3, #0]
2000307a:	f04f 0200 	mov.w	r2, #0
2000307e:	f8cd c00c 	str.w	ip, [sp, #12]
20003082:	f8cd c014 	str.w	ip, [sp, #20]
20003086:	9108      	str	r1, [sp, #32]
20003088:	f88d 2517 	strb.w	r2, [sp, #1303]	; 0x517
2000308c:	f88d 34e0 	strb.w	r3, [sp, #1248]	; 0x4e0
20003090:	2200      	movs	r2, #0
20003092:	9207      	str	r2, [sp, #28]
20003094:	9901      	ldr	r1, [sp, #4]
20003096:	f011 0102 	ands.w	r1, r1, #2
2000309a:	910c      	str	r1, [sp, #48]	; 0x30
2000309c:	d002      	beq.n	200030a4 <_vfiprintf_r+0x450>
2000309e:	9a03      	ldr	r2, [sp, #12]
200030a0:	3202      	adds	r2, #2
200030a2:	9203      	str	r2, [sp, #12]
200030a4:	9b01      	ldr	r3, [sp, #4]
200030a6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
200030aa:	930b      	str	r3, [sp, #44]	; 0x2c
200030ac:	f040 80d2 	bne.w	20003254 <_vfiprintf_r+0x600>
200030b0:	9804      	ldr	r0, [sp, #16]
200030b2:	9903      	ldr	r1, [sp, #12]
200030b4:	1a47      	subs	r7, r0, r1
200030b6:	2f00      	cmp	r7, #0
200030b8:	f340 80cc 	ble.w	20003254 <_vfiprintf_r+0x600>
200030bc:	2f10      	cmp	r7, #16
200030be:	f340 8421 	ble.w	20003904 <_vfiprintf_r+0xcb0>
200030c2:	f246 30e0 	movw	r0, #25568	; 0x63e0
200030c6:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200030ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200030ce:	f04f 0810 	mov.w	r8, #16
200030d2:	9009      	str	r0, [sp, #36]	; 0x24
200030d4:	f50d 6aa1 	add.w	sl, sp, #1288	; 0x508
200030d8:	e002      	b.n	200030e0 <_vfiprintf_r+0x48c>
200030da:	3f10      	subs	r7, #16
200030dc:	2f10      	cmp	r7, #16
200030de:	dd1c      	ble.n	2000311a <_vfiprintf_r+0x4c6>
200030e0:	f8c4 8004 	str.w	r8, [r4, #4]
200030e4:	3310      	adds	r3, #16
200030e6:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200030ea:	6026      	str	r6, [r4, #0]
200030ec:	3408      	adds	r4, #8
200030ee:	3201      	adds	r2, #1
200030f0:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200030f4:	2a07      	cmp	r2, #7
200030f6:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200030fa:	ddee      	ble.n	200030da <_vfiprintf_r+0x486>
200030fc:	9802      	ldr	r0, [sp, #8]
200030fe:	4649      	mov	r1, r9
20003100:	4652      	mov	r2, sl
20003102:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20003106:	f7ff fd97 	bl	20002c38 <__sprint_r>
2000310a:	2800      	cmp	r0, #0
2000310c:	f040 81b3 	bne.w	20003476 <_vfiprintf_r+0x822>
20003110:	3f10      	subs	r7, #16
20003112:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003116:	2f10      	cmp	r7, #16
20003118:	dce2      	bgt.n	200030e0 <_vfiprintf_r+0x48c>
2000311a:	6067      	str	r7, [r4, #4]
2000311c:	19db      	adds	r3, r3, r7
2000311e:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20003122:	9909      	ldr	r1, [sp, #36]	; 0x24
20003124:	3201      	adds	r2, #1
20003126:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
2000312a:	2a07      	cmp	r2, #7
2000312c:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20003130:	6021      	str	r1, [r4, #0]
20003132:	f300 8334 	bgt.w	2000379e <_vfiprintf_r+0xb4a>
20003136:	3408      	adds	r4, #8
20003138:	e08e      	b.n	20003258 <_vfiprintf_r+0x604>
2000313a:	9b01      	ldr	r3, [sp, #4]
2000313c:	462a      	mov	r2, r5
2000313e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003142:	9301      	str	r3, [sp, #4]
20003144:	782b      	ldrb	r3, [r5, #0]
20003146:	e622      	b.n	20002d8e <_vfiprintf_r+0x13a>
20003148:	9801      	ldr	r0, [sp, #4]
2000314a:	f246 4100 	movw	r1, #25600	; 0x6400
2000314e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003152:	910a      	str	r1, [sp, #40]	; 0x28
20003154:	f010 0f20 	tst.w	r0, #32
20003158:	d01d      	beq.n	20003196 <_vfiprintf_r+0x542>
2000315a:	f10b 0207 	add.w	r2, fp, #7
2000315e:	f022 0207 	bic.w	r2, r2, #7
20003162:	f102 0108 	add.w	r1, r2, #8
20003166:	9103      	str	r1, [sp, #12]
20003168:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000316c:	ea5a 000b 	orrs.w	r0, sl, fp
20003170:	9901      	ldr	r1, [sp, #4]
20003172:	bf0c      	ite	eq
20003174:	2200      	moveq	r2, #0
20003176:	2201      	movne	r2, #1
20003178:	4211      	tst	r1, r2
2000317a:	f040 8303 	bne.w	20003784 <_vfiprintf_r+0xb30>
2000317e:	2102      	movs	r1, #2
20003180:	e67f      	b.n	20002e82 <_vfiprintf_r+0x22e>
20003182:	9801      	ldr	r0, [sp, #4]
20003184:	f246 4c14 	movw	ip, #25620	; 0x6414
20003188:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000318c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003190:	f010 0f20 	tst.w	r0, #32
20003194:	d1e1      	bne.n	2000315a <_vfiprintf_r+0x506>
20003196:	9a01      	ldr	r2, [sp, #4]
20003198:	f012 0f10 	tst.w	r2, #16
2000319c:	f040 833e 	bne.w	2000381c <_vfiprintf_r+0xbc8>
200031a0:	f8dd c004 	ldr.w	ip, [sp, #4]
200031a4:	f01c 0f40 	tst.w	ip, #64	; 0x40
200031a8:	f000 8338 	beq.w	2000381c <_vfiprintf_r+0xbc8>
200031ac:	f8bb a000 	ldrh.w	sl, [fp]
200031b0:	f10b 0b04 	add.w	fp, fp, #4
200031b4:	f8cd b00c 	str.w	fp, [sp, #12]
200031b8:	46d2      	mov	sl, sl
200031ba:	f04f 0b00 	mov.w	fp, #0
200031be:	e7d5      	b.n	2000316c <_vfiprintf_r+0x518>
200031c0:	9a01      	ldr	r2, [sp, #4]
200031c2:	f042 0201 	orr.w	r2, r2, #1
200031c6:	9201      	str	r2, [sp, #4]
200031c8:	462a      	mov	r2, r5
200031ca:	782b      	ldrb	r3, [r5, #0]
200031cc:	e5df      	b.n	20002d8e <_vfiprintf_r+0x13a>
200031ce:	f89d 3517 	ldrb.w	r3, [sp, #1303]	; 0x517
200031d2:	2b00      	cmp	r3, #0
200031d4:	f040 833a 	bne.w	2000384c <_vfiprintf_r+0xbf8>
200031d8:	f88d 8517 	strb.w	r8, [sp, #1303]	; 0x517
200031dc:	462a      	mov	r2, r5
200031de:	782b      	ldrb	r3, [r5, #0]
200031e0:	e5d5      	b.n	20002d8e <_vfiprintf_r+0x13a>
200031e2:	2b00      	cmp	r3, #0
200031e4:	f000 8368 	beq.w	200038b8 <_vfiprintf_r+0xc64>
200031e8:	2201      	movs	r2, #1
200031ea:	f88d 34e0 	strb.w	r3, [sp, #1248]	; 0x4e0
200031ee:	f50d 609c 	add.w	r0, sp, #1248	; 0x4e0
200031f2:	f04f 0300 	mov.w	r3, #0
200031f6:	9203      	str	r2, [sp, #12]
200031f8:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
200031fc:	9205      	str	r2, [sp, #20]
200031fe:	9008      	str	r0, [sp, #32]
20003200:	e746      	b.n	20003090 <_vfiprintf_r+0x43c>
20003202:	9a01      	ldr	r2, [sp, #4]
20003204:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20003208:	9201      	str	r2, [sp, #4]
2000320a:	462a      	mov	r2, r5
2000320c:	782b      	ldrb	r3, [r5, #0]
2000320e:	e5be      	b.n	20002d8e <_vfiprintf_r+0x13a>
20003210:	462a      	mov	r2, r5
20003212:	f812 3b01 	ldrb.w	r3, [r2], #1
20003216:	2b2a      	cmp	r3, #42	; 0x2a
20003218:	f000 838e 	beq.w	20003938 <_vfiprintf_r+0xce4>
2000321c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
20003220:	2909      	cmp	r1, #9
20003222:	f200 836b 	bhi.w	200038fc <_vfiprintf_r+0xca8>
20003226:	3502      	adds	r5, #2
20003228:	2700      	movs	r7, #0
2000322a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
2000322e:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20003232:	462a      	mov	r2, r5
20003234:	3501      	adds	r5, #1
20003236:	eb01 0747 	add.w	r7, r1, r7, lsl #1
2000323a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
2000323e:	2909      	cmp	r1, #9
20003240:	d9f3      	bls.n	2000322a <_vfiprintf_r+0x5d6>
20003242:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20003246:	4615      	mov	r5, r2
20003248:	e5a2      	b.n	20002d90 <_vfiprintf_r+0x13c>
2000324a:	f88d c517 	strb.w	ip, [sp, #1303]	; 0x517
2000324e:	462a      	mov	r2, r5
20003250:	782b      	ldrb	r3, [r5, #0]
20003252:	e59c      	b.n	20002d8e <_vfiprintf_r+0x13a>
20003254:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003258:	f89d 2517 	ldrb.w	r2, [sp, #1303]	; 0x517
2000325c:	b18a      	cbz	r2, 20003282 <_vfiprintf_r+0x62e>
2000325e:	2201      	movs	r2, #1
20003260:	6062      	str	r2, [r4, #4]
20003262:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
20003266:	189b      	adds	r3, r3, r2
20003268:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
2000326c:	1889      	adds	r1, r1, r2
2000326e:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
20003272:	3207      	adds	r2, #7
20003274:	2907      	cmp	r1, #7
20003276:	6022      	str	r2, [r4, #0]
20003278:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
2000327c:	f300 8195 	bgt.w	200035aa <_vfiprintf_r+0x956>
20003280:	3408      	adds	r4, #8
20003282:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003284:	b18a      	cbz	r2, 200032aa <_vfiprintf_r+0x656>
20003286:	2202      	movs	r2, #2
20003288:	6062      	str	r2, [r4, #4]
2000328a:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
2000328e:	189b      	adds	r3, r3, r2
20003290:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
20003294:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20003298:	3101      	adds	r1, #1
2000329a:	3204      	adds	r2, #4
2000329c:	2907      	cmp	r1, #7
2000329e:	6022      	str	r2, [r4, #0]
200032a0:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
200032a4:	f300 8173 	bgt.w	2000358e <_vfiprintf_r+0x93a>
200032a8:	3408      	adds	r4, #8
200032aa:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
200032ae:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200032b2:	f000 80f3 	beq.w	2000349c <_vfiprintf_r+0x848>
200032b6:	f8dd c01c 	ldr.w	ip, [sp, #28]
200032ba:	9a05      	ldr	r2, [sp, #20]
200032bc:	ebc2 070c 	rsb	r7, r2, ip
200032c0:	2f00      	cmp	r7, #0
200032c2:	dd3e      	ble.n	20003342 <_vfiprintf_r+0x6ee>
200032c4:	2f10      	cmp	r7, #16
200032c6:	f8df 8688 	ldr.w	r8, [pc, #1672]	; 20003950 <_vfiprintf_r+0xcfc>
200032ca:	dd2b      	ble.n	20003324 <_vfiprintf_r+0x6d0>
200032cc:	4642      	mov	r2, r8
200032ce:	f04f 0a10 	mov.w	sl, #16
200032d2:	46a8      	mov	r8, r5
200032d4:	4615      	mov	r5, r2
200032d6:	e004      	b.n	200032e2 <_vfiprintf_r+0x68e>
200032d8:	3f10      	subs	r7, #16
200032da:	2f10      	cmp	r7, #16
200032dc:	dd1f      	ble.n	2000331e <_vfiprintf_r+0x6ca>
200032de:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200032e2:	f8c4 a004 	str.w	sl, [r4, #4]
200032e6:	3310      	adds	r3, #16
200032e8:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200032ec:	6025      	str	r5, [r4, #0]
200032ee:	3408      	adds	r4, #8
200032f0:	3201      	adds	r2, #1
200032f2:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200032f6:	2a07      	cmp	r2, #7
200032f8:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200032fc:	ddec      	ble.n	200032d8 <_vfiprintf_r+0x684>
200032fe:	9802      	ldr	r0, [sp, #8]
20003300:	4649      	mov	r1, r9
20003302:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20003306:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
2000330a:	f7ff fc95 	bl	20002c38 <__sprint_r>
2000330e:	2800      	cmp	r0, #0
20003310:	f040 80b1 	bne.w	20003476 <_vfiprintf_r+0x822>
20003314:	3f10      	subs	r7, #16
20003316:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000331a:	2f10      	cmp	r7, #16
2000331c:	dcdf      	bgt.n	200032de <_vfiprintf_r+0x68a>
2000331e:	462a      	mov	r2, r5
20003320:	4645      	mov	r5, r8
20003322:	4690      	mov	r8, r2
20003324:	6067      	str	r7, [r4, #4]
20003326:	19db      	adds	r3, r3, r7
20003328:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
2000332c:	f8c4 8000 	str.w	r8, [r4]
20003330:	3201      	adds	r2, #1
20003332:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20003336:	2a07      	cmp	r2, #7
20003338:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
2000333c:	f300 8119 	bgt.w	20003572 <_vfiprintf_r+0x91e>
20003340:	3408      	adds	r4, #8
20003342:	9805      	ldr	r0, [sp, #20]
20003344:	9908      	ldr	r1, [sp, #32]
20003346:	181b      	adds	r3, r3, r0
20003348:	6060      	str	r0, [r4, #4]
2000334a:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
2000334e:	6021      	str	r1, [r4, #0]
20003350:	3201      	adds	r2, #1
20003352:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
20003356:	2a07      	cmp	r2, #7
20003358:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
2000335c:	bfd8      	it	le
2000335e:	f104 0208 	addle.w	r2, r4, #8
20003362:	f300 80e3 	bgt.w	2000352c <_vfiprintf_r+0x8d8>
20003366:	f8dd c004 	ldr.w	ip, [sp, #4]
2000336a:	f01c 0f04 	tst.w	ip, #4
2000336e:	d046      	beq.n	200033fe <_vfiprintf_r+0x7aa>
20003370:	9804      	ldr	r0, [sp, #16]
20003372:	9903      	ldr	r1, [sp, #12]
20003374:	1a47      	subs	r7, r0, r1
20003376:	2f00      	cmp	r7, #0
20003378:	f340 80f8 	ble.w	2000356c <_vfiprintf_r+0x918>
2000337c:	2f10      	cmp	r7, #16
2000337e:	bfde      	ittt	le
20003380:	f246 30e0 	movwle	r0, #25568	; 0x63e0
20003384:	f2c2 0000 	movtle	r0, #8192	; 0x2000
20003388:	9009      	strle	r0, [sp, #36]	; 0x24
2000338a:	dd2a      	ble.n	200033e2 <_vfiprintf_r+0x78e>
2000338c:	f246 31e0 	movw	r1, #25568	; 0x63e0
20003390:	2410      	movs	r4, #16
20003392:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003396:	f50d 68a1 	add.w	r8, sp, #1288	; 0x508
2000339a:	9109      	str	r1, [sp, #36]	; 0x24
2000339c:	f8dd a008 	ldr.w	sl, [sp, #8]
200033a0:	e004      	b.n	200033ac <_vfiprintf_r+0x758>
200033a2:	3f10      	subs	r7, #16
200033a4:	2f10      	cmp	r7, #16
200033a6:	dd1c      	ble.n	200033e2 <_vfiprintf_r+0x78e>
200033a8:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200033ac:	6054      	str	r4, [r2, #4]
200033ae:	3310      	adds	r3, #16
200033b0:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
200033b4:	6016      	str	r6, [r2, #0]
200033b6:	3208      	adds	r2, #8
200033b8:	3101      	adds	r1, #1
200033ba:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200033be:	2907      	cmp	r1, #7
200033c0:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
200033c4:	dded      	ble.n	200033a2 <_vfiprintf_r+0x74e>
200033c6:	4642      	mov	r2, r8
200033c8:	4650      	mov	r0, sl
200033ca:	4649      	mov	r1, r9
200033cc:	f7ff fc34 	bl	20002c38 <__sprint_r>
200033d0:	f50d 6294 	add.w	r2, sp, #1184	; 0x4a0
200033d4:	2800      	cmp	r0, #0
200033d6:	d14e      	bne.n	20003476 <_vfiprintf_r+0x822>
200033d8:	3f10      	subs	r7, #16
200033da:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200033de:	2f10      	cmp	r7, #16
200033e0:	dce2      	bgt.n	200033a8 <_vfiprintf_r+0x754>
200033e2:	9809      	ldr	r0, [sp, #36]	; 0x24
200033e4:	19db      	adds	r3, r3, r7
200033e6:	6057      	str	r7, [r2, #4]
200033e8:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200033ec:	6010      	str	r0, [r2, #0]
200033ee:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200033f2:	3201      	adds	r2, #1
200033f4:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200033f8:	2a07      	cmp	r2, #7
200033fa:	f300 80af 	bgt.w	2000355c <_vfiprintf_r+0x908>
200033fe:	9906      	ldr	r1, [sp, #24]
20003400:	f8dd c00c 	ldr.w	ip, [sp, #12]
20003404:	9a04      	ldr	r2, [sp, #16]
20003406:	4594      	cmp	ip, r2
20003408:	bfac      	ite	ge
2000340a:	4461      	addge	r1, ip
2000340c:	1889      	addlt	r1, r1, r2
2000340e:	9106      	str	r1, [sp, #24]
20003410:	bb4b      	cbnz	r3, 20003466 <_vfiprintf_r+0x812>
20003412:	2000      	movs	r0, #0
20003414:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
20003418:	f8cd 050c 	str.w	r0, [sp, #1292]	; 0x50c
2000341c:	e472      	b.n	20002d04 <_vfiprintf_r+0xb0>
2000341e:	2900      	cmp	r1, #0
20003420:	d137      	bne.n	20003492 <_vfiprintf_r+0x83e>
20003422:	9901      	ldr	r1, [sp, #4]
20003424:	f011 0f01 	tst.w	r1, #1
20003428:	d033      	beq.n	20003492 <_vfiprintf_r+0x83e>
2000342a:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
2000342e:	2330      	movs	r3, #48	; 0x30
20003430:	3227      	adds	r2, #39	; 0x27
20003432:	f88d 3507 	strb.w	r3, [sp, #1287]	; 0x507
20003436:	9208      	str	r2, [sp, #32]
20003438:	2301      	movs	r3, #1
2000343a:	9305      	str	r3, [sp, #20]
2000343c:	f8dd b00c 	ldr.w	fp, [sp, #12]
20003440:	9707      	str	r7, [sp, #28]
20003442:	f8dd c014 	ldr.w	ip, [sp, #20]
20003446:	9807      	ldr	r0, [sp, #28]
20003448:	f89d 3517 	ldrb.w	r3, [sp, #1303]	; 0x517
2000344c:	4584      	cmp	ip, r0
2000344e:	bfb8      	it	lt
20003450:	4684      	movlt	ip, r0
20003452:	f8cd c00c 	str.w	ip, [sp, #12]
20003456:	2b00      	cmp	r3, #0
20003458:	f43f ae1c 	beq.w	20003094 <_vfiprintf_r+0x440>
2000345c:	f10c 0c01 	add.w	ip, ip, #1
20003460:	f8cd c00c 	str.w	ip, [sp, #12]
20003464:	e616      	b.n	20003094 <_vfiprintf_r+0x440>
20003466:	9802      	ldr	r0, [sp, #8]
20003468:	4649      	mov	r1, r9
2000346a:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000346e:	f7ff fbe3 	bl	20002c38 <__sprint_r>
20003472:	2800      	cmp	r0, #0
20003474:	d0cd      	beq.n	20003412 <_vfiprintf_r+0x7be>
20003476:	464e      	mov	r6, r9
20003478:	89b3      	ldrh	r3, [r6, #12]
2000347a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000347e:	d002      	beq.n	20003486 <_vfiprintf_r+0x832>
20003480:	f04f 31ff 	mov.w	r1, #4294967295
20003484:	9106      	str	r1, [sp, #24]
20003486:	9806      	ldr	r0, [sp, #24]
20003488:	b047      	add	sp, #284	; 0x11c
2000348a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000348e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003492:	980d      	ldr	r0, [sp, #52]	; 0x34
20003494:	2100      	movs	r1, #0
20003496:	9105      	str	r1, [sp, #20]
20003498:	9008      	str	r0, [sp, #32]
2000349a:	e7cf      	b.n	2000343c <_vfiprintf_r+0x7e8>
2000349c:	9804      	ldr	r0, [sp, #16]
2000349e:	9903      	ldr	r1, [sp, #12]
200034a0:	1a47      	subs	r7, r0, r1
200034a2:	2f00      	cmp	r7, #0
200034a4:	bfd8      	it	le
200034a6:	f8dd 3510 	ldrle.w	r3, [sp, #1296]	; 0x510
200034aa:	f77f af04 	ble.w	200032b6 <_vfiprintf_r+0x662>
200034ae:	2f10      	cmp	r7, #16
200034b0:	f8df 849c 	ldr.w	r8, [pc, #1180]	; 20003950 <_vfiprintf_r+0xcfc>
200034b4:	dd2a      	ble.n	2000350c <_vfiprintf_r+0x8b8>
200034b6:	4642      	mov	r2, r8
200034b8:	f04f 0a10 	mov.w	sl, #16
200034bc:	46a8      	mov	r8, r5
200034be:	4615      	mov	r5, r2
200034c0:	e004      	b.n	200034cc <_vfiprintf_r+0x878>
200034c2:	3f10      	subs	r7, #16
200034c4:	2f10      	cmp	r7, #16
200034c6:	dd1e      	ble.n	20003506 <_vfiprintf_r+0x8b2>
200034c8:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200034cc:	f8c4 a004 	str.w	sl, [r4, #4]
200034d0:	3310      	adds	r3, #16
200034d2:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
200034d6:	6025      	str	r5, [r4, #0]
200034d8:	3408      	adds	r4, #8
200034da:	3201      	adds	r2, #1
200034dc:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
200034e0:	2a07      	cmp	r2, #7
200034e2:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
200034e6:	ddec      	ble.n	200034c2 <_vfiprintf_r+0x86e>
200034e8:	9802      	ldr	r0, [sp, #8]
200034ea:	4649      	mov	r1, r9
200034ec:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200034f0:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200034f4:	f7ff fba0 	bl	20002c38 <__sprint_r>
200034f8:	2800      	cmp	r0, #0
200034fa:	d1bc      	bne.n	20003476 <_vfiprintf_r+0x822>
200034fc:	3f10      	subs	r7, #16
200034fe:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003502:	2f10      	cmp	r7, #16
20003504:	dce0      	bgt.n	200034c8 <_vfiprintf_r+0x874>
20003506:	462a      	mov	r2, r5
20003508:	4645      	mov	r5, r8
2000350a:	4690      	mov	r8, r2
2000350c:	6067      	str	r7, [r4, #4]
2000350e:	19db      	adds	r3, r3, r7
20003510:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
20003514:	f8c4 8000 	str.w	r8, [r4]
20003518:	3201      	adds	r2, #1
2000351a:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
2000351e:	2a07      	cmp	r2, #7
20003520:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
20003524:	f300 81ba 	bgt.w	2000389c <_vfiprintf_r+0xc48>
20003528:	3408      	adds	r4, #8
2000352a:	e6c4      	b.n	200032b6 <_vfiprintf_r+0x662>
2000352c:	9802      	ldr	r0, [sp, #8]
2000352e:	4649      	mov	r1, r9
20003530:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20003534:	f7ff fb80 	bl	20002c38 <__sprint_r>
20003538:	2800      	cmp	r0, #0
2000353a:	d19c      	bne.n	20003476 <_vfiprintf_r+0x822>
2000353c:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003540:	f50d 6294 	add.w	r2, sp, #1184	; 0x4a0
20003544:	e70f      	b.n	20003366 <_vfiprintf_r+0x712>
20003546:	9802      	ldr	r0, [sp, #8]
20003548:	4649      	mov	r1, r9
2000354a:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000354e:	f7ff fb73 	bl	20002c38 <__sprint_r>
20003552:	2800      	cmp	r0, #0
20003554:	d18f      	bne.n	20003476 <_vfiprintf_r+0x822>
20003556:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
2000355a:	e401      	b.n	20002d60 <_vfiprintf_r+0x10c>
2000355c:	9802      	ldr	r0, [sp, #8]
2000355e:	4649      	mov	r1, r9
20003560:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20003564:	f7ff fb68 	bl	20002c38 <__sprint_r>
20003568:	2800      	cmp	r0, #0
2000356a:	d184      	bne.n	20003476 <_vfiprintf_r+0x822>
2000356c:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003570:	e745      	b.n	200033fe <_vfiprintf_r+0x7aa>
20003572:	9802      	ldr	r0, [sp, #8]
20003574:	4649      	mov	r1, r9
20003576:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
2000357a:	f7ff fb5d 	bl	20002c38 <__sprint_r>
2000357e:	2800      	cmp	r0, #0
20003580:	f47f af79 	bne.w	20003476 <_vfiprintf_r+0x822>
20003584:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
20003588:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
2000358c:	e6d9      	b.n	20003342 <_vfiprintf_r+0x6ee>
2000358e:	9802      	ldr	r0, [sp, #8]
20003590:	4649      	mov	r1, r9
20003592:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
20003596:	f7ff fb4f 	bl	20002c38 <__sprint_r>
2000359a:	2800      	cmp	r0, #0
2000359c:	f47f af6b 	bne.w	20003476 <_vfiprintf_r+0x822>
200035a0:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200035a4:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200035a8:	e67f      	b.n	200032aa <_vfiprintf_r+0x656>
200035aa:	9802      	ldr	r0, [sp, #8]
200035ac:	4649      	mov	r1, r9
200035ae:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200035b2:	f7ff fb41 	bl	20002c38 <__sprint_r>
200035b6:	2800      	cmp	r0, #0
200035b8:	f47f af5d 	bne.w	20003476 <_vfiprintf_r+0x822>
200035bc:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200035c0:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200035c4:	e65d      	b.n	20003282 <_vfiprintf_r+0x62e>
200035c6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
200035ca:	2b00      	cmp	r3, #0
200035cc:	f6ff ab84 	blt.w	20002cd8 <_vfiprintf_r+0x84>
200035d0:	6a37      	ldr	r7, [r6, #32]
200035d2:	f02c 0c02 	bic.w	ip, ip, #2
200035d6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
200035da:	f50d 6487 	add.w	r4, sp, #1080	; 0x438
200035de:	f8ad c444 	strh.w	ip, [sp, #1092]	; 0x444
200035e2:	462a      	mov	r2, r5
200035e4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200035e8:	465b      	mov	r3, fp
200035ea:	9802      	ldr	r0, [sp, #8]
200035ec:	4621      	mov	r1, r4
200035ee:	ad0e      	add	r5, sp, #56	; 0x38
200035f0:	f8cd 7458 	str.w	r7, [sp, #1112]	; 0x458
200035f4:	f8cd 5448 	str.w	r5, [sp, #1096]	; 0x448
200035f8:	2700      	movs	r7, #0
200035fa:	f8cd 5438 	str.w	r5, [sp, #1080]	; 0x438
200035fe:	f44f 6580 	mov.w	r5, #1024	; 0x400
20003602:	f8cd e460 	str.w	lr, [sp, #1120]	; 0x460
20003606:	f8ad c446 	strh.w	ip, [sp, #1094]	; 0x446
2000360a:	f8cd 544c 	str.w	r5, [sp, #1100]	; 0x44c
2000360e:	f8cd 7450 	str.w	r7, [sp, #1104]	; 0x450
20003612:	f8cd 5440 	str.w	r5, [sp, #1088]	; 0x440
20003616:	f7ff fb1d 	bl	20002c54 <_vfiprintf_r>
2000361a:	2800      	cmp	r0, #0
2000361c:	9006      	str	r0, [sp, #24]
2000361e:	db09      	blt.n	20003634 <_vfiprintf_r+0x9e0>
20003620:	4621      	mov	r1, r4
20003622:	9802      	ldr	r0, [sp, #8]
20003624:	f000 fa2e 	bl	20003a84 <_fflush_r>
20003628:	9906      	ldr	r1, [sp, #24]
2000362a:	42b8      	cmp	r0, r7
2000362c:	bf18      	it	ne
2000362e:	f04f 31ff 	movne.w	r1, #4294967295
20003632:	9106      	str	r1, [sp, #24]
20003634:	f8bd 3444 	ldrh.w	r3, [sp, #1092]	; 0x444
20003638:	f013 0f40 	tst.w	r3, #64	; 0x40
2000363c:	f43f af23 	beq.w	20003486 <_vfiprintf_r+0x832>
20003640:	89b3      	ldrh	r3, [r6, #12]
20003642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003646:	81b3      	strh	r3, [r6, #12]
20003648:	e71d      	b.n	20003486 <_vfiprintf_r+0x832>
2000364a:	f000 fb8b 	bl	20003d64 <__sinit>
2000364e:	f246 4330 	movw	r3, #25648	; 0x6430
20003652:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003656:	429e      	cmp	r6, r3
20003658:	f47f ab11 	bne.w	20002c7e <_vfiprintf_r+0x2a>
2000365c:	9802      	ldr	r0, [sp, #8]
2000365e:	6846      	ldr	r6, [r0, #4]
20003660:	f7ff bb1c 	b.w	20002c9c <_vfiprintf_r+0x48>
20003664:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20003666:	980a      	ldr	r0, [sp, #40]	; 0x28
20003668:	4613      	mov	r3, r2
2000366a:	9208      	str	r2, [sp, #32]
2000366c:	f00a 020f 	and.w	r2, sl, #15
20003670:	ea4f 111a 	mov.w	r1, sl, lsr #4
20003674:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20003678:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
2000367c:	5c82      	ldrb	r2, [r0, r2]
2000367e:	468a      	mov	sl, r1
20003680:	46e3      	mov	fp, ip
20003682:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003686:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000368a:	d1ef      	bne.n	2000366c <_vfiprintf_r+0xa18>
2000368c:	980d      	ldr	r0, [sp, #52]	; 0x34
2000368e:	9308      	str	r3, [sp, #32]
20003690:	1ac0      	subs	r0, r0, r3
20003692:	9005      	str	r0, [sp, #20]
20003694:	e6d2      	b.n	2000343c <_vfiprintf_r+0x7e8>
20003696:	2209      	movs	r2, #9
20003698:	2300      	movs	r3, #0
2000369a:	4552      	cmp	r2, sl
2000369c:	eb73 000b 	sbcs.w	r0, r3, fp
200036a0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
200036a4:	d21f      	bcs.n	200036e6 <_vfiprintf_r+0xa92>
200036a6:	4623      	mov	r3, r4
200036a8:	4644      	mov	r4, r8
200036aa:	46b8      	mov	r8, r7
200036ac:	461f      	mov	r7, r3
200036ae:	4650      	mov	r0, sl
200036b0:	4659      	mov	r1, fp
200036b2:	220a      	movs	r2, #10
200036b4:	2300      	movs	r3, #0
200036b6:	f001 ff39 	bl	2000552c <__aeabi_uldivmod>
200036ba:	2300      	movs	r3, #0
200036bc:	4650      	mov	r0, sl
200036be:	4659      	mov	r1, fp
200036c0:	f102 0c30 	add.w	ip, r2, #48	; 0x30
200036c4:	220a      	movs	r2, #10
200036c6:	f804 cd01 	strb.w	ip, [r4, #-1]!
200036ca:	f001 ff2f 	bl	2000552c <__aeabi_uldivmod>
200036ce:	2209      	movs	r2, #9
200036d0:	2300      	movs	r3, #0
200036d2:	4682      	mov	sl, r0
200036d4:	468b      	mov	fp, r1
200036d6:	4552      	cmp	r2, sl
200036d8:	eb73 030b 	sbcs.w	r3, r3, fp
200036dc:	d3e7      	bcc.n	200036ae <_vfiprintf_r+0xa5a>
200036de:	463b      	mov	r3, r7
200036e0:	4647      	mov	r7, r8
200036e2:	46a0      	mov	r8, r4
200036e4:	461c      	mov	r4, r3
200036e6:	f108 30ff 	add.w	r0, r8, #4294967295
200036ea:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
200036ee:	9008      	str	r0, [sp, #32]
200036f0:	f808 ac01 	strb.w	sl, [r8, #-1]
200036f4:	990d      	ldr	r1, [sp, #52]	; 0x34
200036f6:	1a09      	subs	r1, r1, r0
200036f8:	9105      	str	r1, [sp, #20]
200036fa:	e69f      	b.n	2000343c <_vfiprintf_r+0x7e8>
200036fc:	9901      	ldr	r1, [sp, #4]
200036fe:	f011 0f10 	tst.w	r1, #16
20003702:	d17c      	bne.n	200037fe <_vfiprintf_r+0xbaa>
20003704:	9a01      	ldr	r2, [sp, #4]
20003706:	f012 0f40 	tst.w	r2, #64	; 0x40
2000370a:	d078      	beq.n	200037fe <_vfiprintf_r+0xbaa>
2000370c:	f8bb a000 	ldrh.w	sl, [fp]
20003710:	2101      	movs	r1, #1
20003712:	f10b 0b04 	add.w	fp, fp, #4
20003716:	f8cd b00c 	str.w	fp, [sp, #12]
2000371a:	f1ba 0200 	subs.w	r2, sl, #0
2000371e:	bf18      	it	ne
20003720:	2201      	movne	r2, #1
20003722:	46d2      	mov	sl, sl
20003724:	f04f 0b00 	mov.w	fp, #0
20003728:	f7ff bbab 	b.w	20002e82 <_vfiprintf_r+0x22e>
2000372c:	9901      	ldr	r1, [sp, #4]
2000372e:	f011 0f10 	tst.w	r1, #16
20003732:	d146      	bne.n	200037c2 <_vfiprintf_r+0xb6e>
20003734:	9a01      	ldr	r2, [sp, #4]
20003736:	f012 0f40 	tst.w	r2, #64	; 0x40
2000373a:	d042      	beq.n	200037c2 <_vfiprintf_r+0xb6e>
2000373c:	f9bb a000 	ldrsh.w	sl, [fp]
20003740:	f10b 0b04 	add.w	fp, fp, #4
20003744:	f8cd b00c 	str.w	fp, [sp, #12]
20003748:	46d2      	mov	sl, sl
2000374a:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000374e:	f7ff bbf6 	b.w	20002f3e <_vfiprintf_r+0x2ea>
20003752:	9a01      	ldr	r2, [sp, #4]
20003754:	f012 0310 	ands.w	r3, r2, #16
20003758:	d16a      	bne.n	20003830 <_vfiprintf_r+0xbdc>
2000375a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000375e:	f01c 0140 	ands.w	r1, ip, #64	; 0x40
20003762:	d065      	beq.n	20003830 <_vfiprintf_r+0xbdc>
20003764:	f8bb a000 	ldrh.w	sl, [fp]
20003768:	4619      	mov	r1, r3
2000376a:	f10b 0b04 	add.w	fp, fp, #4
2000376e:	f8cd b00c 	str.w	fp, [sp, #12]
20003772:	f1ba 0200 	subs.w	r2, sl, #0
20003776:	bf18      	it	ne
20003778:	2201      	movne	r2, #1
2000377a:	46d2      	mov	sl, sl
2000377c:	f04f 0b00 	mov.w	fp, #0
20003780:	f7ff bb7f 	b.w	20002e82 <_vfiprintf_r+0x22e>
20003784:	9a01      	ldr	r2, [sp, #4]
20003786:	2102      	movs	r1, #2
20003788:	f88d 3515 	strb.w	r3, [sp, #1301]	; 0x515
2000378c:	2330      	movs	r3, #48	; 0x30
2000378e:	f042 0202 	orr.w	r2, r2, #2
20003792:	f88d 3514 	strb.w	r3, [sp, #1300]	; 0x514
20003796:	9201      	str	r2, [sp, #4]
20003798:	2201      	movs	r2, #1
2000379a:	f7ff bb72 	b.w	20002e82 <_vfiprintf_r+0x22e>
2000379e:	9802      	ldr	r0, [sp, #8]
200037a0:	4649      	mov	r1, r9
200037a2:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200037a6:	f7ff fa47 	bl	20002c38 <__sprint_r>
200037aa:	2800      	cmp	r0, #0
200037ac:	f47f ae63 	bne.w	20003476 <_vfiprintf_r+0x822>
200037b0:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200037b4:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200037b8:	e54e      	b.n	20003258 <_vfiprintf_r+0x604>
200037ba:	980d      	ldr	r0, [sp, #52]	; 0x34
200037bc:	1a40      	subs	r0, r0, r1
200037be:	9005      	str	r0, [sp, #20]
200037c0:	e63c      	b.n	2000343c <_vfiprintf_r+0x7e8>
200037c2:	f8db 3000 	ldr.w	r3, [fp]
200037c6:	f10b 0b04 	add.w	fp, fp, #4
200037ca:	f8cd b00c 	str.w	fp, [sp, #12]
200037ce:	469a      	mov	sl, r3
200037d0:	ea4f 7bea 	mov.w	fp, sl, asr #31
200037d4:	f1ba 0f00 	cmp.w	sl, #0
200037d8:	f17b 0300 	sbcs.w	r3, fp, #0
200037dc:	f6bf abb5 	bge.w	20002f4a <_vfiprintf_r+0x2f6>
200037e0:	f1da 0a00 	rsbs	sl, sl, #0
200037e4:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200037e8:	232d      	movs	r3, #45	; 0x2d
200037ea:	ea5a 000b 	orrs.w	r0, sl, fp
200037ee:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
200037f2:	bf0c      	ite	eq
200037f4:	2200      	moveq	r2, #0
200037f6:	2201      	movne	r2, #1
200037f8:	2101      	movs	r1, #1
200037fa:	f7ff bb46 	b.w	20002e8a <_vfiprintf_r+0x236>
200037fe:	f8db 3000 	ldr.w	r3, [fp]
20003802:	2101      	movs	r1, #1
20003804:	f10b 0b04 	add.w	fp, fp, #4
20003808:	f8cd b00c 	str.w	fp, [sp, #12]
2000380c:	1e1a      	subs	r2, r3, #0
2000380e:	bf18      	it	ne
20003810:	2201      	movne	r2, #1
20003812:	469a      	mov	sl, r3
20003814:	f04f 0b00 	mov.w	fp, #0
20003818:	f7ff bb33 	b.w	20002e82 <_vfiprintf_r+0x22e>
2000381c:	f8db 2000 	ldr.w	r2, [fp]
20003820:	f10b 0b04 	add.w	fp, fp, #4
20003824:	f8cd b00c 	str.w	fp, [sp, #12]
20003828:	4692      	mov	sl, r2
2000382a:	f04f 0b00 	mov.w	fp, #0
2000382e:	e49d      	b.n	2000316c <_vfiprintf_r+0x518>
20003830:	f8db 3000 	ldr.w	r3, [fp]
20003834:	f10b 0b04 	add.w	fp, fp, #4
20003838:	f8cd b00c 	str.w	fp, [sp, #12]
2000383c:	1e1a      	subs	r2, r3, #0
2000383e:	bf18      	it	ne
20003840:	2201      	movne	r2, #1
20003842:	469a      	mov	sl, r3
20003844:	f04f 0b00 	mov.w	fp, #0
20003848:	f7ff bb1b 	b.w	20002e82 <_vfiprintf_r+0x22e>
2000384c:	782b      	ldrb	r3, [r5, #0]
2000384e:	462a      	mov	r2, r5
20003850:	f7ff ba9d 	b.w	20002d8e <_vfiprintf_r+0x13a>
20003854:	f8db 3000 	ldr.w	r3, [fp]
20003858:	f10b 0b04 	add.w	fp, fp, #4
2000385c:	9a06      	ldr	r2, [sp, #24]
2000385e:	4610      	mov	r0, r2
20003860:	ea4f 71e0 	mov.w	r1, r0, asr #31
20003864:	e9c3 0100 	strd	r0, r1, [r3]
20003868:	f7ff ba4c 	b.w	20002d04 <_vfiprintf_r+0xb0>
2000386c:	9801      	ldr	r0, [sp, #4]
2000386e:	1c6a      	adds	r2, r5, #1
20003870:	f040 0020 	orr.w	r0, r0, #32
20003874:	9001      	str	r0, [sp, #4]
20003876:	786b      	ldrb	r3, [r5, #1]
20003878:	f7ff ba89 	b.w	20002d8e <_vfiprintf_r+0x13a>
2000387c:	f8db 3000 	ldr.w	r3, [fp]
20003880:	f10b 0b04 	add.w	fp, fp, #4
20003884:	9806      	ldr	r0, [sp, #24]
20003886:	6018      	str	r0, [r3, #0]
20003888:	f7ff ba3c 	b.w	20002d04 <_vfiprintf_r+0xb0>
2000388c:	2200      	movs	r2, #0
2000388e:	9705      	str	r7, [sp, #20]
20003890:	9207      	str	r2, [sp, #28]
20003892:	e5d6      	b.n	20003442 <_vfiprintf_r+0x7ee>
20003894:	9902      	ldr	r1, [sp, #8]
20003896:	688e      	ldr	r6, [r1, #8]
20003898:	f7ff ba00 	b.w	20002c9c <_vfiprintf_r+0x48>
2000389c:	9802      	ldr	r0, [sp, #8]
2000389e:	4649      	mov	r1, r9
200038a0:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200038a4:	f7ff f9c8 	bl	20002c38 <__sprint_r>
200038a8:	2800      	cmp	r0, #0
200038aa:	f47f ade4 	bne.w	20003476 <_vfiprintf_r+0x822>
200038ae:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200038b2:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
200038b6:	e4fe      	b.n	200032b6 <_vfiprintf_r+0x662>
200038b8:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
200038bc:	464e      	mov	r6, r9
200038be:	2b00      	cmp	r3, #0
200038c0:	f43f adda 	beq.w	20003478 <_vfiprintf_r+0x824>
200038c4:	9802      	ldr	r0, [sp, #8]
200038c6:	4649      	mov	r1, r9
200038c8:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
200038cc:	f7ff f9b4 	bl	20002c38 <__sprint_r>
200038d0:	e5d2      	b.n	20003478 <_vfiprintf_r+0x824>
200038d2:	2100      	movs	r1, #0
200038d4:	9107      	str	r1, [sp, #28]
200038d6:	f001 fd29 	bl	2000532c <strlen>
200038da:	9005      	str	r0, [sp, #20]
200038dc:	e5b1      	b.n	20003442 <_vfiprintf_r+0x7ee>
200038de:	2f06      	cmp	r7, #6
200038e0:	bf28      	it	cs
200038e2:	2706      	movcs	r7, #6
200038e4:	f246 4328 	movw	r3, #25640	; 0x6428
200038e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038ec:	ea27 7ce7 	bic.w	ip, r7, r7, asr #31
200038f0:	9705      	str	r7, [sp, #20]
200038f2:	9308      	str	r3, [sp, #32]
200038f4:	f8cd c00c 	str.w	ip, [sp, #12]
200038f8:	f7ff bbca 	b.w	20003090 <_vfiprintf_r+0x43c>
200038fc:	2700      	movs	r7, #0
200038fe:	4615      	mov	r5, r2
20003900:	f7ff ba46 	b.w	20002d90 <_vfiprintf_r+0x13c>
20003904:	f246 32e0 	movw	r2, #25568	; 0x63e0
20003908:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
2000390c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003910:	9209      	str	r2, [sp, #36]	; 0x24
20003912:	e402      	b.n	2000311a <_vfiprintf_r+0x4c6>
20003914:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20003916:	9908      	ldr	r1, [sp, #32]
20003918:	1a51      	subs	r1, r2, r1
2000391a:	9105      	str	r1, [sp, #20]
2000391c:	e58e      	b.n	2000343c <_vfiprintf_r+0x7e8>
2000391e:	9802      	ldr	r0, [sp, #8]
20003920:	4631      	mov	r1, r6
20003922:	f000 f825 	bl	20003970 <__swsetup_r>
20003926:	2800      	cmp	r0, #0
20003928:	f47f adaa 	bne.w	20003480 <_vfiprintf_r+0x82c>
2000392c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003930:	fa1f f38c 	uxth.w	r3, ip
20003934:	f7ff b9cb 	b.w	20002cce <_vfiprintf_r+0x7a>
20003938:	f8db 7000 	ldr.w	r7, [fp]
2000393c:	f10b 0b04 	add.w	fp, fp, #4
20003940:	7813      	ldrb	r3, [r2, #0]
20003942:	2f00      	cmp	r7, #0
20003944:	bfb8      	it	lt
20003946:	f04f 37ff 	movlt.w	r7, #4294967295
2000394a:	f7ff ba20 	b.w	20002d8e <_vfiprintf_r+0x13a>
2000394e:	bf00      	nop
20003950:	200063f0 	.word	0x200063f0

20003954 <vfiprintf>:
20003954:	b410      	push	{r4}
20003956:	f246 540c 	movw	r4, #25868	; 0x650c
2000395a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000395e:	468c      	mov	ip, r1
20003960:	4613      	mov	r3, r2
20003962:	4601      	mov	r1, r0
20003964:	4662      	mov	r2, ip
20003966:	6820      	ldr	r0, [r4, #0]
20003968:	bc10      	pop	{r4}
2000396a:	f7ff b973 	b.w	20002c54 <_vfiprintf_r>
2000396e:	bf00      	nop

20003970 <__swsetup_r>:
20003970:	b570      	push	{r4, r5, r6, lr}
20003972:	f246 550c 	movw	r5, #25868	; 0x650c
20003976:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000397a:	4606      	mov	r6, r0
2000397c:	460c      	mov	r4, r1
2000397e:	6828      	ldr	r0, [r5, #0]
20003980:	b110      	cbz	r0, 20003988 <__swsetup_r+0x18>
20003982:	6983      	ldr	r3, [r0, #24]
20003984:	2b00      	cmp	r3, #0
20003986:	d036      	beq.n	200039f6 <__swsetup_r+0x86>
20003988:	f246 4330 	movw	r3, #25648	; 0x6430
2000398c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003990:	429c      	cmp	r4, r3
20003992:	d038      	beq.n	20003a06 <__swsetup_r+0x96>
20003994:	f246 4350 	movw	r3, #25680	; 0x6450
20003998:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000399c:	429c      	cmp	r4, r3
2000399e:	d041      	beq.n	20003a24 <__swsetup_r+0xb4>
200039a0:	f246 4370 	movw	r3, #25712	; 0x6470
200039a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200039a8:	429c      	cmp	r4, r3
200039aa:	bf04      	itt	eq
200039ac:	682b      	ldreq	r3, [r5, #0]
200039ae:	68dc      	ldreq	r4, [r3, #12]
200039b0:	89a2      	ldrh	r2, [r4, #12]
200039b2:	4611      	mov	r1, r2
200039b4:	b293      	uxth	r3, r2
200039b6:	f013 0f08 	tst.w	r3, #8
200039ba:	4618      	mov	r0, r3
200039bc:	bf18      	it	ne
200039be:	6922      	ldrne	r2, [r4, #16]
200039c0:	d033      	beq.n	20003a2a <__swsetup_r+0xba>
200039c2:	b31a      	cbz	r2, 20003a0c <__swsetup_r+0x9c>
200039c4:	f013 0101 	ands.w	r1, r3, #1
200039c8:	d007      	beq.n	200039da <__swsetup_r+0x6a>
200039ca:	6963      	ldr	r3, [r4, #20]
200039cc:	2100      	movs	r1, #0
200039ce:	60a1      	str	r1, [r4, #8]
200039d0:	425b      	negs	r3, r3
200039d2:	61a3      	str	r3, [r4, #24]
200039d4:	b142      	cbz	r2, 200039e8 <__swsetup_r+0x78>
200039d6:	2000      	movs	r0, #0
200039d8:	bd70      	pop	{r4, r5, r6, pc}
200039da:	f013 0f02 	tst.w	r3, #2
200039de:	bf08      	it	eq
200039e0:	6961      	ldreq	r1, [r4, #20]
200039e2:	60a1      	str	r1, [r4, #8]
200039e4:	2a00      	cmp	r2, #0
200039e6:	d1f6      	bne.n	200039d6 <__swsetup_r+0x66>
200039e8:	89a3      	ldrh	r3, [r4, #12]
200039ea:	f013 0f80 	tst.w	r3, #128	; 0x80
200039ee:	d0f2      	beq.n	200039d6 <__swsetup_r+0x66>
200039f0:	f04f 30ff 	mov.w	r0, #4294967295
200039f4:	bd70      	pop	{r4, r5, r6, pc}
200039f6:	f000 f9b5 	bl	20003d64 <__sinit>
200039fa:	f246 4330 	movw	r3, #25648	; 0x6430
200039fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a02:	429c      	cmp	r4, r3
20003a04:	d1c6      	bne.n	20003994 <__swsetup_r+0x24>
20003a06:	682b      	ldr	r3, [r5, #0]
20003a08:	685c      	ldr	r4, [r3, #4]
20003a0a:	e7d1      	b.n	200039b0 <__swsetup_r+0x40>
20003a0c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20003a10:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20003a14:	d0d6      	beq.n	200039c4 <__swsetup_r+0x54>
20003a16:	4630      	mov	r0, r6
20003a18:	4621      	mov	r1, r4
20003a1a:	f000 fcf1 	bl	20004400 <__smakebuf_r>
20003a1e:	89a3      	ldrh	r3, [r4, #12]
20003a20:	6922      	ldr	r2, [r4, #16]
20003a22:	e7cf      	b.n	200039c4 <__swsetup_r+0x54>
20003a24:	682b      	ldr	r3, [r5, #0]
20003a26:	689c      	ldr	r4, [r3, #8]
20003a28:	e7c2      	b.n	200039b0 <__swsetup_r+0x40>
20003a2a:	f013 0f10 	tst.w	r3, #16
20003a2e:	d0df      	beq.n	200039f0 <__swsetup_r+0x80>
20003a30:	f013 0f04 	tst.w	r3, #4
20003a34:	bf08      	it	eq
20003a36:	6922      	ldreq	r2, [r4, #16]
20003a38:	d017      	beq.n	20003a6a <__swsetup_r+0xfa>
20003a3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
20003a3c:	b151      	cbz	r1, 20003a54 <__swsetup_r+0xe4>
20003a3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20003a42:	4299      	cmp	r1, r3
20003a44:	d003      	beq.n	20003a4e <__swsetup_r+0xde>
20003a46:	4630      	mov	r0, r6
20003a48:	f000 fa10 	bl	20003e6c <_free_r>
20003a4c:	89a2      	ldrh	r2, [r4, #12]
20003a4e:	b290      	uxth	r0, r2
20003a50:	2300      	movs	r3, #0
20003a52:	6363      	str	r3, [r4, #52]	; 0x34
20003a54:	6922      	ldr	r2, [r4, #16]
20003a56:	f64f 71db 	movw	r1, #65499	; 0xffdb
20003a5a:	f2c0 0100 	movt	r1, #0
20003a5e:	2300      	movs	r3, #0
20003a60:	ea00 0101 	and.w	r1, r0, r1
20003a64:	6063      	str	r3, [r4, #4]
20003a66:	81a1      	strh	r1, [r4, #12]
20003a68:	6022      	str	r2, [r4, #0]
20003a6a:	f041 0308 	orr.w	r3, r1, #8
20003a6e:	81a3      	strh	r3, [r4, #12]
20003a70:	b29b      	uxth	r3, r3
20003a72:	e7a6      	b.n	200039c2 <__swsetup_r+0x52>

20003a74 <abort>:
20003a74:	b508      	push	{r3, lr}
20003a76:	2006      	movs	r0, #6
20003a78:	f001 fb7e 	bl	20005178 <raise>
20003a7c:	2001      	movs	r0, #1
20003a7e:	f7fc ff71 	bl	20000964 <_exit>
20003a82:	bf00      	nop

20003a84 <_fflush_r>:
20003a84:	690b      	ldr	r3, [r1, #16]
20003a86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20003a8a:	460c      	mov	r4, r1
20003a8c:	4680      	mov	r8, r0
20003a8e:	2b00      	cmp	r3, #0
20003a90:	d071      	beq.n	20003b76 <_fflush_r+0xf2>
20003a92:	b110      	cbz	r0, 20003a9a <_fflush_r+0x16>
20003a94:	6983      	ldr	r3, [r0, #24]
20003a96:	2b00      	cmp	r3, #0
20003a98:	d078      	beq.n	20003b8c <_fflush_r+0x108>
20003a9a:	f246 4330 	movw	r3, #25648	; 0x6430
20003a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003aa2:	429c      	cmp	r4, r3
20003aa4:	bf08      	it	eq
20003aa6:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20003aaa:	d010      	beq.n	20003ace <_fflush_r+0x4a>
20003aac:	f246 4350 	movw	r3, #25680	; 0x6450
20003ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ab4:	429c      	cmp	r4, r3
20003ab6:	bf08      	it	eq
20003ab8:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20003abc:	d007      	beq.n	20003ace <_fflush_r+0x4a>
20003abe:	f246 4370 	movw	r3, #25712	; 0x6470
20003ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ac6:	429c      	cmp	r4, r3
20003ac8:	bf08      	it	eq
20003aca:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20003ace:	89a3      	ldrh	r3, [r4, #12]
20003ad0:	b21a      	sxth	r2, r3
20003ad2:	f012 0f08 	tst.w	r2, #8
20003ad6:	d135      	bne.n	20003b44 <_fflush_r+0xc0>
20003ad8:	6862      	ldr	r2, [r4, #4]
20003ada:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20003ade:	81a3      	strh	r3, [r4, #12]
20003ae0:	2a00      	cmp	r2, #0
20003ae2:	dd5e      	ble.n	20003ba2 <_fflush_r+0x11e>
20003ae4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20003ae6:	2e00      	cmp	r6, #0
20003ae8:	d045      	beq.n	20003b76 <_fflush_r+0xf2>
20003aea:	b29b      	uxth	r3, r3
20003aec:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20003af0:	bf18      	it	ne
20003af2:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20003af4:	d059      	beq.n	20003baa <_fflush_r+0x126>
20003af6:	f013 0f04 	tst.w	r3, #4
20003afa:	d14a      	bne.n	20003b92 <_fflush_r+0x10e>
20003afc:	2300      	movs	r3, #0
20003afe:	4640      	mov	r0, r8
20003b00:	6a21      	ldr	r1, [r4, #32]
20003b02:	462a      	mov	r2, r5
20003b04:	47b0      	blx	r6
20003b06:	4285      	cmp	r5, r0
20003b08:	d138      	bne.n	20003b7c <_fflush_r+0xf8>
20003b0a:	89a1      	ldrh	r1, [r4, #12]
20003b0c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20003b10:	6922      	ldr	r2, [r4, #16]
20003b12:	f2c0 0300 	movt	r3, #0
20003b16:	ea01 0303 	and.w	r3, r1, r3
20003b1a:	2100      	movs	r1, #0
20003b1c:	6061      	str	r1, [r4, #4]
20003b1e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20003b22:	6b61      	ldr	r1, [r4, #52]	; 0x34
20003b24:	81a3      	strh	r3, [r4, #12]
20003b26:	6022      	str	r2, [r4, #0]
20003b28:	bf18      	it	ne
20003b2a:	6565      	strne	r5, [r4, #84]	; 0x54
20003b2c:	b319      	cbz	r1, 20003b76 <_fflush_r+0xf2>
20003b2e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20003b32:	4299      	cmp	r1, r3
20003b34:	d002      	beq.n	20003b3c <_fflush_r+0xb8>
20003b36:	4640      	mov	r0, r8
20003b38:	f000 f998 	bl	20003e6c <_free_r>
20003b3c:	2000      	movs	r0, #0
20003b3e:	6360      	str	r0, [r4, #52]	; 0x34
20003b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20003b44:	6926      	ldr	r6, [r4, #16]
20003b46:	b1b6      	cbz	r6, 20003b76 <_fflush_r+0xf2>
20003b48:	6825      	ldr	r5, [r4, #0]
20003b4a:	6026      	str	r6, [r4, #0]
20003b4c:	1bad      	subs	r5, r5, r6
20003b4e:	f012 0f03 	tst.w	r2, #3
20003b52:	bf0c      	ite	eq
20003b54:	6963      	ldreq	r3, [r4, #20]
20003b56:	2300      	movne	r3, #0
20003b58:	60a3      	str	r3, [r4, #8]
20003b5a:	e00a      	b.n	20003b72 <_fflush_r+0xee>
20003b5c:	4632      	mov	r2, r6
20003b5e:	462b      	mov	r3, r5
20003b60:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20003b62:	4640      	mov	r0, r8
20003b64:	6a21      	ldr	r1, [r4, #32]
20003b66:	47b8      	blx	r7
20003b68:	2800      	cmp	r0, #0
20003b6a:	ebc0 0505 	rsb	r5, r0, r5
20003b6e:	4406      	add	r6, r0
20003b70:	dd04      	ble.n	20003b7c <_fflush_r+0xf8>
20003b72:	2d00      	cmp	r5, #0
20003b74:	dcf2      	bgt.n	20003b5c <_fflush_r+0xd8>
20003b76:	2000      	movs	r0, #0
20003b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20003b7c:	89a3      	ldrh	r3, [r4, #12]
20003b7e:	f04f 30ff 	mov.w	r0, #4294967295
20003b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003b86:	81a3      	strh	r3, [r4, #12]
20003b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20003b8c:	f000 f8ea 	bl	20003d64 <__sinit>
20003b90:	e783      	b.n	20003a9a <_fflush_r+0x16>
20003b92:	6862      	ldr	r2, [r4, #4]
20003b94:	6b63      	ldr	r3, [r4, #52]	; 0x34
20003b96:	1aad      	subs	r5, r5, r2
20003b98:	2b00      	cmp	r3, #0
20003b9a:	d0af      	beq.n	20003afc <_fflush_r+0x78>
20003b9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
20003b9e:	1aed      	subs	r5, r5, r3
20003ba0:	e7ac      	b.n	20003afc <_fflush_r+0x78>
20003ba2:	6c22      	ldr	r2, [r4, #64]	; 0x40
20003ba4:	2a00      	cmp	r2, #0
20003ba6:	dc9d      	bgt.n	20003ae4 <_fflush_r+0x60>
20003ba8:	e7e5      	b.n	20003b76 <_fflush_r+0xf2>
20003baa:	2301      	movs	r3, #1
20003bac:	4640      	mov	r0, r8
20003bae:	6a21      	ldr	r1, [r4, #32]
20003bb0:	47b0      	blx	r6
20003bb2:	f1b0 3fff 	cmp.w	r0, #4294967295
20003bb6:	4605      	mov	r5, r0
20003bb8:	d002      	beq.n	20003bc0 <_fflush_r+0x13c>
20003bba:	89a3      	ldrh	r3, [r4, #12]
20003bbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20003bbe:	e79a      	b.n	20003af6 <_fflush_r+0x72>
20003bc0:	f8d8 3000 	ldr.w	r3, [r8]
20003bc4:	2b1d      	cmp	r3, #29
20003bc6:	d0d6      	beq.n	20003b76 <_fflush_r+0xf2>
20003bc8:	89a3      	ldrh	r3, [r4, #12]
20003bca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003bce:	81a3      	strh	r3, [r4, #12]
20003bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20003bd4 <fflush>:
20003bd4:	4601      	mov	r1, r0
20003bd6:	b128      	cbz	r0, 20003be4 <fflush+0x10>
20003bd8:	f246 530c 	movw	r3, #25868	; 0x650c
20003bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003be0:	6818      	ldr	r0, [r3, #0]
20003be2:	e74f      	b.n	20003a84 <_fflush_r>
20003be4:	f246 33d8 	movw	r3, #25560	; 0x63d8
20003be8:	f643 2185 	movw	r1, #14981	; 0x3a85
20003bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003bf0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003bf4:	6818      	ldr	r0, [r3, #0]
20003bf6:	f000 bbb3 	b.w	20004360 <_fwalk_reent>
20003bfa:	bf00      	nop

20003bfc <__sfp_lock_acquire>:
20003bfc:	4770      	bx	lr
20003bfe:	bf00      	nop

20003c00 <__sfp_lock_release>:
20003c00:	4770      	bx	lr
20003c02:	bf00      	nop

20003c04 <__sinit_lock_acquire>:
20003c04:	4770      	bx	lr
20003c06:	bf00      	nop

20003c08 <__sinit_lock_release>:
20003c08:	4770      	bx	lr
20003c0a:	bf00      	nop

20003c0c <__fp_lock>:
20003c0c:	2000      	movs	r0, #0
20003c0e:	4770      	bx	lr

20003c10 <__fp_unlock>:
20003c10:	2000      	movs	r0, #0
20003c12:	4770      	bx	lr

20003c14 <__fp_unlock_all>:
20003c14:	f246 530c 	movw	r3, #25868	; 0x650c
20003c18:	f643 4111 	movw	r1, #15377	; 0x3c11
20003c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c20:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003c24:	6818      	ldr	r0, [r3, #0]
20003c26:	f000 bbc5 	b.w	200043b4 <_fwalk>
20003c2a:	bf00      	nop

20003c2c <__fp_lock_all>:
20003c2c:	f246 530c 	movw	r3, #25868	; 0x650c
20003c30:	f643 410d 	movw	r1, #15373	; 0x3c0d
20003c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c38:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003c3c:	6818      	ldr	r0, [r3, #0]
20003c3e:	f000 bbb9 	b.w	200043b4 <_fwalk>
20003c42:	bf00      	nop

20003c44 <_cleanup_r>:
20003c44:	f245 4171 	movw	r1, #21617	; 0x5471
20003c48:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003c4c:	f000 bbb2 	b.w	200043b4 <_fwalk>

20003c50 <_cleanup>:
20003c50:	f246 33d8 	movw	r3, #25560	; 0x63d8
20003c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c58:	6818      	ldr	r0, [r3, #0]
20003c5a:	e7f3      	b.n	20003c44 <_cleanup_r>

20003c5c <std>:
20003c5c:	b510      	push	{r4, lr}
20003c5e:	4604      	mov	r4, r0
20003c60:	2300      	movs	r3, #0
20003c62:	305c      	adds	r0, #92	; 0x5c
20003c64:	81a1      	strh	r1, [r4, #12]
20003c66:	4619      	mov	r1, r3
20003c68:	81e2      	strh	r2, [r4, #14]
20003c6a:	2208      	movs	r2, #8
20003c6c:	6023      	str	r3, [r4, #0]
20003c6e:	6063      	str	r3, [r4, #4]
20003c70:	60a3      	str	r3, [r4, #8]
20003c72:	6663      	str	r3, [r4, #100]	; 0x64
20003c74:	6123      	str	r3, [r4, #16]
20003c76:	6163      	str	r3, [r4, #20]
20003c78:	61a3      	str	r3, [r4, #24]
20003c7a:	f7fe ff73 	bl	20002b64 <memset>
20003c7e:	f245 3009 	movw	r0, #21257	; 0x5309
20003c82:	f245 21cd 	movw	r1, #21197	; 0x52cd
20003c86:	f245 22a5 	movw	r2, #21157	; 0x52a5
20003c8a:	f245 239d 	movw	r3, #21149	; 0x529d
20003c8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003c92:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003c96:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c9e:	6260      	str	r0, [r4, #36]	; 0x24
20003ca0:	62a1      	str	r1, [r4, #40]	; 0x28
20003ca2:	62e2      	str	r2, [r4, #44]	; 0x2c
20003ca4:	6323      	str	r3, [r4, #48]	; 0x30
20003ca6:	6224      	str	r4, [r4, #32]
20003ca8:	bd10      	pop	{r4, pc}
20003caa:	bf00      	nop

20003cac <__sfmoreglue>:
20003cac:	b570      	push	{r4, r5, r6, lr}
20003cae:	2568      	movs	r5, #104	; 0x68
20003cb0:	460e      	mov	r6, r1
20003cb2:	fb05 f501 	mul.w	r5, r5, r1
20003cb6:	f105 010c 	add.w	r1, r5, #12
20003cba:	f000 fc0f 	bl	200044dc <_malloc_r>
20003cbe:	4604      	mov	r4, r0
20003cc0:	b148      	cbz	r0, 20003cd6 <__sfmoreglue+0x2a>
20003cc2:	f100 030c 	add.w	r3, r0, #12
20003cc6:	2100      	movs	r1, #0
20003cc8:	6046      	str	r6, [r0, #4]
20003cca:	462a      	mov	r2, r5
20003ccc:	4618      	mov	r0, r3
20003cce:	6021      	str	r1, [r4, #0]
20003cd0:	60a3      	str	r3, [r4, #8]
20003cd2:	f7fe ff47 	bl	20002b64 <memset>
20003cd6:	4620      	mov	r0, r4
20003cd8:	bd70      	pop	{r4, r5, r6, pc}
20003cda:	bf00      	nop

20003cdc <__sfp>:
20003cdc:	f246 33d8 	movw	r3, #25560	; 0x63d8
20003ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ce4:	b570      	push	{r4, r5, r6, lr}
20003ce6:	681d      	ldr	r5, [r3, #0]
20003ce8:	4606      	mov	r6, r0
20003cea:	69ab      	ldr	r3, [r5, #24]
20003cec:	2b00      	cmp	r3, #0
20003cee:	d02a      	beq.n	20003d46 <__sfp+0x6a>
20003cf0:	35d8      	adds	r5, #216	; 0xd8
20003cf2:	686b      	ldr	r3, [r5, #4]
20003cf4:	68ac      	ldr	r4, [r5, #8]
20003cf6:	3b01      	subs	r3, #1
20003cf8:	d503      	bpl.n	20003d02 <__sfp+0x26>
20003cfa:	e020      	b.n	20003d3e <__sfp+0x62>
20003cfc:	3468      	adds	r4, #104	; 0x68
20003cfe:	3b01      	subs	r3, #1
20003d00:	d41d      	bmi.n	20003d3e <__sfp+0x62>
20003d02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20003d06:	2a00      	cmp	r2, #0
20003d08:	d1f8      	bne.n	20003cfc <__sfp+0x20>
20003d0a:	2500      	movs	r5, #0
20003d0c:	f04f 33ff 	mov.w	r3, #4294967295
20003d10:	6665      	str	r5, [r4, #100]	; 0x64
20003d12:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20003d16:	81e3      	strh	r3, [r4, #14]
20003d18:	4629      	mov	r1, r5
20003d1a:	f04f 0301 	mov.w	r3, #1
20003d1e:	6025      	str	r5, [r4, #0]
20003d20:	81a3      	strh	r3, [r4, #12]
20003d22:	2208      	movs	r2, #8
20003d24:	60a5      	str	r5, [r4, #8]
20003d26:	6065      	str	r5, [r4, #4]
20003d28:	6125      	str	r5, [r4, #16]
20003d2a:	6165      	str	r5, [r4, #20]
20003d2c:	61a5      	str	r5, [r4, #24]
20003d2e:	f7fe ff19 	bl	20002b64 <memset>
20003d32:	64e5      	str	r5, [r4, #76]	; 0x4c
20003d34:	6365      	str	r5, [r4, #52]	; 0x34
20003d36:	63a5      	str	r5, [r4, #56]	; 0x38
20003d38:	64a5      	str	r5, [r4, #72]	; 0x48
20003d3a:	4620      	mov	r0, r4
20003d3c:	bd70      	pop	{r4, r5, r6, pc}
20003d3e:	6828      	ldr	r0, [r5, #0]
20003d40:	b128      	cbz	r0, 20003d4e <__sfp+0x72>
20003d42:	4605      	mov	r5, r0
20003d44:	e7d5      	b.n	20003cf2 <__sfp+0x16>
20003d46:	4628      	mov	r0, r5
20003d48:	f000 f80c 	bl	20003d64 <__sinit>
20003d4c:	e7d0      	b.n	20003cf0 <__sfp+0x14>
20003d4e:	4630      	mov	r0, r6
20003d50:	2104      	movs	r1, #4
20003d52:	f7ff ffab 	bl	20003cac <__sfmoreglue>
20003d56:	6028      	str	r0, [r5, #0]
20003d58:	2800      	cmp	r0, #0
20003d5a:	d1f2      	bne.n	20003d42 <__sfp+0x66>
20003d5c:	230c      	movs	r3, #12
20003d5e:	4604      	mov	r4, r0
20003d60:	6033      	str	r3, [r6, #0]
20003d62:	e7ea      	b.n	20003d3a <__sfp+0x5e>

20003d64 <__sinit>:
20003d64:	b570      	push	{r4, r5, r6, lr}
20003d66:	6986      	ldr	r6, [r0, #24]
20003d68:	4604      	mov	r4, r0
20003d6a:	b106      	cbz	r6, 20003d6e <__sinit+0xa>
20003d6c:	bd70      	pop	{r4, r5, r6, pc}
20003d6e:	f643 4345 	movw	r3, #15429	; 0x3c45
20003d72:	2501      	movs	r5, #1
20003d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d78:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20003d7c:	6283      	str	r3, [r0, #40]	; 0x28
20003d7e:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20003d82:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20003d86:	6185      	str	r5, [r0, #24]
20003d88:	f7ff ffa8 	bl	20003cdc <__sfp>
20003d8c:	6060      	str	r0, [r4, #4]
20003d8e:	4620      	mov	r0, r4
20003d90:	f7ff ffa4 	bl	20003cdc <__sfp>
20003d94:	60a0      	str	r0, [r4, #8]
20003d96:	4620      	mov	r0, r4
20003d98:	f7ff ffa0 	bl	20003cdc <__sfp>
20003d9c:	4632      	mov	r2, r6
20003d9e:	2104      	movs	r1, #4
20003da0:	4623      	mov	r3, r4
20003da2:	60e0      	str	r0, [r4, #12]
20003da4:	6860      	ldr	r0, [r4, #4]
20003da6:	f7ff ff59 	bl	20003c5c <std>
20003daa:	462a      	mov	r2, r5
20003dac:	68a0      	ldr	r0, [r4, #8]
20003dae:	2109      	movs	r1, #9
20003db0:	4623      	mov	r3, r4
20003db2:	f7ff ff53 	bl	20003c5c <std>
20003db6:	4623      	mov	r3, r4
20003db8:	68e0      	ldr	r0, [r4, #12]
20003dba:	2112      	movs	r1, #18
20003dbc:	2202      	movs	r2, #2
20003dbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20003dc2:	e74b      	b.n	20003c5c <std>

20003dc4 <_malloc_trim_r>:
20003dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20003dc6:	f246 6400 	movw	r4, #26112	; 0x6600
20003dca:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003dce:	460f      	mov	r7, r1
20003dd0:	4605      	mov	r5, r0
20003dd2:	f000 ffb3 	bl	20004d3c <__malloc_lock>
20003dd6:	68a3      	ldr	r3, [r4, #8]
20003dd8:	685e      	ldr	r6, [r3, #4]
20003dda:	f026 0603 	bic.w	r6, r6, #3
20003dde:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20003de2:	330f      	adds	r3, #15
20003de4:	1bdf      	subs	r7, r3, r7
20003de6:	0b3f      	lsrs	r7, r7, #12
20003de8:	3f01      	subs	r7, #1
20003dea:	033f      	lsls	r7, r7, #12
20003dec:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20003df0:	db07      	blt.n	20003e02 <_malloc_trim_r+0x3e>
20003df2:	2100      	movs	r1, #0
20003df4:	4628      	mov	r0, r5
20003df6:	f001 f97f 	bl	200050f8 <_sbrk_r>
20003dfa:	68a3      	ldr	r3, [r4, #8]
20003dfc:	18f3      	adds	r3, r6, r3
20003dfe:	4283      	cmp	r3, r0
20003e00:	d004      	beq.n	20003e0c <_malloc_trim_r+0x48>
20003e02:	4628      	mov	r0, r5
20003e04:	f000 ff9c 	bl	20004d40 <__malloc_unlock>
20003e08:	2000      	movs	r0, #0
20003e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20003e0c:	4279      	negs	r1, r7
20003e0e:	4628      	mov	r0, r5
20003e10:	f001 f972 	bl	200050f8 <_sbrk_r>
20003e14:	f1b0 3fff 	cmp.w	r0, #4294967295
20003e18:	d010      	beq.n	20003e3c <_malloc_trim_r+0x78>
20003e1a:	68a2      	ldr	r2, [r4, #8]
20003e1c:	f646 2320 	movw	r3, #27168	; 0x6a20
20003e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e24:	1bf6      	subs	r6, r6, r7
20003e26:	f046 0601 	orr.w	r6, r6, #1
20003e2a:	4628      	mov	r0, r5
20003e2c:	6056      	str	r6, [r2, #4]
20003e2e:	681a      	ldr	r2, [r3, #0]
20003e30:	1bd7      	subs	r7, r2, r7
20003e32:	601f      	str	r7, [r3, #0]
20003e34:	f000 ff84 	bl	20004d40 <__malloc_unlock>
20003e38:	2001      	movs	r0, #1
20003e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20003e3c:	2100      	movs	r1, #0
20003e3e:	4628      	mov	r0, r5
20003e40:	f001 f95a 	bl	200050f8 <_sbrk_r>
20003e44:	68a3      	ldr	r3, [r4, #8]
20003e46:	1ac2      	subs	r2, r0, r3
20003e48:	2a0f      	cmp	r2, #15
20003e4a:	ddda      	ble.n	20003e02 <_malloc_trim_r+0x3e>
20003e4c:	f646 2408 	movw	r4, #27144	; 0x6a08
20003e50:	f646 2120 	movw	r1, #27168	; 0x6a20
20003e54:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003e58:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003e5c:	f042 0201 	orr.w	r2, r2, #1
20003e60:	6824      	ldr	r4, [r4, #0]
20003e62:	1b00      	subs	r0, r0, r4
20003e64:	6008      	str	r0, [r1, #0]
20003e66:	605a      	str	r2, [r3, #4]
20003e68:	e7cb      	b.n	20003e02 <_malloc_trim_r+0x3e>
20003e6a:	bf00      	nop

20003e6c <_free_r>:
20003e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20003e70:	4605      	mov	r5, r0
20003e72:	460c      	mov	r4, r1
20003e74:	2900      	cmp	r1, #0
20003e76:	f000 8088 	beq.w	20003f8a <_free_r+0x11e>
20003e7a:	f000 ff5f 	bl	20004d3c <__malloc_lock>
20003e7e:	f1a4 0208 	sub.w	r2, r4, #8
20003e82:	f246 6000 	movw	r0, #26112	; 0x6600
20003e86:	6856      	ldr	r6, [r2, #4]
20003e88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003e8c:	f026 0301 	bic.w	r3, r6, #1
20003e90:	f8d0 c008 	ldr.w	ip, [r0, #8]
20003e94:	18d1      	adds	r1, r2, r3
20003e96:	458c      	cmp	ip, r1
20003e98:	684f      	ldr	r7, [r1, #4]
20003e9a:	f027 0703 	bic.w	r7, r7, #3
20003e9e:	f000 8095 	beq.w	20003fcc <_free_r+0x160>
20003ea2:	f016 0601 	ands.w	r6, r6, #1
20003ea6:	604f      	str	r7, [r1, #4]
20003ea8:	d05f      	beq.n	20003f6a <_free_r+0xfe>
20003eaa:	2600      	movs	r6, #0
20003eac:	19cc      	adds	r4, r1, r7
20003eae:	6864      	ldr	r4, [r4, #4]
20003eb0:	f014 0f01 	tst.w	r4, #1
20003eb4:	d106      	bne.n	20003ec4 <_free_r+0x58>
20003eb6:	19db      	adds	r3, r3, r7
20003eb8:	2e00      	cmp	r6, #0
20003eba:	d07a      	beq.n	20003fb2 <_free_r+0x146>
20003ebc:	688c      	ldr	r4, [r1, #8]
20003ebe:	68c9      	ldr	r1, [r1, #12]
20003ec0:	608c      	str	r4, [r1, #8]
20003ec2:	60e1      	str	r1, [r4, #12]
20003ec4:	f043 0101 	orr.w	r1, r3, #1
20003ec8:	50d3      	str	r3, [r2, r3]
20003eca:	6051      	str	r1, [r2, #4]
20003ecc:	2e00      	cmp	r6, #0
20003ece:	d147      	bne.n	20003f60 <_free_r+0xf4>
20003ed0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20003ed4:	d35b      	bcc.n	20003f8e <_free_r+0x122>
20003ed6:	0a59      	lsrs	r1, r3, #9
20003ed8:	2904      	cmp	r1, #4
20003eda:	bf9e      	ittt	ls
20003edc:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20003ee0:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20003ee4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003ee8:	d928      	bls.n	20003f3c <_free_r+0xd0>
20003eea:	2914      	cmp	r1, #20
20003eec:	bf9c      	itt	ls
20003eee:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20003ef2:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003ef6:	d921      	bls.n	20003f3c <_free_r+0xd0>
20003ef8:	2954      	cmp	r1, #84	; 0x54
20003efa:	bf9e      	ittt	ls
20003efc:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20003f00:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20003f04:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003f08:	d918      	bls.n	20003f3c <_free_r+0xd0>
20003f0a:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20003f0e:	bf9e      	ittt	ls
20003f10:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20003f14:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20003f18:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003f1c:	d90e      	bls.n	20003f3c <_free_r+0xd0>
20003f1e:	f240 5c54 	movw	ip, #1364	; 0x554
20003f22:	4561      	cmp	r1, ip
20003f24:	bf95      	itete	ls
20003f26:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20003f2a:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20003f2e:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20003f32:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20003f36:	bf98      	it	ls
20003f38:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003f3c:	1904      	adds	r4, r0, r4
20003f3e:	68a1      	ldr	r1, [r4, #8]
20003f40:	42a1      	cmp	r1, r4
20003f42:	d103      	bne.n	20003f4c <_free_r+0xe0>
20003f44:	e064      	b.n	20004010 <_free_r+0x1a4>
20003f46:	6889      	ldr	r1, [r1, #8]
20003f48:	428c      	cmp	r4, r1
20003f4a:	d004      	beq.n	20003f56 <_free_r+0xea>
20003f4c:	6848      	ldr	r0, [r1, #4]
20003f4e:	f020 0003 	bic.w	r0, r0, #3
20003f52:	4283      	cmp	r3, r0
20003f54:	d3f7      	bcc.n	20003f46 <_free_r+0xda>
20003f56:	68cb      	ldr	r3, [r1, #12]
20003f58:	60d3      	str	r3, [r2, #12]
20003f5a:	6091      	str	r1, [r2, #8]
20003f5c:	60ca      	str	r2, [r1, #12]
20003f5e:	609a      	str	r2, [r3, #8]
20003f60:	4628      	mov	r0, r5
20003f62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20003f66:	f000 beeb 	b.w	20004d40 <__malloc_unlock>
20003f6a:	f854 4c08 	ldr.w	r4, [r4, #-8]
20003f6e:	f100 0c08 	add.w	ip, r0, #8
20003f72:	1b12      	subs	r2, r2, r4
20003f74:	191b      	adds	r3, r3, r4
20003f76:	6894      	ldr	r4, [r2, #8]
20003f78:	4564      	cmp	r4, ip
20003f7a:	d047      	beq.n	2000400c <_free_r+0x1a0>
20003f7c:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20003f80:	f8cc 4008 	str.w	r4, [ip, #8]
20003f84:	f8c4 c00c 	str.w	ip, [r4, #12]
20003f88:	e790      	b.n	20003eac <_free_r+0x40>
20003f8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20003f8e:	08db      	lsrs	r3, r3, #3
20003f90:	f04f 0c01 	mov.w	ip, #1
20003f94:	6846      	ldr	r6, [r0, #4]
20003f96:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20003f9a:	109b      	asrs	r3, r3, #2
20003f9c:	fa0c f303 	lsl.w	r3, ip, r3
20003fa0:	60d1      	str	r1, [r2, #12]
20003fa2:	688c      	ldr	r4, [r1, #8]
20003fa4:	ea46 0303 	orr.w	r3, r6, r3
20003fa8:	6043      	str	r3, [r0, #4]
20003faa:	6094      	str	r4, [r2, #8]
20003fac:	60e2      	str	r2, [r4, #12]
20003fae:	608a      	str	r2, [r1, #8]
20003fb0:	e7d6      	b.n	20003f60 <_free_r+0xf4>
20003fb2:	688c      	ldr	r4, [r1, #8]
20003fb4:	4f1c      	ldr	r7, [pc, #112]	; (20004028 <_free_r+0x1bc>)
20003fb6:	42bc      	cmp	r4, r7
20003fb8:	d181      	bne.n	20003ebe <_free_r+0x52>
20003fba:	50d3      	str	r3, [r2, r3]
20003fbc:	f043 0301 	orr.w	r3, r3, #1
20003fc0:	60e2      	str	r2, [r4, #12]
20003fc2:	60a2      	str	r2, [r4, #8]
20003fc4:	6053      	str	r3, [r2, #4]
20003fc6:	6094      	str	r4, [r2, #8]
20003fc8:	60d4      	str	r4, [r2, #12]
20003fca:	e7c9      	b.n	20003f60 <_free_r+0xf4>
20003fcc:	18fb      	adds	r3, r7, r3
20003fce:	f016 0f01 	tst.w	r6, #1
20003fd2:	d107      	bne.n	20003fe4 <_free_r+0x178>
20003fd4:	f854 1c08 	ldr.w	r1, [r4, #-8]
20003fd8:	1a52      	subs	r2, r2, r1
20003fda:	185b      	adds	r3, r3, r1
20003fdc:	68d4      	ldr	r4, [r2, #12]
20003fde:	6891      	ldr	r1, [r2, #8]
20003fe0:	60a1      	str	r1, [r4, #8]
20003fe2:	60cc      	str	r4, [r1, #12]
20003fe4:	f646 210c 	movw	r1, #27148	; 0x6a0c
20003fe8:	6082      	str	r2, [r0, #8]
20003fea:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003fee:	f043 0001 	orr.w	r0, r3, #1
20003ff2:	6050      	str	r0, [r2, #4]
20003ff4:	680a      	ldr	r2, [r1, #0]
20003ff6:	4293      	cmp	r3, r2
20003ff8:	d3b2      	bcc.n	20003f60 <_free_r+0xf4>
20003ffa:	f646 231c 	movw	r3, #27164	; 0x6a1c
20003ffe:	4628      	mov	r0, r5
20004000:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004004:	6819      	ldr	r1, [r3, #0]
20004006:	f7ff fedd 	bl	20003dc4 <_malloc_trim_r>
2000400a:	e7a9      	b.n	20003f60 <_free_r+0xf4>
2000400c:	2601      	movs	r6, #1
2000400e:	e74d      	b.n	20003eac <_free_r+0x40>
20004010:	2601      	movs	r6, #1
20004012:	6844      	ldr	r4, [r0, #4]
20004014:	ea4f 0cac 	mov.w	ip, ip, asr #2
20004018:	460b      	mov	r3, r1
2000401a:	fa06 fc0c 	lsl.w	ip, r6, ip
2000401e:	ea44 040c 	orr.w	r4, r4, ip
20004022:	6044      	str	r4, [r0, #4]
20004024:	e798      	b.n	20003f58 <_free_r+0xec>
20004026:	bf00      	nop
20004028:	20006608 	.word	0x20006608

2000402c <__sfvwrite_r>:
2000402c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004030:	6893      	ldr	r3, [r2, #8]
20004032:	b085      	sub	sp, #20
20004034:	4690      	mov	r8, r2
20004036:	460c      	mov	r4, r1
20004038:	9003      	str	r0, [sp, #12]
2000403a:	2b00      	cmp	r3, #0
2000403c:	d064      	beq.n	20004108 <__sfvwrite_r+0xdc>
2000403e:	8988      	ldrh	r0, [r1, #12]
20004040:	fa1f fa80 	uxth.w	sl, r0
20004044:	f01a 0f08 	tst.w	sl, #8
20004048:	f000 80a0 	beq.w	2000418c <__sfvwrite_r+0x160>
2000404c:	690b      	ldr	r3, [r1, #16]
2000404e:	2b00      	cmp	r3, #0
20004050:	f000 809c 	beq.w	2000418c <__sfvwrite_r+0x160>
20004054:	f01a 0b02 	ands.w	fp, sl, #2
20004058:	f8d8 5000 	ldr.w	r5, [r8]
2000405c:	bf1c      	itt	ne
2000405e:	f04f 0a00 	movne.w	sl, #0
20004062:	4657      	movne	r7, sl
20004064:	d136      	bne.n	200040d4 <__sfvwrite_r+0xa8>
20004066:	f01a 0a01 	ands.w	sl, sl, #1
2000406a:	bf1d      	ittte	ne
2000406c:	46dc      	movne	ip, fp
2000406e:	46d9      	movne	r9, fp
20004070:	465f      	movne	r7, fp
20004072:	4656      	moveq	r6, sl
20004074:	d152      	bne.n	2000411c <__sfvwrite_r+0xf0>
20004076:	b326      	cbz	r6, 200040c2 <__sfvwrite_r+0x96>
20004078:	b280      	uxth	r0, r0
2000407a:	68a7      	ldr	r7, [r4, #8]
2000407c:	f410 7f00 	tst.w	r0, #512	; 0x200
20004080:	f000 808f 	beq.w	200041a2 <__sfvwrite_r+0x176>
20004084:	42be      	cmp	r6, r7
20004086:	46bb      	mov	fp, r7
20004088:	f080 80a7 	bcs.w	200041da <__sfvwrite_r+0x1ae>
2000408c:	6820      	ldr	r0, [r4, #0]
2000408e:	4637      	mov	r7, r6
20004090:	46b3      	mov	fp, r6
20004092:	465a      	mov	r2, fp
20004094:	4651      	mov	r1, sl
20004096:	f000 fdf5 	bl	20004c84 <memmove>
2000409a:	68a2      	ldr	r2, [r4, #8]
2000409c:	6823      	ldr	r3, [r4, #0]
2000409e:	46b1      	mov	r9, r6
200040a0:	1bd7      	subs	r7, r2, r7
200040a2:	60a7      	str	r7, [r4, #8]
200040a4:	4637      	mov	r7, r6
200040a6:	445b      	add	r3, fp
200040a8:	6023      	str	r3, [r4, #0]
200040aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
200040ae:	ebc9 0606 	rsb	r6, r9, r6
200040b2:	44ca      	add	sl, r9
200040b4:	1bdf      	subs	r7, r3, r7
200040b6:	f8c8 7008 	str.w	r7, [r8, #8]
200040ba:	b32f      	cbz	r7, 20004108 <__sfvwrite_r+0xdc>
200040bc:	89a0      	ldrh	r0, [r4, #12]
200040be:	2e00      	cmp	r6, #0
200040c0:	d1da      	bne.n	20004078 <__sfvwrite_r+0x4c>
200040c2:	f8d5 a000 	ldr.w	sl, [r5]
200040c6:	686e      	ldr	r6, [r5, #4]
200040c8:	3508      	adds	r5, #8
200040ca:	e7d4      	b.n	20004076 <__sfvwrite_r+0x4a>
200040cc:	f8d5 a000 	ldr.w	sl, [r5]
200040d0:	686f      	ldr	r7, [r5, #4]
200040d2:	3508      	adds	r5, #8
200040d4:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
200040d8:	bf34      	ite	cc
200040da:	463b      	movcc	r3, r7
200040dc:	f44f 6380 	movcs.w	r3, #1024	; 0x400
200040e0:	4652      	mov	r2, sl
200040e2:	9803      	ldr	r0, [sp, #12]
200040e4:	2f00      	cmp	r7, #0
200040e6:	d0f1      	beq.n	200040cc <__sfvwrite_r+0xa0>
200040e8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200040ea:	6a21      	ldr	r1, [r4, #32]
200040ec:	47b0      	blx	r6
200040ee:	2800      	cmp	r0, #0
200040f0:	4482      	add	sl, r0
200040f2:	ebc0 0707 	rsb	r7, r0, r7
200040f6:	f340 80ec 	ble.w	200042d2 <__sfvwrite_r+0x2a6>
200040fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
200040fe:	1a18      	subs	r0, r3, r0
20004100:	f8c8 0008 	str.w	r0, [r8, #8]
20004104:	2800      	cmp	r0, #0
20004106:	d1e5      	bne.n	200040d4 <__sfvwrite_r+0xa8>
20004108:	2000      	movs	r0, #0
2000410a:	b005      	add	sp, #20
2000410c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004110:	f8d5 9000 	ldr.w	r9, [r5]
20004114:	f04f 0c00 	mov.w	ip, #0
20004118:	686f      	ldr	r7, [r5, #4]
2000411a:	3508      	adds	r5, #8
2000411c:	2f00      	cmp	r7, #0
2000411e:	d0f7      	beq.n	20004110 <__sfvwrite_r+0xe4>
20004120:	f1bc 0f00 	cmp.w	ip, #0
20004124:	f000 80b5 	beq.w	20004292 <__sfvwrite_r+0x266>
20004128:	6963      	ldr	r3, [r4, #20]
2000412a:	45bb      	cmp	fp, r7
2000412c:	bf34      	ite	cc
2000412e:	46da      	movcc	sl, fp
20004130:	46ba      	movcs	sl, r7
20004132:	68a6      	ldr	r6, [r4, #8]
20004134:	6820      	ldr	r0, [r4, #0]
20004136:	6922      	ldr	r2, [r4, #16]
20004138:	199e      	adds	r6, r3, r6
2000413a:	4290      	cmp	r0, r2
2000413c:	bf94      	ite	ls
2000413e:	2200      	movls	r2, #0
20004140:	2201      	movhi	r2, #1
20004142:	45b2      	cmp	sl, r6
20004144:	bfd4      	ite	le
20004146:	2200      	movle	r2, #0
20004148:	f002 0201 	andgt.w	r2, r2, #1
2000414c:	2a00      	cmp	r2, #0
2000414e:	f040 80ae 	bne.w	200042ae <__sfvwrite_r+0x282>
20004152:	459a      	cmp	sl, r3
20004154:	f2c0 8082 	blt.w	2000425c <__sfvwrite_r+0x230>
20004158:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000415a:	464a      	mov	r2, r9
2000415c:	f8cd c004 	str.w	ip, [sp, #4]
20004160:	9803      	ldr	r0, [sp, #12]
20004162:	6a21      	ldr	r1, [r4, #32]
20004164:	47b0      	blx	r6
20004166:	f8dd c004 	ldr.w	ip, [sp, #4]
2000416a:	1e06      	subs	r6, r0, #0
2000416c:	f340 80b1 	ble.w	200042d2 <__sfvwrite_r+0x2a6>
20004170:	ebbb 0b06 	subs.w	fp, fp, r6
20004174:	f000 8086 	beq.w	20004284 <__sfvwrite_r+0x258>
20004178:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000417c:	44b1      	add	r9, r6
2000417e:	1bbf      	subs	r7, r7, r6
20004180:	1b9e      	subs	r6, r3, r6
20004182:	f8c8 6008 	str.w	r6, [r8, #8]
20004186:	2e00      	cmp	r6, #0
20004188:	d1c8      	bne.n	2000411c <__sfvwrite_r+0xf0>
2000418a:	e7bd      	b.n	20004108 <__sfvwrite_r+0xdc>
2000418c:	9803      	ldr	r0, [sp, #12]
2000418e:	4621      	mov	r1, r4
20004190:	f7ff fbee 	bl	20003970 <__swsetup_r>
20004194:	2800      	cmp	r0, #0
20004196:	f040 80d4 	bne.w	20004342 <__sfvwrite_r+0x316>
2000419a:	89a0      	ldrh	r0, [r4, #12]
2000419c:	fa1f fa80 	uxth.w	sl, r0
200041a0:	e758      	b.n	20004054 <__sfvwrite_r+0x28>
200041a2:	6820      	ldr	r0, [r4, #0]
200041a4:	46b9      	mov	r9, r7
200041a6:	6923      	ldr	r3, [r4, #16]
200041a8:	4298      	cmp	r0, r3
200041aa:	bf94      	ite	ls
200041ac:	2300      	movls	r3, #0
200041ae:	2301      	movhi	r3, #1
200041b0:	42b7      	cmp	r7, r6
200041b2:	bf2c      	ite	cs
200041b4:	2300      	movcs	r3, #0
200041b6:	f003 0301 	andcc.w	r3, r3, #1
200041ba:	2b00      	cmp	r3, #0
200041bc:	f040 809d 	bne.w	200042fa <__sfvwrite_r+0x2ce>
200041c0:	6963      	ldr	r3, [r4, #20]
200041c2:	429e      	cmp	r6, r3
200041c4:	f0c0 808c 	bcc.w	200042e0 <__sfvwrite_r+0x2b4>
200041c8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200041ca:	4652      	mov	r2, sl
200041cc:	9803      	ldr	r0, [sp, #12]
200041ce:	6a21      	ldr	r1, [r4, #32]
200041d0:	47b8      	blx	r7
200041d2:	1e07      	subs	r7, r0, #0
200041d4:	dd7d      	ble.n	200042d2 <__sfvwrite_r+0x2a6>
200041d6:	46b9      	mov	r9, r7
200041d8:	e767      	b.n	200040aa <__sfvwrite_r+0x7e>
200041da:	f410 6f90 	tst.w	r0, #1152	; 0x480
200041de:	bf08      	it	eq
200041e0:	6820      	ldreq	r0, [r4, #0]
200041e2:	f43f af56 	beq.w	20004092 <__sfvwrite_r+0x66>
200041e6:	6962      	ldr	r2, [r4, #20]
200041e8:	6921      	ldr	r1, [r4, #16]
200041ea:	6823      	ldr	r3, [r4, #0]
200041ec:	eb02 0942 	add.w	r9, r2, r2, lsl #1
200041f0:	1a5b      	subs	r3, r3, r1
200041f2:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
200041f6:	f103 0c01 	add.w	ip, r3, #1
200041fa:	44b4      	add	ip, r6
200041fc:	ea4f 0969 	mov.w	r9, r9, asr #1
20004200:	45e1      	cmp	r9, ip
20004202:	464a      	mov	r2, r9
20004204:	bf3c      	itt	cc
20004206:	46e1      	movcc	r9, ip
20004208:	464a      	movcc	r2, r9
2000420a:	f410 6f80 	tst.w	r0, #1024	; 0x400
2000420e:	f000 8083 	beq.w	20004318 <__sfvwrite_r+0x2ec>
20004212:	4611      	mov	r1, r2
20004214:	9803      	ldr	r0, [sp, #12]
20004216:	9302      	str	r3, [sp, #8]
20004218:	f000 f960 	bl	200044dc <_malloc_r>
2000421c:	9b02      	ldr	r3, [sp, #8]
2000421e:	2800      	cmp	r0, #0
20004220:	f000 8099 	beq.w	20004356 <__sfvwrite_r+0x32a>
20004224:	461a      	mov	r2, r3
20004226:	6921      	ldr	r1, [r4, #16]
20004228:	9302      	str	r3, [sp, #8]
2000422a:	9001      	str	r0, [sp, #4]
2000422c:	f000 fc62 	bl	20004af4 <memcpy>
20004230:	89a2      	ldrh	r2, [r4, #12]
20004232:	9b02      	ldr	r3, [sp, #8]
20004234:	f8dd c004 	ldr.w	ip, [sp, #4]
20004238:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
2000423c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20004240:	81a2      	strh	r2, [r4, #12]
20004242:	ebc3 0209 	rsb	r2, r3, r9
20004246:	eb0c 0003 	add.w	r0, ip, r3
2000424a:	4637      	mov	r7, r6
2000424c:	46b3      	mov	fp, r6
2000424e:	60a2      	str	r2, [r4, #8]
20004250:	f8c4 c010 	str.w	ip, [r4, #16]
20004254:	6020      	str	r0, [r4, #0]
20004256:	f8c4 9014 	str.w	r9, [r4, #20]
2000425a:	e71a      	b.n	20004092 <__sfvwrite_r+0x66>
2000425c:	4652      	mov	r2, sl
2000425e:	4649      	mov	r1, r9
20004260:	4656      	mov	r6, sl
20004262:	f8cd c004 	str.w	ip, [sp, #4]
20004266:	f000 fd0d 	bl	20004c84 <memmove>
2000426a:	68a2      	ldr	r2, [r4, #8]
2000426c:	6823      	ldr	r3, [r4, #0]
2000426e:	ebbb 0b06 	subs.w	fp, fp, r6
20004272:	ebca 0202 	rsb	r2, sl, r2
20004276:	f8dd c004 	ldr.w	ip, [sp, #4]
2000427a:	4453      	add	r3, sl
2000427c:	60a2      	str	r2, [r4, #8]
2000427e:	6023      	str	r3, [r4, #0]
20004280:	f47f af7a 	bne.w	20004178 <__sfvwrite_r+0x14c>
20004284:	9803      	ldr	r0, [sp, #12]
20004286:	4621      	mov	r1, r4
20004288:	f7ff fbfc 	bl	20003a84 <_fflush_r>
2000428c:	bb08      	cbnz	r0, 200042d2 <__sfvwrite_r+0x2a6>
2000428e:	46dc      	mov	ip, fp
20004290:	e772      	b.n	20004178 <__sfvwrite_r+0x14c>
20004292:	4648      	mov	r0, r9
20004294:	210a      	movs	r1, #10
20004296:	463a      	mov	r2, r7
20004298:	f000 fbf2 	bl	20004a80 <memchr>
2000429c:	2800      	cmp	r0, #0
2000429e:	d04b      	beq.n	20004338 <__sfvwrite_r+0x30c>
200042a0:	f100 0b01 	add.w	fp, r0, #1
200042a4:	f04f 0c01 	mov.w	ip, #1
200042a8:	ebc9 0b0b 	rsb	fp, r9, fp
200042ac:	e73c      	b.n	20004128 <__sfvwrite_r+0xfc>
200042ae:	4649      	mov	r1, r9
200042b0:	4632      	mov	r2, r6
200042b2:	f8cd c004 	str.w	ip, [sp, #4]
200042b6:	f000 fce5 	bl	20004c84 <memmove>
200042ba:	6823      	ldr	r3, [r4, #0]
200042bc:	4621      	mov	r1, r4
200042be:	9803      	ldr	r0, [sp, #12]
200042c0:	199b      	adds	r3, r3, r6
200042c2:	6023      	str	r3, [r4, #0]
200042c4:	f7ff fbde 	bl	20003a84 <_fflush_r>
200042c8:	f8dd c004 	ldr.w	ip, [sp, #4]
200042cc:	2800      	cmp	r0, #0
200042ce:	f43f af4f 	beq.w	20004170 <__sfvwrite_r+0x144>
200042d2:	89a3      	ldrh	r3, [r4, #12]
200042d4:	f04f 30ff 	mov.w	r0, #4294967295
200042d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200042dc:	81a3      	strh	r3, [r4, #12]
200042de:	e714      	b.n	2000410a <__sfvwrite_r+0xde>
200042e0:	4632      	mov	r2, r6
200042e2:	4651      	mov	r1, sl
200042e4:	f000 fcce 	bl	20004c84 <memmove>
200042e8:	68a2      	ldr	r2, [r4, #8]
200042ea:	6823      	ldr	r3, [r4, #0]
200042ec:	4637      	mov	r7, r6
200042ee:	1b92      	subs	r2, r2, r6
200042f0:	46b1      	mov	r9, r6
200042f2:	199b      	adds	r3, r3, r6
200042f4:	60a2      	str	r2, [r4, #8]
200042f6:	6023      	str	r3, [r4, #0]
200042f8:	e6d7      	b.n	200040aa <__sfvwrite_r+0x7e>
200042fa:	4651      	mov	r1, sl
200042fc:	463a      	mov	r2, r7
200042fe:	f000 fcc1 	bl	20004c84 <memmove>
20004302:	6823      	ldr	r3, [r4, #0]
20004304:	9803      	ldr	r0, [sp, #12]
20004306:	4621      	mov	r1, r4
20004308:	19db      	adds	r3, r3, r7
2000430a:	6023      	str	r3, [r4, #0]
2000430c:	f7ff fbba 	bl	20003a84 <_fflush_r>
20004310:	2800      	cmp	r0, #0
20004312:	f43f aeca 	beq.w	200040aa <__sfvwrite_r+0x7e>
20004316:	e7dc      	b.n	200042d2 <__sfvwrite_r+0x2a6>
20004318:	9803      	ldr	r0, [sp, #12]
2000431a:	9302      	str	r3, [sp, #8]
2000431c:	f000 fd12 	bl	20004d44 <_realloc_r>
20004320:	9b02      	ldr	r3, [sp, #8]
20004322:	4684      	mov	ip, r0
20004324:	2800      	cmp	r0, #0
20004326:	d18c      	bne.n	20004242 <__sfvwrite_r+0x216>
20004328:	6921      	ldr	r1, [r4, #16]
2000432a:	9803      	ldr	r0, [sp, #12]
2000432c:	f7ff fd9e 	bl	20003e6c <_free_r>
20004330:	9903      	ldr	r1, [sp, #12]
20004332:	230c      	movs	r3, #12
20004334:	600b      	str	r3, [r1, #0]
20004336:	e7cc      	b.n	200042d2 <__sfvwrite_r+0x2a6>
20004338:	f107 0b01 	add.w	fp, r7, #1
2000433c:	f04f 0c01 	mov.w	ip, #1
20004340:	e6f2      	b.n	20004128 <__sfvwrite_r+0xfc>
20004342:	9903      	ldr	r1, [sp, #12]
20004344:	2209      	movs	r2, #9
20004346:	89a3      	ldrh	r3, [r4, #12]
20004348:	f04f 30ff 	mov.w	r0, #4294967295
2000434c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004350:	600a      	str	r2, [r1, #0]
20004352:	81a3      	strh	r3, [r4, #12]
20004354:	e6d9      	b.n	2000410a <__sfvwrite_r+0xde>
20004356:	9a03      	ldr	r2, [sp, #12]
20004358:	230c      	movs	r3, #12
2000435a:	6013      	str	r3, [r2, #0]
2000435c:	e7b9      	b.n	200042d2 <__sfvwrite_r+0x2a6>
2000435e:	bf00      	nop

20004360 <_fwalk_reent>:
20004360:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20004364:	4607      	mov	r7, r0
20004366:	468a      	mov	sl, r1
20004368:	f7ff fc48 	bl	20003bfc <__sfp_lock_acquire>
2000436c:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20004370:	bf08      	it	eq
20004372:	46b0      	moveq	r8, r6
20004374:	d018      	beq.n	200043a8 <_fwalk_reent+0x48>
20004376:	f04f 0800 	mov.w	r8, #0
2000437a:	6875      	ldr	r5, [r6, #4]
2000437c:	68b4      	ldr	r4, [r6, #8]
2000437e:	3d01      	subs	r5, #1
20004380:	d40f      	bmi.n	200043a2 <_fwalk_reent+0x42>
20004382:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20004386:	b14b      	cbz	r3, 2000439c <_fwalk_reent+0x3c>
20004388:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
2000438c:	4621      	mov	r1, r4
2000438e:	4638      	mov	r0, r7
20004390:	f1b3 3fff 	cmp.w	r3, #4294967295
20004394:	d002      	beq.n	2000439c <_fwalk_reent+0x3c>
20004396:	47d0      	blx	sl
20004398:	ea48 0800 	orr.w	r8, r8, r0
2000439c:	3468      	adds	r4, #104	; 0x68
2000439e:	3d01      	subs	r5, #1
200043a0:	d5ef      	bpl.n	20004382 <_fwalk_reent+0x22>
200043a2:	6836      	ldr	r6, [r6, #0]
200043a4:	2e00      	cmp	r6, #0
200043a6:	d1e8      	bne.n	2000437a <_fwalk_reent+0x1a>
200043a8:	f7ff fc2a 	bl	20003c00 <__sfp_lock_release>
200043ac:	4640      	mov	r0, r8
200043ae:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200043b2:	bf00      	nop

200043b4 <_fwalk>:
200043b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200043b8:	4606      	mov	r6, r0
200043ba:	4688      	mov	r8, r1
200043bc:	f7ff fc1e 	bl	20003bfc <__sfp_lock_acquire>
200043c0:	36d8      	adds	r6, #216	; 0xd8
200043c2:	bf08      	it	eq
200043c4:	4637      	moveq	r7, r6
200043c6:	d015      	beq.n	200043f4 <_fwalk+0x40>
200043c8:	2700      	movs	r7, #0
200043ca:	6875      	ldr	r5, [r6, #4]
200043cc:	68b4      	ldr	r4, [r6, #8]
200043ce:	3d01      	subs	r5, #1
200043d0:	d40d      	bmi.n	200043ee <_fwalk+0x3a>
200043d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200043d6:	b13b      	cbz	r3, 200043e8 <_fwalk+0x34>
200043d8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200043dc:	4620      	mov	r0, r4
200043de:	f1b3 3fff 	cmp.w	r3, #4294967295
200043e2:	d001      	beq.n	200043e8 <_fwalk+0x34>
200043e4:	47c0      	blx	r8
200043e6:	4307      	orrs	r7, r0
200043e8:	3468      	adds	r4, #104	; 0x68
200043ea:	3d01      	subs	r5, #1
200043ec:	d5f1      	bpl.n	200043d2 <_fwalk+0x1e>
200043ee:	6836      	ldr	r6, [r6, #0]
200043f0:	2e00      	cmp	r6, #0
200043f2:	d1ea      	bne.n	200043ca <_fwalk+0x16>
200043f4:	f7ff fc04 	bl	20003c00 <__sfp_lock_release>
200043f8:	4638      	mov	r0, r7
200043fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200043fe:	bf00      	nop

20004400 <__smakebuf_r>:
20004400:	898b      	ldrh	r3, [r1, #12]
20004402:	b5f0      	push	{r4, r5, r6, r7, lr}
20004404:	460c      	mov	r4, r1
20004406:	b29a      	uxth	r2, r3
20004408:	b091      	sub	sp, #68	; 0x44
2000440a:	f012 0f02 	tst.w	r2, #2
2000440e:	4605      	mov	r5, r0
20004410:	d141      	bne.n	20004496 <__smakebuf_r+0x96>
20004412:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20004416:	2900      	cmp	r1, #0
20004418:	db18      	blt.n	2000444c <__smakebuf_r+0x4c>
2000441a:	aa01      	add	r2, sp, #4
2000441c:	f001 f830 	bl	20005480 <_fstat_r>
20004420:	2800      	cmp	r0, #0
20004422:	db11      	blt.n	20004448 <__smakebuf_r+0x48>
20004424:	9b02      	ldr	r3, [sp, #8]
20004426:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000442a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000442e:	bf14      	ite	ne
20004430:	2700      	movne	r7, #0
20004432:	2701      	moveq	r7, #1
20004434:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20004438:	d040      	beq.n	200044bc <__smakebuf_r+0xbc>
2000443a:	89a3      	ldrh	r3, [r4, #12]
2000443c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20004440:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20004444:	81a3      	strh	r3, [r4, #12]
20004446:	e00b      	b.n	20004460 <__smakebuf_r+0x60>
20004448:	89a3      	ldrh	r3, [r4, #12]
2000444a:	b29a      	uxth	r2, r3
2000444c:	f012 0f80 	tst.w	r2, #128	; 0x80
20004450:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20004454:	bf0c      	ite	eq
20004456:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000445a:	2640      	movne	r6, #64	; 0x40
2000445c:	2700      	movs	r7, #0
2000445e:	81a3      	strh	r3, [r4, #12]
20004460:	4628      	mov	r0, r5
20004462:	4631      	mov	r1, r6
20004464:	f000 f83a 	bl	200044dc <_malloc_r>
20004468:	b170      	cbz	r0, 20004488 <__smakebuf_r+0x88>
2000446a:	89a1      	ldrh	r1, [r4, #12]
2000446c:	f643 4245 	movw	r2, #15429	; 0x3c45
20004470:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004474:	6120      	str	r0, [r4, #16]
20004476:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000447a:	6166      	str	r6, [r4, #20]
2000447c:	62aa      	str	r2, [r5, #40]	; 0x28
2000447e:	81a1      	strh	r1, [r4, #12]
20004480:	6020      	str	r0, [r4, #0]
20004482:	b97f      	cbnz	r7, 200044a4 <__smakebuf_r+0xa4>
20004484:	b011      	add	sp, #68	; 0x44
20004486:	bdf0      	pop	{r4, r5, r6, r7, pc}
20004488:	89a3      	ldrh	r3, [r4, #12]
2000448a:	f413 7f00 	tst.w	r3, #512	; 0x200
2000448e:	d1f9      	bne.n	20004484 <__smakebuf_r+0x84>
20004490:	f043 0302 	orr.w	r3, r3, #2
20004494:	81a3      	strh	r3, [r4, #12]
20004496:	f104 0347 	add.w	r3, r4, #71	; 0x47
2000449a:	6123      	str	r3, [r4, #16]
2000449c:	6023      	str	r3, [r4, #0]
2000449e:	2301      	movs	r3, #1
200044a0:	6163      	str	r3, [r4, #20]
200044a2:	e7ef      	b.n	20004484 <__smakebuf_r+0x84>
200044a4:	4628      	mov	r0, r5
200044a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200044aa:	f000 ffff 	bl	200054ac <_isatty_r>
200044ae:	2800      	cmp	r0, #0
200044b0:	d0e8      	beq.n	20004484 <__smakebuf_r+0x84>
200044b2:	89a3      	ldrh	r3, [r4, #12]
200044b4:	f043 0301 	orr.w	r3, r3, #1
200044b8:	81a3      	strh	r3, [r4, #12]
200044ba:	e7e3      	b.n	20004484 <__smakebuf_r+0x84>
200044bc:	f245 23a5 	movw	r3, #21157	; 0x52a5
200044c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200044c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200044c6:	429a      	cmp	r2, r3
200044c8:	d1b7      	bne.n	2000443a <__smakebuf_r+0x3a>
200044ca:	89a2      	ldrh	r2, [r4, #12]
200044cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
200044d0:	461e      	mov	r6, r3
200044d2:	6523      	str	r3, [r4, #80]	; 0x50
200044d4:	ea42 0303 	orr.w	r3, r2, r3
200044d8:	81a3      	strh	r3, [r4, #12]
200044da:	e7c1      	b.n	20004460 <__smakebuf_r+0x60>

200044dc <_malloc_r>:
200044dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200044e0:	f101 040b 	add.w	r4, r1, #11
200044e4:	2c16      	cmp	r4, #22
200044e6:	b083      	sub	sp, #12
200044e8:	4606      	mov	r6, r0
200044ea:	d82f      	bhi.n	2000454c <_malloc_r+0x70>
200044ec:	2300      	movs	r3, #0
200044ee:	2410      	movs	r4, #16
200044f0:	428c      	cmp	r4, r1
200044f2:	bf2c      	ite	cs
200044f4:	4619      	movcs	r1, r3
200044f6:	f043 0101 	orrcc.w	r1, r3, #1
200044fa:	2900      	cmp	r1, #0
200044fc:	d130      	bne.n	20004560 <_malloc_r+0x84>
200044fe:	4630      	mov	r0, r6
20004500:	f000 fc1c 	bl	20004d3c <__malloc_lock>
20004504:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20004508:	d22e      	bcs.n	20004568 <_malloc_r+0x8c>
2000450a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000450e:	f246 6500 	movw	r5, #26112	; 0x6600
20004512:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004516:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000451a:	68d3      	ldr	r3, [r2, #12]
2000451c:	4293      	cmp	r3, r2
2000451e:	f000 8206 	beq.w	2000492e <_malloc_r+0x452>
20004522:	685a      	ldr	r2, [r3, #4]
20004524:	f103 0508 	add.w	r5, r3, #8
20004528:	68d9      	ldr	r1, [r3, #12]
2000452a:	4630      	mov	r0, r6
2000452c:	f022 0c03 	bic.w	ip, r2, #3
20004530:	689a      	ldr	r2, [r3, #8]
20004532:	4463      	add	r3, ip
20004534:	685c      	ldr	r4, [r3, #4]
20004536:	608a      	str	r2, [r1, #8]
20004538:	f044 0401 	orr.w	r4, r4, #1
2000453c:	60d1      	str	r1, [r2, #12]
2000453e:	605c      	str	r4, [r3, #4]
20004540:	f000 fbfe 	bl	20004d40 <__malloc_unlock>
20004544:	4628      	mov	r0, r5
20004546:	b003      	add	sp, #12
20004548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000454c:	f024 0407 	bic.w	r4, r4, #7
20004550:	0fe3      	lsrs	r3, r4, #31
20004552:	428c      	cmp	r4, r1
20004554:	bf2c      	ite	cs
20004556:	4619      	movcs	r1, r3
20004558:	f043 0101 	orrcc.w	r1, r3, #1
2000455c:	2900      	cmp	r1, #0
2000455e:	d0ce      	beq.n	200044fe <_malloc_r+0x22>
20004560:	230c      	movs	r3, #12
20004562:	2500      	movs	r5, #0
20004564:	6033      	str	r3, [r6, #0]
20004566:	e7ed      	b.n	20004544 <_malloc_r+0x68>
20004568:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000456c:	bf04      	itt	eq
2000456e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20004572:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20004576:	f040 8090 	bne.w	2000469a <_malloc_r+0x1be>
2000457a:	f246 6500 	movw	r5, #26112	; 0x6600
2000457e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004582:	1828      	adds	r0, r5, r0
20004584:	68c3      	ldr	r3, [r0, #12]
20004586:	4298      	cmp	r0, r3
20004588:	d106      	bne.n	20004598 <_malloc_r+0xbc>
2000458a:	e00d      	b.n	200045a8 <_malloc_r+0xcc>
2000458c:	2a00      	cmp	r2, #0
2000458e:	f280 816f 	bge.w	20004870 <_malloc_r+0x394>
20004592:	68db      	ldr	r3, [r3, #12]
20004594:	4298      	cmp	r0, r3
20004596:	d007      	beq.n	200045a8 <_malloc_r+0xcc>
20004598:	6859      	ldr	r1, [r3, #4]
2000459a:	f021 0103 	bic.w	r1, r1, #3
2000459e:	1b0a      	subs	r2, r1, r4
200045a0:	2a0f      	cmp	r2, #15
200045a2:	ddf3      	ble.n	2000458c <_malloc_r+0xb0>
200045a4:	f10e 3eff 	add.w	lr, lr, #4294967295
200045a8:	f10e 0e01 	add.w	lr, lr, #1
200045ac:	f246 6700 	movw	r7, #26112	; 0x6600
200045b0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200045b4:	f107 0108 	add.w	r1, r7, #8
200045b8:	688b      	ldr	r3, [r1, #8]
200045ba:	4299      	cmp	r1, r3
200045bc:	bf08      	it	eq
200045be:	687a      	ldreq	r2, [r7, #4]
200045c0:	d026      	beq.n	20004610 <_malloc_r+0x134>
200045c2:	685a      	ldr	r2, [r3, #4]
200045c4:	f022 0c03 	bic.w	ip, r2, #3
200045c8:	ebc4 020c 	rsb	r2, r4, ip
200045cc:	2a0f      	cmp	r2, #15
200045ce:	f300 8194 	bgt.w	200048fa <_malloc_r+0x41e>
200045d2:	2a00      	cmp	r2, #0
200045d4:	60c9      	str	r1, [r1, #12]
200045d6:	6089      	str	r1, [r1, #8]
200045d8:	f280 8099 	bge.w	2000470e <_malloc_r+0x232>
200045dc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200045e0:	f080 8165 	bcs.w	200048ae <_malloc_r+0x3d2>
200045e4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200045e8:	f04f 0a01 	mov.w	sl, #1
200045ec:	687a      	ldr	r2, [r7, #4]
200045ee:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200045f2:	ea4f 0cac 	mov.w	ip, ip, asr #2
200045f6:	fa0a fc0c 	lsl.w	ip, sl, ip
200045fa:	60d8      	str	r0, [r3, #12]
200045fc:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004600:	ea4c 0202 	orr.w	r2, ip, r2
20004604:	607a      	str	r2, [r7, #4]
20004606:	f8c3 8008 	str.w	r8, [r3, #8]
2000460a:	f8c8 300c 	str.w	r3, [r8, #12]
2000460e:	6083      	str	r3, [r0, #8]
20004610:	f04f 0c01 	mov.w	ip, #1
20004614:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004618:	fa0c fc03 	lsl.w	ip, ip, r3
2000461c:	4594      	cmp	ip, r2
2000461e:	f200 8082 	bhi.w	20004726 <_malloc_r+0x24a>
20004622:	ea12 0f0c 	tst.w	r2, ip
20004626:	d108      	bne.n	2000463a <_malloc_r+0x15e>
20004628:	f02e 0e03 	bic.w	lr, lr, #3
2000462c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004630:	f10e 0e04 	add.w	lr, lr, #4
20004634:	ea12 0f0c 	tst.w	r2, ip
20004638:	d0f8      	beq.n	2000462c <_malloc_r+0x150>
2000463a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000463e:	46f2      	mov	sl, lr
20004640:	46c8      	mov	r8, r9
20004642:	f8d8 300c 	ldr.w	r3, [r8, #12]
20004646:	4598      	cmp	r8, r3
20004648:	d107      	bne.n	2000465a <_malloc_r+0x17e>
2000464a:	e168      	b.n	2000491e <_malloc_r+0x442>
2000464c:	2a00      	cmp	r2, #0
2000464e:	f280 8178 	bge.w	20004942 <_malloc_r+0x466>
20004652:	68db      	ldr	r3, [r3, #12]
20004654:	4598      	cmp	r8, r3
20004656:	f000 8162 	beq.w	2000491e <_malloc_r+0x442>
2000465a:	6858      	ldr	r0, [r3, #4]
2000465c:	f020 0003 	bic.w	r0, r0, #3
20004660:	1b02      	subs	r2, r0, r4
20004662:	2a0f      	cmp	r2, #15
20004664:	ddf2      	ble.n	2000464c <_malloc_r+0x170>
20004666:	461d      	mov	r5, r3
20004668:	191f      	adds	r7, r3, r4
2000466a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000466e:	f044 0e01 	orr.w	lr, r4, #1
20004672:	f855 4f08 	ldr.w	r4, [r5, #8]!
20004676:	4630      	mov	r0, r6
20004678:	50ba      	str	r2, [r7, r2]
2000467a:	f042 0201 	orr.w	r2, r2, #1
2000467e:	f8c3 e004 	str.w	lr, [r3, #4]
20004682:	f8cc 4008 	str.w	r4, [ip, #8]
20004686:	f8c4 c00c 	str.w	ip, [r4, #12]
2000468a:	608f      	str	r7, [r1, #8]
2000468c:	60cf      	str	r7, [r1, #12]
2000468e:	607a      	str	r2, [r7, #4]
20004690:	60b9      	str	r1, [r7, #8]
20004692:	60f9      	str	r1, [r7, #12]
20004694:	f000 fb54 	bl	20004d40 <__malloc_unlock>
20004698:	e754      	b.n	20004544 <_malloc_r+0x68>
2000469a:	f1be 0f04 	cmp.w	lr, #4
2000469e:	bf9e      	ittt	ls
200046a0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200046a4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200046a8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200046ac:	f67f af65 	bls.w	2000457a <_malloc_r+0x9e>
200046b0:	f1be 0f14 	cmp.w	lr, #20
200046b4:	bf9c      	itt	ls
200046b6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200046ba:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200046be:	f67f af5c 	bls.w	2000457a <_malloc_r+0x9e>
200046c2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200046c6:	bf9e      	ittt	ls
200046c8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200046cc:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200046d0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200046d4:	f67f af51 	bls.w	2000457a <_malloc_r+0x9e>
200046d8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200046dc:	bf9e      	ittt	ls
200046de:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200046e2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200046e6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200046ea:	f67f af46 	bls.w	2000457a <_malloc_r+0x9e>
200046ee:	f240 5354 	movw	r3, #1364	; 0x554
200046f2:	459e      	cmp	lr, r3
200046f4:	bf95      	itete	ls
200046f6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200046fa:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200046fe:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004702:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20004706:	bf98      	it	ls
20004708:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000470c:	e735      	b.n	2000457a <_malloc_r+0x9e>
2000470e:	eb03 020c 	add.w	r2, r3, ip
20004712:	f103 0508 	add.w	r5, r3, #8
20004716:	4630      	mov	r0, r6
20004718:	6853      	ldr	r3, [r2, #4]
2000471a:	f043 0301 	orr.w	r3, r3, #1
2000471e:	6053      	str	r3, [r2, #4]
20004720:	f000 fb0e 	bl	20004d40 <__malloc_unlock>
20004724:	e70e      	b.n	20004544 <_malloc_r+0x68>
20004726:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000472a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000472e:	f023 0903 	bic.w	r9, r3, #3
20004732:	ebc4 0209 	rsb	r2, r4, r9
20004736:	454c      	cmp	r4, r9
20004738:	bf94      	ite	ls
2000473a:	2300      	movls	r3, #0
2000473c:	2301      	movhi	r3, #1
2000473e:	2a0f      	cmp	r2, #15
20004740:	bfd8      	it	le
20004742:	f043 0301 	orrle.w	r3, r3, #1
20004746:	2b00      	cmp	r3, #0
20004748:	f000 80a1 	beq.w	2000488e <_malloc_r+0x3b2>
2000474c:	f646 2b1c 	movw	fp, #27164	; 0x6a1c
20004750:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20004754:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004758:	f8db 3000 	ldr.w	r3, [fp]
2000475c:	3310      	adds	r3, #16
2000475e:	191b      	adds	r3, r3, r4
20004760:	f1b2 3fff 	cmp.w	r2, #4294967295
20004764:	d006      	beq.n	20004774 <_malloc_r+0x298>
20004766:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000476a:	331f      	adds	r3, #31
2000476c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004770:	f023 031f 	bic.w	r3, r3, #31
20004774:	4619      	mov	r1, r3
20004776:	4630      	mov	r0, r6
20004778:	9301      	str	r3, [sp, #4]
2000477a:	f000 fcbd 	bl	200050f8 <_sbrk_r>
2000477e:	9b01      	ldr	r3, [sp, #4]
20004780:	f1b0 3fff 	cmp.w	r0, #4294967295
20004784:	4682      	mov	sl, r0
20004786:	f000 80f4 	beq.w	20004972 <_malloc_r+0x496>
2000478a:	eb08 0109 	add.w	r1, r8, r9
2000478e:	4281      	cmp	r1, r0
20004790:	f200 80ec 	bhi.w	2000496c <_malloc_r+0x490>
20004794:	f8db 2004 	ldr.w	r2, [fp, #4]
20004798:	189a      	adds	r2, r3, r2
2000479a:	4551      	cmp	r1, sl
2000479c:	f8cb 2004 	str.w	r2, [fp, #4]
200047a0:	f000 8145 	beq.w	20004a2e <_malloc_r+0x552>
200047a4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200047a8:	f246 6000 	movw	r0, #26112	; 0x6600
200047ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200047b0:	f1b5 3fff 	cmp.w	r5, #4294967295
200047b4:	bf08      	it	eq
200047b6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200047ba:	d003      	beq.n	200047c4 <_malloc_r+0x2e8>
200047bc:	4452      	add	r2, sl
200047be:	1a51      	subs	r1, r2, r1
200047c0:	f8cb 1004 	str.w	r1, [fp, #4]
200047c4:	f01a 0507 	ands.w	r5, sl, #7
200047c8:	4630      	mov	r0, r6
200047ca:	bf17      	itett	ne
200047cc:	f1c5 0508 	rsbne	r5, r5, #8
200047d0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200047d4:	44aa      	addne	sl, r5
200047d6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200047da:	4453      	add	r3, sl
200047dc:	051b      	lsls	r3, r3, #20
200047de:	0d1b      	lsrs	r3, r3, #20
200047e0:	1aed      	subs	r5, r5, r3
200047e2:	4629      	mov	r1, r5
200047e4:	f000 fc88 	bl	200050f8 <_sbrk_r>
200047e8:	f1b0 3fff 	cmp.w	r0, #4294967295
200047ec:	f000 812c 	beq.w	20004a48 <_malloc_r+0x56c>
200047f0:	ebca 0100 	rsb	r1, sl, r0
200047f4:	1949      	adds	r1, r1, r5
200047f6:	f041 0101 	orr.w	r1, r1, #1
200047fa:	f8db 2004 	ldr.w	r2, [fp, #4]
200047fe:	f646 231c 	movw	r3, #27164	; 0x6a1c
20004802:	f8c7 a008 	str.w	sl, [r7, #8]
20004806:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000480a:	18aa      	adds	r2, r5, r2
2000480c:	45b8      	cmp	r8, r7
2000480e:	f8cb 2004 	str.w	r2, [fp, #4]
20004812:	f8ca 1004 	str.w	r1, [sl, #4]
20004816:	d017      	beq.n	20004848 <_malloc_r+0x36c>
20004818:	f1b9 0f0f 	cmp.w	r9, #15
2000481c:	f240 80df 	bls.w	200049de <_malloc_r+0x502>
20004820:	f1a9 010c 	sub.w	r1, r9, #12
20004824:	2505      	movs	r5, #5
20004826:	f021 0107 	bic.w	r1, r1, #7
2000482a:	eb08 0001 	add.w	r0, r8, r1
2000482e:	290f      	cmp	r1, #15
20004830:	6085      	str	r5, [r0, #8]
20004832:	6045      	str	r5, [r0, #4]
20004834:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004838:	f000 0001 	and.w	r0, r0, #1
2000483c:	ea41 0000 	orr.w	r0, r1, r0
20004840:	f8c8 0004 	str.w	r0, [r8, #4]
20004844:	f200 80ac 	bhi.w	200049a0 <_malloc_r+0x4c4>
20004848:	46d0      	mov	r8, sl
2000484a:	f646 231c 	movw	r3, #27164	; 0x6a1c
2000484e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20004852:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004856:	428a      	cmp	r2, r1
20004858:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
2000485c:	bf88      	it	hi
2000485e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004860:	f646 231c 	movw	r3, #27164	; 0x6a1c
20004864:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004868:	428a      	cmp	r2, r1
2000486a:	bf88      	it	hi
2000486c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000486e:	e082      	b.n	20004976 <_malloc_r+0x49a>
20004870:	185c      	adds	r4, r3, r1
20004872:	689a      	ldr	r2, [r3, #8]
20004874:	68d9      	ldr	r1, [r3, #12]
20004876:	4630      	mov	r0, r6
20004878:	6866      	ldr	r6, [r4, #4]
2000487a:	f103 0508 	add.w	r5, r3, #8
2000487e:	608a      	str	r2, [r1, #8]
20004880:	f046 0301 	orr.w	r3, r6, #1
20004884:	60d1      	str	r1, [r2, #12]
20004886:	6063      	str	r3, [r4, #4]
20004888:	f000 fa5a 	bl	20004d40 <__malloc_unlock>
2000488c:	e65a      	b.n	20004544 <_malloc_r+0x68>
2000488e:	eb08 0304 	add.w	r3, r8, r4
20004892:	f042 0201 	orr.w	r2, r2, #1
20004896:	f044 0401 	orr.w	r4, r4, #1
2000489a:	4630      	mov	r0, r6
2000489c:	f8c8 4004 	str.w	r4, [r8, #4]
200048a0:	f108 0508 	add.w	r5, r8, #8
200048a4:	605a      	str	r2, [r3, #4]
200048a6:	60bb      	str	r3, [r7, #8]
200048a8:	f000 fa4a 	bl	20004d40 <__malloc_unlock>
200048ac:	e64a      	b.n	20004544 <_malloc_r+0x68>
200048ae:	ea4f 225c 	mov.w	r2, ip, lsr #9
200048b2:	2a04      	cmp	r2, #4
200048b4:	d954      	bls.n	20004960 <_malloc_r+0x484>
200048b6:	2a14      	cmp	r2, #20
200048b8:	f200 8089 	bhi.w	200049ce <_malloc_r+0x4f2>
200048bc:	325b      	adds	r2, #91	; 0x5b
200048be:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200048c2:	44a8      	add	r8, r5
200048c4:	f246 6700 	movw	r7, #26112	; 0x6600
200048c8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200048cc:	f8d8 0008 	ldr.w	r0, [r8, #8]
200048d0:	4540      	cmp	r0, r8
200048d2:	d103      	bne.n	200048dc <_malloc_r+0x400>
200048d4:	e06f      	b.n	200049b6 <_malloc_r+0x4da>
200048d6:	6880      	ldr	r0, [r0, #8]
200048d8:	4580      	cmp	r8, r0
200048da:	d004      	beq.n	200048e6 <_malloc_r+0x40a>
200048dc:	6842      	ldr	r2, [r0, #4]
200048de:	f022 0203 	bic.w	r2, r2, #3
200048e2:	4594      	cmp	ip, r2
200048e4:	d3f7      	bcc.n	200048d6 <_malloc_r+0x3fa>
200048e6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200048ea:	f8c3 c00c 	str.w	ip, [r3, #12]
200048ee:	6098      	str	r0, [r3, #8]
200048f0:	687a      	ldr	r2, [r7, #4]
200048f2:	60c3      	str	r3, [r0, #12]
200048f4:	f8cc 3008 	str.w	r3, [ip, #8]
200048f8:	e68a      	b.n	20004610 <_malloc_r+0x134>
200048fa:	191f      	adds	r7, r3, r4
200048fc:	4630      	mov	r0, r6
200048fe:	f044 0401 	orr.w	r4, r4, #1
20004902:	60cf      	str	r7, [r1, #12]
20004904:	605c      	str	r4, [r3, #4]
20004906:	f103 0508 	add.w	r5, r3, #8
2000490a:	50ba      	str	r2, [r7, r2]
2000490c:	f042 0201 	orr.w	r2, r2, #1
20004910:	608f      	str	r7, [r1, #8]
20004912:	607a      	str	r2, [r7, #4]
20004914:	60b9      	str	r1, [r7, #8]
20004916:	60f9      	str	r1, [r7, #12]
20004918:	f000 fa12 	bl	20004d40 <__malloc_unlock>
2000491c:	e612      	b.n	20004544 <_malloc_r+0x68>
2000491e:	f10a 0a01 	add.w	sl, sl, #1
20004922:	f01a 0f03 	tst.w	sl, #3
20004926:	d05f      	beq.n	200049e8 <_malloc_r+0x50c>
20004928:	f103 0808 	add.w	r8, r3, #8
2000492c:	e689      	b.n	20004642 <_malloc_r+0x166>
2000492e:	f103 0208 	add.w	r2, r3, #8
20004932:	68d3      	ldr	r3, [r2, #12]
20004934:	429a      	cmp	r2, r3
20004936:	bf08      	it	eq
20004938:	f10e 0e02 	addeq.w	lr, lr, #2
2000493c:	f43f ae36 	beq.w	200045ac <_malloc_r+0xd0>
20004940:	e5ef      	b.n	20004522 <_malloc_r+0x46>
20004942:	461d      	mov	r5, r3
20004944:	1819      	adds	r1, r3, r0
20004946:	68da      	ldr	r2, [r3, #12]
20004948:	4630      	mov	r0, r6
2000494a:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000494e:	684c      	ldr	r4, [r1, #4]
20004950:	6093      	str	r3, [r2, #8]
20004952:	f044 0401 	orr.w	r4, r4, #1
20004956:	60da      	str	r2, [r3, #12]
20004958:	604c      	str	r4, [r1, #4]
2000495a:	f000 f9f1 	bl	20004d40 <__malloc_unlock>
2000495e:	e5f1      	b.n	20004544 <_malloc_r+0x68>
20004960:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004964:	3238      	adds	r2, #56	; 0x38
20004966:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000496a:	e7aa      	b.n	200048c2 <_malloc_r+0x3e6>
2000496c:	45b8      	cmp	r8, r7
2000496e:	f43f af11 	beq.w	20004794 <_malloc_r+0x2b8>
20004972:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004976:	f8d8 2004 	ldr.w	r2, [r8, #4]
2000497a:	f022 0203 	bic.w	r2, r2, #3
2000497e:	4294      	cmp	r4, r2
20004980:	bf94      	ite	ls
20004982:	2300      	movls	r3, #0
20004984:	2301      	movhi	r3, #1
20004986:	1b12      	subs	r2, r2, r4
20004988:	2a0f      	cmp	r2, #15
2000498a:	bfd8      	it	le
2000498c:	f043 0301 	orrle.w	r3, r3, #1
20004990:	2b00      	cmp	r3, #0
20004992:	f43f af7c 	beq.w	2000488e <_malloc_r+0x3b2>
20004996:	4630      	mov	r0, r6
20004998:	2500      	movs	r5, #0
2000499a:	f000 f9d1 	bl	20004d40 <__malloc_unlock>
2000499e:	e5d1      	b.n	20004544 <_malloc_r+0x68>
200049a0:	f108 0108 	add.w	r1, r8, #8
200049a4:	4630      	mov	r0, r6
200049a6:	9301      	str	r3, [sp, #4]
200049a8:	f7ff fa60 	bl	20003e6c <_free_r>
200049ac:	9b01      	ldr	r3, [sp, #4]
200049ae:	f8d7 8008 	ldr.w	r8, [r7, #8]
200049b2:	685a      	ldr	r2, [r3, #4]
200049b4:	e749      	b.n	2000484a <_malloc_r+0x36e>
200049b6:	f04f 0a01 	mov.w	sl, #1
200049ba:	f8d7 8004 	ldr.w	r8, [r7, #4]
200049be:	1092      	asrs	r2, r2, #2
200049c0:	4684      	mov	ip, r0
200049c2:	fa0a f202 	lsl.w	r2, sl, r2
200049c6:	ea48 0202 	orr.w	r2, r8, r2
200049ca:	607a      	str	r2, [r7, #4]
200049cc:	e78d      	b.n	200048ea <_malloc_r+0x40e>
200049ce:	2a54      	cmp	r2, #84	; 0x54
200049d0:	d824      	bhi.n	20004a1c <_malloc_r+0x540>
200049d2:	ea4f 321c 	mov.w	r2, ip, lsr #12
200049d6:	326e      	adds	r2, #110	; 0x6e
200049d8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200049dc:	e771      	b.n	200048c2 <_malloc_r+0x3e6>
200049de:	2301      	movs	r3, #1
200049e0:	46d0      	mov	r8, sl
200049e2:	f8ca 3004 	str.w	r3, [sl, #4]
200049e6:	e7c6      	b.n	20004976 <_malloc_r+0x49a>
200049e8:	464a      	mov	r2, r9
200049ea:	f01e 0f03 	tst.w	lr, #3
200049ee:	4613      	mov	r3, r2
200049f0:	f10e 3eff 	add.w	lr, lr, #4294967295
200049f4:	d033      	beq.n	20004a5e <_malloc_r+0x582>
200049f6:	f853 2908 	ldr.w	r2, [r3], #-8
200049fa:	429a      	cmp	r2, r3
200049fc:	d0f5      	beq.n	200049ea <_malloc_r+0x50e>
200049fe:	687b      	ldr	r3, [r7, #4]
20004a00:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004a04:	459c      	cmp	ip, r3
20004a06:	f63f ae8e 	bhi.w	20004726 <_malloc_r+0x24a>
20004a0a:	f1bc 0f00 	cmp.w	ip, #0
20004a0e:	f43f ae8a 	beq.w	20004726 <_malloc_r+0x24a>
20004a12:	ea1c 0f03 	tst.w	ip, r3
20004a16:	d027      	beq.n	20004a68 <_malloc_r+0x58c>
20004a18:	46d6      	mov	lr, sl
20004a1a:	e60e      	b.n	2000463a <_malloc_r+0x15e>
20004a1c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004a20:	d815      	bhi.n	20004a4e <_malloc_r+0x572>
20004a22:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20004a26:	3277      	adds	r2, #119	; 0x77
20004a28:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004a2c:	e749      	b.n	200048c2 <_malloc_r+0x3e6>
20004a2e:	0508      	lsls	r0, r1, #20
20004a30:	0d00      	lsrs	r0, r0, #20
20004a32:	2800      	cmp	r0, #0
20004a34:	f47f aeb6 	bne.w	200047a4 <_malloc_r+0x2c8>
20004a38:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004a3c:	444b      	add	r3, r9
20004a3e:	f043 0301 	orr.w	r3, r3, #1
20004a42:	f8c8 3004 	str.w	r3, [r8, #4]
20004a46:	e700      	b.n	2000484a <_malloc_r+0x36e>
20004a48:	2101      	movs	r1, #1
20004a4a:	2500      	movs	r5, #0
20004a4c:	e6d5      	b.n	200047fa <_malloc_r+0x31e>
20004a4e:	f240 5054 	movw	r0, #1364	; 0x554
20004a52:	4282      	cmp	r2, r0
20004a54:	d90d      	bls.n	20004a72 <_malloc_r+0x596>
20004a56:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004a5a:	227e      	movs	r2, #126	; 0x7e
20004a5c:	e731      	b.n	200048c2 <_malloc_r+0x3e6>
20004a5e:	687b      	ldr	r3, [r7, #4]
20004a60:	ea23 030c 	bic.w	r3, r3, ip
20004a64:	607b      	str	r3, [r7, #4]
20004a66:	e7cb      	b.n	20004a00 <_malloc_r+0x524>
20004a68:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004a6c:	f10a 0a04 	add.w	sl, sl, #4
20004a70:	e7cf      	b.n	20004a12 <_malloc_r+0x536>
20004a72:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004a76:	327c      	adds	r2, #124	; 0x7c
20004a78:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004a7c:	e721      	b.n	200048c2 <_malloc_r+0x3e6>
20004a7e:	bf00      	nop

20004a80 <memchr>:
20004a80:	f010 0f03 	tst.w	r0, #3
20004a84:	b2c9      	uxtb	r1, r1
20004a86:	b410      	push	{r4}
20004a88:	d010      	beq.n	20004aac <memchr+0x2c>
20004a8a:	2a00      	cmp	r2, #0
20004a8c:	d02f      	beq.n	20004aee <memchr+0x6e>
20004a8e:	7803      	ldrb	r3, [r0, #0]
20004a90:	428b      	cmp	r3, r1
20004a92:	d02a      	beq.n	20004aea <memchr+0x6a>
20004a94:	3a01      	subs	r2, #1
20004a96:	e005      	b.n	20004aa4 <memchr+0x24>
20004a98:	2a00      	cmp	r2, #0
20004a9a:	d028      	beq.n	20004aee <memchr+0x6e>
20004a9c:	7803      	ldrb	r3, [r0, #0]
20004a9e:	3a01      	subs	r2, #1
20004aa0:	428b      	cmp	r3, r1
20004aa2:	d022      	beq.n	20004aea <memchr+0x6a>
20004aa4:	3001      	adds	r0, #1
20004aa6:	f010 0f03 	tst.w	r0, #3
20004aaa:	d1f5      	bne.n	20004a98 <memchr+0x18>
20004aac:	2a03      	cmp	r2, #3
20004aae:	d911      	bls.n	20004ad4 <memchr+0x54>
20004ab0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20004ab4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20004ab8:	6803      	ldr	r3, [r0, #0]
20004aba:	ea84 0303 	eor.w	r3, r4, r3
20004abe:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20004ac2:	ea2c 0303 	bic.w	r3, ip, r3
20004ac6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20004aca:	d103      	bne.n	20004ad4 <memchr+0x54>
20004acc:	3a04      	subs	r2, #4
20004ace:	3004      	adds	r0, #4
20004ad0:	2a03      	cmp	r2, #3
20004ad2:	d8f1      	bhi.n	20004ab8 <memchr+0x38>
20004ad4:	b15a      	cbz	r2, 20004aee <memchr+0x6e>
20004ad6:	7803      	ldrb	r3, [r0, #0]
20004ad8:	428b      	cmp	r3, r1
20004ada:	d006      	beq.n	20004aea <memchr+0x6a>
20004adc:	3a01      	subs	r2, #1
20004ade:	b132      	cbz	r2, 20004aee <memchr+0x6e>
20004ae0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20004ae4:	3a01      	subs	r2, #1
20004ae6:	428b      	cmp	r3, r1
20004ae8:	d1f9      	bne.n	20004ade <memchr+0x5e>
20004aea:	bc10      	pop	{r4}
20004aec:	4770      	bx	lr
20004aee:	2000      	movs	r0, #0
20004af0:	e7fb      	b.n	20004aea <memchr+0x6a>
20004af2:	bf00      	nop

20004af4 <memcpy>:
20004af4:	2a03      	cmp	r2, #3
20004af6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004afa:	d80b      	bhi.n	20004b14 <memcpy+0x20>
20004afc:	b13a      	cbz	r2, 20004b0e <memcpy+0x1a>
20004afe:	2300      	movs	r3, #0
20004b00:	f811 c003 	ldrb.w	ip, [r1, r3]
20004b04:	f800 c003 	strb.w	ip, [r0, r3]
20004b08:	3301      	adds	r3, #1
20004b0a:	4293      	cmp	r3, r2
20004b0c:	d1f8      	bne.n	20004b00 <memcpy+0xc>
20004b0e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004b12:	4770      	bx	lr
20004b14:	1882      	adds	r2, r0, r2
20004b16:	460c      	mov	r4, r1
20004b18:	4603      	mov	r3, r0
20004b1a:	e003      	b.n	20004b24 <memcpy+0x30>
20004b1c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004b20:	f803 1c01 	strb.w	r1, [r3, #-1]
20004b24:	f003 0603 	and.w	r6, r3, #3
20004b28:	4619      	mov	r1, r3
20004b2a:	46a4      	mov	ip, r4
20004b2c:	3301      	adds	r3, #1
20004b2e:	3401      	adds	r4, #1
20004b30:	2e00      	cmp	r6, #0
20004b32:	d1f3      	bne.n	20004b1c <memcpy+0x28>
20004b34:	f01c 0403 	ands.w	r4, ip, #3
20004b38:	4663      	mov	r3, ip
20004b3a:	bf08      	it	eq
20004b3c:	ebc1 0c02 	rsbeq	ip, r1, r2
20004b40:	d068      	beq.n	20004c14 <memcpy+0x120>
20004b42:	4265      	negs	r5, r4
20004b44:	f1c4 0a04 	rsb	sl, r4, #4
20004b48:	eb0c 0705 	add.w	r7, ip, r5
20004b4c:	4633      	mov	r3, r6
20004b4e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004b52:	f85c 6005 	ldr.w	r6, [ip, r5]
20004b56:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20004b5a:	1a55      	subs	r5, r2, r1
20004b5c:	e008      	b.n	20004b70 <memcpy+0x7c>
20004b5e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004b62:	4626      	mov	r6, r4
20004b64:	fa04 f40a 	lsl.w	r4, r4, sl
20004b68:	ea49 0404 	orr.w	r4, r9, r4
20004b6c:	50cc      	str	r4, [r1, r3]
20004b6e:	3304      	adds	r3, #4
20004b70:	185c      	adds	r4, r3, r1
20004b72:	2d03      	cmp	r5, #3
20004b74:	fa26 f908 	lsr.w	r9, r6, r8
20004b78:	f1a5 0504 	sub.w	r5, r5, #4
20004b7c:	eb0c 0603 	add.w	r6, ip, r3
20004b80:	dced      	bgt.n	20004b5e <memcpy+0x6a>
20004b82:	2300      	movs	r3, #0
20004b84:	e002      	b.n	20004b8c <memcpy+0x98>
20004b86:	5cf1      	ldrb	r1, [r6, r3]
20004b88:	54e1      	strb	r1, [r4, r3]
20004b8a:	3301      	adds	r3, #1
20004b8c:	1919      	adds	r1, r3, r4
20004b8e:	4291      	cmp	r1, r2
20004b90:	d3f9      	bcc.n	20004b86 <memcpy+0x92>
20004b92:	e7bc      	b.n	20004b0e <memcpy+0x1a>
20004b94:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004b98:	f841 4c40 	str.w	r4, [r1, #-64]
20004b9c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004ba0:	f841 4c3c 	str.w	r4, [r1, #-60]
20004ba4:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004ba8:	f841 4c38 	str.w	r4, [r1, #-56]
20004bac:	f853 4c34 	ldr.w	r4, [r3, #-52]
20004bb0:	f841 4c34 	str.w	r4, [r1, #-52]
20004bb4:	f853 4c30 	ldr.w	r4, [r3, #-48]
20004bb8:	f841 4c30 	str.w	r4, [r1, #-48]
20004bbc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20004bc0:	f841 4c2c 	str.w	r4, [r1, #-44]
20004bc4:	f853 4c28 	ldr.w	r4, [r3, #-40]
20004bc8:	f841 4c28 	str.w	r4, [r1, #-40]
20004bcc:	f853 4c24 	ldr.w	r4, [r3, #-36]
20004bd0:	f841 4c24 	str.w	r4, [r1, #-36]
20004bd4:	f853 4c20 	ldr.w	r4, [r3, #-32]
20004bd8:	f841 4c20 	str.w	r4, [r1, #-32]
20004bdc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004be0:	f841 4c1c 	str.w	r4, [r1, #-28]
20004be4:	f853 4c18 	ldr.w	r4, [r3, #-24]
20004be8:	f841 4c18 	str.w	r4, [r1, #-24]
20004bec:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004bf0:	f841 4c14 	str.w	r4, [r1, #-20]
20004bf4:	f853 4c10 	ldr.w	r4, [r3, #-16]
20004bf8:	f841 4c10 	str.w	r4, [r1, #-16]
20004bfc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004c00:	f841 4c0c 	str.w	r4, [r1, #-12]
20004c04:	f853 4c08 	ldr.w	r4, [r3, #-8]
20004c08:	f841 4c08 	str.w	r4, [r1, #-8]
20004c0c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004c10:	f841 4c04 	str.w	r4, [r1, #-4]
20004c14:	461c      	mov	r4, r3
20004c16:	460d      	mov	r5, r1
20004c18:	3340      	adds	r3, #64	; 0x40
20004c1a:	3140      	adds	r1, #64	; 0x40
20004c1c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004c20:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004c24:	dcb6      	bgt.n	20004b94 <memcpy+0xa0>
20004c26:	4621      	mov	r1, r4
20004c28:	462b      	mov	r3, r5
20004c2a:	1b54      	subs	r4, r2, r5
20004c2c:	e00f      	b.n	20004c4e <memcpy+0x15a>
20004c2e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004c32:	f843 5c10 	str.w	r5, [r3, #-16]
20004c36:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20004c3a:	f843 5c0c 	str.w	r5, [r3, #-12]
20004c3e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004c42:	f843 5c08 	str.w	r5, [r3, #-8]
20004c46:	f851 5c04 	ldr.w	r5, [r1, #-4]
20004c4a:	f843 5c04 	str.w	r5, [r3, #-4]
20004c4e:	2c0f      	cmp	r4, #15
20004c50:	460d      	mov	r5, r1
20004c52:	469c      	mov	ip, r3
20004c54:	f101 0110 	add.w	r1, r1, #16
20004c58:	f103 0310 	add.w	r3, r3, #16
20004c5c:	f1a4 0410 	sub.w	r4, r4, #16
20004c60:	dce5      	bgt.n	20004c2e <memcpy+0x13a>
20004c62:	ebcc 0102 	rsb	r1, ip, r2
20004c66:	2300      	movs	r3, #0
20004c68:	e003      	b.n	20004c72 <memcpy+0x17e>
20004c6a:	58ec      	ldr	r4, [r5, r3]
20004c6c:	f84c 4003 	str.w	r4, [ip, r3]
20004c70:	3304      	adds	r3, #4
20004c72:	195e      	adds	r6, r3, r5
20004c74:	2903      	cmp	r1, #3
20004c76:	eb03 040c 	add.w	r4, r3, ip
20004c7a:	f1a1 0104 	sub.w	r1, r1, #4
20004c7e:	dcf4      	bgt.n	20004c6a <memcpy+0x176>
20004c80:	e77f      	b.n	20004b82 <memcpy+0x8e>
20004c82:	bf00      	nop

20004c84 <memmove>:
20004c84:	4288      	cmp	r0, r1
20004c86:	468c      	mov	ip, r1
20004c88:	b470      	push	{r4, r5, r6}
20004c8a:	4605      	mov	r5, r0
20004c8c:	4614      	mov	r4, r2
20004c8e:	d90e      	bls.n	20004cae <memmove+0x2a>
20004c90:	188b      	adds	r3, r1, r2
20004c92:	4298      	cmp	r0, r3
20004c94:	d20b      	bcs.n	20004cae <memmove+0x2a>
20004c96:	b142      	cbz	r2, 20004caa <memmove+0x26>
20004c98:	ebc2 0c03 	rsb	ip, r2, r3
20004c9c:	4601      	mov	r1, r0
20004c9e:	1e53      	subs	r3, r2, #1
20004ca0:	f81c 2003 	ldrb.w	r2, [ip, r3]
20004ca4:	54ca      	strb	r2, [r1, r3]
20004ca6:	3b01      	subs	r3, #1
20004ca8:	d2fa      	bcs.n	20004ca0 <memmove+0x1c>
20004caa:	bc70      	pop	{r4, r5, r6}
20004cac:	4770      	bx	lr
20004cae:	2a0f      	cmp	r2, #15
20004cb0:	d809      	bhi.n	20004cc6 <memmove+0x42>
20004cb2:	2c00      	cmp	r4, #0
20004cb4:	d0f9      	beq.n	20004caa <memmove+0x26>
20004cb6:	2300      	movs	r3, #0
20004cb8:	f81c 2003 	ldrb.w	r2, [ip, r3]
20004cbc:	54ea      	strb	r2, [r5, r3]
20004cbe:	3301      	adds	r3, #1
20004cc0:	42a3      	cmp	r3, r4
20004cc2:	d1f9      	bne.n	20004cb8 <memmove+0x34>
20004cc4:	e7f1      	b.n	20004caa <memmove+0x26>
20004cc6:	ea41 0300 	orr.w	r3, r1, r0
20004cca:	f013 0f03 	tst.w	r3, #3
20004cce:	d1f0      	bne.n	20004cb2 <memmove+0x2e>
20004cd0:	4694      	mov	ip, r2
20004cd2:	460c      	mov	r4, r1
20004cd4:	4603      	mov	r3, r0
20004cd6:	6825      	ldr	r5, [r4, #0]
20004cd8:	f1ac 0c10 	sub.w	ip, ip, #16
20004cdc:	601d      	str	r5, [r3, #0]
20004cde:	6865      	ldr	r5, [r4, #4]
20004ce0:	605d      	str	r5, [r3, #4]
20004ce2:	68a5      	ldr	r5, [r4, #8]
20004ce4:	609d      	str	r5, [r3, #8]
20004ce6:	68e5      	ldr	r5, [r4, #12]
20004ce8:	3410      	adds	r4, #16
20004cea:	60dd      	str	r5, [r3, #12]
20004cec:	3310      	adds	r3, #16
20004cee:	f1bc 0f0f 	cmp.w	ip, #15
20004cf2:	d8f0      	bhi.n	20004cd6 <memmove+0x52>
20004cf4:	3a10      	subs	r2, #16
20004cf6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20004cfa:	f10c 0501 	add.w	r5, ip, #1
20004cfe:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20004d02:	012d      	lsls	r5, r5, #4
20004d04:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20004d08:	eb01 0c05 	add.w	ip, r1, r5
20004d0c:	1945      	adds	r5, r0, r5
20004d0e:	2e03      	cmp	r6, #3
20004d10:	4634      	mov	r4, r6
20004d12:	d9ce      	bls.n	20004cb2 <memmove+0x2e>
20004d14:	2300      	movs	r3, #0
20004d16:	f85c 2003 	ldr.w	r2, [ip, r3]
20004d1a:	50ea      	str	r2, [r5, r3]
20004d1c:	3304      	adds	r3, #4
20004d1e:	1af2      	subs	r2, r6, r3
20004d20:	2a03      	cmp	r2, #3
20004d22:	d8f8      	bhi.n	20004d16 <memmove+0x92>
20004d24:	3e04      	subs	r6, #4
20004d26:	08b3      	lsrs	r3, r6, #2
20004d28:	1c5a      	adds	r2, r3, #1
20004d2a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20004d2e:	0092      	lsls	r2, r2, #2
20004d30:	4494      	add	ip, r2
20004d32:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20004d36:	18ad      	adds	r5, r5, r2
20004d38:	e7bb      	b.n	20004cb2 <memmove+0x2e>
20004d3a:	bf00      	nop

20004d3c <__malloc_lock>:
20004d3c:	4770      	bx	lr
20004d3e:	bf00      	nop

20004d40 <__malloc_unlock>:
20004d40:	4770      	bx	lr
20004d42:	bf00      	nop

20004d44 <_realloc_r>:
20004d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004d48:	4691      	mov	r9, r2
20004d4a:	b083      	sub	sp, #12
20004d4c:	4607      	mov	r7, r0
20004d4e:	460e      	mov	r6, r1
20004d50:	2900      	cmp	r1, #0
20004d52:	f000 813a 	beq.w	20004fca <_realloc_r+0x286>
20004d56:	f1a1 0808 	sub.w	r8, r1, #8
20004d5a:	f109 040b 	add.w	r4, r9, #11
20004d5e:	f7ff ffed 	bl	20004d3c <__malloc_lock>
20004d62:	2c16      	cmp	r4, #22
20004d64:	f8d8 1004 	ldr.w	r1, [r8, #4]
20004d68:	460b      	mov	r3, r1
20004d6a:	f200 80a0 	bhi.w	20004eae <_realloc_r+0x16a>
20004d6e:	2210      	movs	r2, #16
20004d70:	2500      	movs	r5, #0
20004d72:	4614      	mov	r4, r2
20004d74:	454c      	cmp	r4, r9
20004d76:	bf38      	it	cc
20004d78:	f045 0501 	orrcc.w	r5, r5, #1
20004d7c:	2d00      	cmp	r5, #0
20004d7e:	f040 812a 	bne.w	20004fd6 <_realloc_r+0x292>
20004d82:	f021 0a03 	bic.w	sl, r1, #3
20004d86:	4592      	cmp	sl, r2
20004d88:	bfa2      	ittt	ge
20004d8a:	4640      	movge	r0, r8
20004d8c:	4655      	movge	r5, sl
20004d8e:	f108 0808 	addge.w	r8, r8, #8
20004d92:	da75      	bge.n	20004e80 <_realloc_r+0x13c>
20004d94:	f246 6300 	movw	r3, #26112	; 0x6600
20004d98:	eb08 000a 	add.w	r0, r8, sl
20004d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004da0:	f8d3 e008 	ldr.w	lr, [r3, #8]
20004da4:	4586      	cmp	lr, r0
20004da6:	f000 811a 	beq.w	20004fde <_realloc_r+0x29a>
20004daa:	f8d0 c004 	ldr.w	ip, [r0, #4]
20004dae:	f02c 0b01 	bic.w	fp, ip, #1
20004db2:	4483      	add	fp, r0
20004db4:	f8db b004 	ldr.w	fp, [fp, #4]
20004db8:	f01b 0f01 	tst.w	fp, #1
20004dbc:	d07c      	beq.n	20004eb8 <_realloc_r+0x174>
20004dbe:	46ac      	mov	ip, r5
20004dc0:	4628      	mov	r0, r5
20004dc2:	f011 0f01 	tst.w	r1, #1
20004dc6:	f040 809b 	bne.w	20004f00 <_realloc_r+0x1bc>
20004dca:	f856 1c08 	ldr.w	r1, [r6, #-8]
20004dce:	ebc1 0b08 	rsb	fp, r1, r8
20004dd2:	f8db 5004 	ldr.w	r5, [fp, #4]
20004dd6:	f025 0503 	bic.w	r5, r5, #3
20004dda:	2800      	cmp	r0, #0
20004ddc:	f000 80dd 	beq.w	20004f9a <_realloc_r+0x256>
20004de0:	4570      	cmp	r0, lr
20004de2:	f000 811f 	beq.w	20005024 <_realloc_r+0x2e0>
20004de6:	eb05 030a 	add.w	r3, r5, sl
20004dea:	eb0c 0503 	add.w	r5, ip, r3
20004dee:	4295      	cmp	r5, r2
20004df0:	bfb8      	it	lt
20004df2:	461d      	movlt	r5, r3
20004df4:	f2c0 80d2 	blt.w	20004f9c <_realloc_r+0x258>
20004df8:	6881      	ldr	r1, [r0, #8]
20004dfa:	465b      	mov	r3, fp
20004dfc:	68c0      	ldr	r0, [r0, #12]
20004dfe:	f1aa 0204 	sub.w	r2, sl, #4
20004e02:	2a24      	cmp	r2, #36	; 0x24
20004e04:	6081      	str	r1, [r0, #8]
20004e06:	60c8      	str	r0, [r1, #12]
20004e08:	f853 1f08 	ldr.w	r1, [r3, #8]!
20004e0c:	f8db 000c 	ldr.w	r0, [fp, #12]
20004e10:	6081      	str	r1, [r0, #8]
20004e12:	60c8      	str	r0, [r1, #12]
20004e14:	f200 80d0 	bhi.w	20004fb8 <_realloc_r+0x274>
20004e18:	2a13      	cmp	r2, #19
20004e1a:	469c      	mov	ip, r3
20004e1c:	d921      	bls.n	20004e62 <_realloc_r+0x11e>
20004e1e:	4631      	mov	r1, r6
20004e20:	f10b 0c10 	add.w	ip, fp, #16
20004e24:	f851 0b04 	ldr.w	r0, [r1], #4
20004e28:	f8cb 0008 	str.w	r0, [fp, #8]
20004e2c:	6870      	ldr	r0, [r6, #4]
20004e2e:	1d0e      	adds	r6, r1, #4
20004e30:	2a1b      	cmp	r2, #27
20004e32:	f8cb 000c 	str.w	r0, [fp, #12]
20004e36:	d914      	bls.n	20004e62 <_realloc_r+0x11e>
20004e38:	6848      	ldr	r0, [r1, #4]
20004e3a:	1d31      	adds	r1, r6, #4
20004e3c:	f10b 0c18 	add.w	ip, fp, #24
20004e40:	f8cb 0010 	str.w	r0, [fp, #16]
20004e44:	6870      	ldr	r0, [r6, #4]
20004e46:	1d0e      	adds	r6, r1, #4
20004e48:	2a24      	cmp	r2, #36	; 0x24
20004e4a:	f8cb 0014 	str.w	r0, [fp, #20]
20004e4e:	d108      	bne.n	20004e62 <_realloc_r+0x11e>
20004e50:	684a      	ldr	r2, [r1, #4]
20004e52:	f10b 0c20 	add.w	ip, fp, #32
20004e56:	f8cb 2018 	str.w	r2, [fp, #24]
20004e5a:	6872      	ldr	r2, [r6, #4]
20004e5c:	3608      	adds	r6, #8
20004e5e:	f8cb 201c 	str.w	r2, [fp, #28]
20004e62:	4631      	mov	r1, r6
20004e64:	4698      	mov	r8, r3
20004e66:	4662      	mov	r2, ip
20004e68:	4658      	mov	r0, fp
20004e6a:	f851 3b04 	ldr.w	r3, [r1], #4
20004e6e:	f842 3b04 	str.w	r3, [r2], #4
20004e72:	6873      	ldr	r3, [r6, #4]
20004e74:	f8cc 3004 	str.w	r3, [ip, #4]
20004e78:	684b      	ldr	r3, [r1, #4]
20004e7a:	6053      	str	r3, [r2, #4]
20004e7c:	f8db 3004 	ldr.w	r3, [fp, #4]
20004e80:	ebc4 0c05 	rsb	ip, r4, r5
20004e84:	f1bc 0f0f 	cmp.w	ip, #15
20004e88:	d826      	bhi.n	20004ed8 <_realloc_r+0x194>
20004e8a:	1942      	adds	r2, r0, r5
20004e8c:	f003 0301 	and.w	r3, r3, #1
20004e90:	ea43 0505 	orr.w	r5, r3, r5
20004e94:	6045      	str	r5, [r0, #4]
20004e96:	6853      	ldr	r3, [r2, #4]
20004e98:	f043 0301 	orr.w	r3, r3, #1
20004e9c:	6053      	str	r3, [r2, #4]
20004e9e:	4638      	mov	r0, r7
20004ea0:	4645      	mov	r5, r8
20004ea2:	f7ff ff4d 	bl	20004d40 <__malloc_unlock>
20004ea6:	4628      	mov	r0, r5
20004ea8:	b003      	add	sp, #12
20004eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004eae:	f024 0407 	bic.w	r4, r4, #7
20004eb2:	4622      	mov	r2, r4
20004eb4:	0fe5      	lsrs	r5, r4, #31
20004eb6:	e75d      	b.n	20004d74 <_realloc_r+0x30>
20004eb8:	f02c 0c03 	bic.w	ip, ip, #3
20004ebc:	eb0c 050a 	add.w	r5, ip, sl
20004ec0:	4295      	cmp	r5, r2
20004ec2:	f6ff af7e 	blt.w	20004dc2 <_realloc_r+0x7e>
20004ec6:	6882      	ldr	r2, [r0, #8]
20004ec8:	460b      	mov	r3, r1
20004eca:	68c1      	ldr	r1, [r0, #12]
20004ecc:	4640      	mov	r0, r8
20004ece:	f108 0808 	add.w	r8, r8, #8
20004ed2:	608a      	str	r2, [r1, #8]
20004ed4:	60d1      	str	r1, [r2, #12]
20004ed6:	e7d3      	b.n	20004e80 <_realloc_r+0x13c>
20004ed8:	1901      	adds	r1, r0, r4
20004eda:	f003 0301 	and.w	r3, r3, #1
20004ede:	eb01 020c 	add.w	r2, r1, ip
20004ee2:	ea43 0404 	orr.w	r4, r3, r4
20004ee6:	f04c 0301 	orr.w	r3, ip, #1
20004eea:	6044      	str	r4, [r0, #4]
20004eec:	604b      	str	r3, [r1, #4]
20004eee:	4638      	mov	r0, r7
20004ef0:	6853      	ldr	r3, [r2, #4]
20004ef2:	3108      	adds	r1, #8
20004ef4:	f043 0301 	orr.w	r3, r3, #1
20004ef8:	6053      	str	r3, [r2, #4]
20004efa:	f7fe ffb7 	bl	20003e6c <_free_r>
20004efe:	e7ce      	b.n	20004e9e <_realloc_r+0x15a>
20004f00:	4649      	mov	r1, r9
20004f02:	4638      	mov	r0, r7
20004f04:	f7ff faea 	bl	200044dc <_malloc_r>
20004f08:	4605      	mov	r5, r0
20004f0a:	2800      	cmp	r0, #0
20004f0c:	d041      	beq.n	20004f92 <_realloc_r+0x24e>
20004f0e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004f12:	f1a0 0208 	sub.w	r2, r0, #8
20004f16:	f023 0101 	bic.w	r1, r3, #1
20004f1a:	4441      	add	r1, r8
20004f1c:	428a      	cmp	r2, r1
20004f1e:	f000 80d7 	beq.w	200050d0 <_realloc_r+0x38c>
20004f22:	f1aa 0204 	sub.w	r2, sl, #4
20004f26:	4631      	mov	r1, r6
20004f28:	2a24      	cmp	r2, #36	; 0x24
20004f2a:	d878      	bhi.n	2000501e <_realloc_r+0x2da>
20004f2c:	2a13      	cmp	r2, #19
20004f2e:	4603      	mov	r3, r0
20004f30:	d921      	bls.n	20004f76 <_realloc_r+0x232>
20004f32:	4634      	mov	r4, r6
20004f34:	f854 3b04 	ldr.w	r3, [r4], #4
20004f38:	1d21      	adds	r1, r4, #4
20004f3a:	f840 3b04 	str.w	r3, [r0], #4
20004f3e:	1d03      	adds	r3, r0, #4
20004f40:	f8d6 c004 	ldr.w	ip, [r6, #4]
20004f44:	2a1b      	cmp	r2, #27
20004f46:	f8c5 c004 	str.w	ip, [r5, #4]
20004f4a:	d914      	bls.n	20004f76 <_realloc_r+0x232>
20004f4c:	f8d4 e004 	ldr.w	lr, [r4, #4]
20004f50:	1d1c      	adds	r4, r3, #4
20004f52:	f101 0c04 	add.w	ip, r1, #4
20004f56:	f8c0 e004 	str.w	lr, [r0, #4]
20004f5a:	6848      	ldr	r0, [r1, #4]
20004f5c:	f10c 0104 	add.w	r1, ip, #4
20004f60:	6058      	str	r0, [r3, #4]
20004f62:	1d23      	adds	r3, r4, #4
20004f64:	2a24      	cmp	r2, #36	; 0x24
20004f66:	d106      	bne.n	20004f76 <_realloc_r+0x232>
20004f68:	f8dc 2004 	ldr.w	r2, [ip, #4]
20004f6c:	6062      	str	r2, [r4, #4]
20004f6e:	684a      	ldr	r2, [r1, #4]
20004f70:	3108      	adds	r1, #8
20004f72:	605a      	str	r2, [r3, #4]
20004f74:	3308      	adds	r3, #8
20004f76:	4608      	mov	r0, r1
20004f78:	461a      	mov	r2, r3
20004f7a:	f850 4b04 	ldr.w	r4, [r0], #4
20004f7e:	f842 4b04 	str.w	r4, [r2], #4
20004f82:	6849      	ldr	r1, [r1, #4]
20004f84:	6059      	str	r1, [r3, #4]
20004f86:	6843      	ldr	r3, [r0, #4]
20004f88:	6053      	str	r3, [r2, #4]
20004f8a:	4631      	mov	r1, r6
20004f8c:	4638      	mov	r0, r7
20004f8e:	f7fe ff6d 	bl	20003e6c <_free_r>
20004f92:	4638      	mov	r0, r7
20004f94:	f7ff fed4 	bl	20004d40 <__malloc_unlock>
20004f98:	e785      	b.n	20004ea6 <_realloc_r+0x162>
20004f9a:	4455      	add	r5, sl
20004f9c:	4295      	cmp	r5, r2
20004f9e:	dbaf      	blt.n	20004f00 <_realloc_r+0x1bc>
20004fa0:	465b      	mov	r3, fp
20004fa2:	f8db 000c 	ldr.w	r0, [fp, #12]
20004fa6:	f1aa 0204 	sub.w	r2, sl, #4
20004faa:	f853 1f08 	ldr.w	r1, [r3, #8]!
20004fae:	2a24      	cmp	r2, #36	; 0x24
20004fb0:	6081      	str	r1, [r0, #8]
20004fb2:	60c8      	str	r0, [r1, #12]
20004fb4:	f67f af30 	bls.w	20004e18 <_realloc_r+0xd4>
20004fb8:	4618      	mov	r0, r3
20004fba:	4631      	mov	r1, r6
20004fbc:	4698      	mov	r8, r3
20004fbe:	f7ff fe61 	bl	20004c84 <memmove>
20004fc2:	4658      	mov	r0, fp
20004fc4:	f8db 3004 	ldr.w	r3, [fp, #4]
20004fc8:	e75a      	b.n	20004e80 <_realloc_r+0x13c>
20004fca:	4611      	mov	r1, r2
20004fcc:	b003      	add	sp, #12
20004fce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004fd2:	f7ff ba83 	b.w	200044dc <_malloc_r>
20004fd6:	230c      	movs	r3, #12
20004fd8:	2500      	movs	r5, #0
20004fda:	603b      	str	r3, [r7, #0]
20004fdc:	e763      	b.n	20004ea6 <_realloc_r+0x162>
20004fde:	f8de 5004 	ldr.w	r5, [lr, #4]
20004fe2:	f104 0b10 	add.w	fp, r4, #16
20004fe6:	f025 0c03 	bic.w	ip, r5, #3
20004fea:	eb0c 000a 	add.w	r0, ip, sl
20004fee:	4558      	cmp	r0, fp
20004ff0:	bfb8      	it	lt
20004ff2:	4670      	movlt	r0, lr
20004ff4:	f6ff aee5 	blt.w	20004dc2 <_realloc_r+0x7e>
20004ff8:	eb08 0204 	add.w	r2, r8, r4
20004ffc:	1b01      	subs	r1, r0, r4
20004ffe:	f041 0101 	orr.w	r1, r1, #1
20005002:	609a      	str	r2, [r3, #8]
20005004:	6051      	str	r1, [r2, #4]
20005006:	4638      	mov	r0, r7
20005008:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000500c:	4635      	mov	r5, r6
2000500e:	f001 0301 	and.w	r3, r1, #1
20005012:	431c      	orrs	r4, r3
20005014:	f8c8 4004 	str.w	r4, [r8, #4]
20005018:	f7ff fe92 	bl	20004d40 <__malloc_unlock>
2000501c:	e743      	b.n	20004ea6 <_realloc_r+0x162>
2000501e:	f7ff fe31 	bl	20004c84 <memmove>
20005022:	e7b2      	b.n	20004f8a <_realloc_r+0x246>
20005024:	4455      	add	r5, sl
20005026:	f104 0110 	add.w	r1, r4, #16
2000502a:	44ac      	add	ip, r5
2000502c:	458c      	cmp	ip, r1
2000502e:	dbb5      	blt.n	20004f9c <_realloc_r+0x258>
20005030:	465d      	mov	r5, fp
20005032:	f8db 000c 	ldr.w	r0, [fp, #12]
20005036:	f1aa 0204 	sub.w	r2, sl, #4
2000503a:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000503e:	2a24      	cmp	r2, #36	; 0x24
20005040:	6081      	str	r1, [r0, #8]
20005042:	60c8      	str	r0, [r1, #12]
20005044:	d84c      	bhi.n	200050e0 <_realloc_r+0x39c>
20005046:	2a13      	cmp	r2, #19
20005048:	4628      	mov	r0, r5
2000504a:	d924      	bls.n	20005096 <_realloc_r+0x352>
2000504c:	4631      	mov	r1, r6
2000504e:	f10b 0010 	add.w	r0, fp, #16
20005052:	f851 eb04 	ldr.w	lr, [r1], #4
20005056:	f8cb e008 	str.w	lr, [fp, #8]
2000505a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000505e:	1d0e      	adds	r6, r1, #4
20005060:	2a1b      	cmp	r2, #27
20005062:	f8cb e00c 	str.w	lr, [fp, #12]
20005066:	d916      	bls.n	20005096 <_realloc_r+0x352>
20005068:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000506c:	1d31      	adds	r1, r6, #4
2000506e:	f10b 0018 	add.w	r0, fp, #24
20005072:	f8cb e010 	str.w	lr, [fp, #16]
20005076:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000507a:	1d0e      	adds	r6, r1, #4
2000507c:	2a24      	cmp	r2, #36	; 0x24
2000507e:	f8cb e014 	str.w	lr, [fp, #20]
20005082:	d108      	bne.n	20005096 <_realloc_r+0x352>
20005084:	684a      	ldr	r2, [r1, #4]
20005086:	f10b 0020 	add.w	r0, fp, #32
2000508a:	f8cb 2018 	str.w	r2, [fp, #24]
2000508e:	6872      	ldr	r2, [r6, #4]
20005090:	3608      	adds	r6, #8
20005092:	f8cb 201c 	str.w	r2, [fp, #28]
20005096:	4631      	mov	r1, r6
20005098:	4602      	mov	r2, r0
2000509a:	f851 eb04 	ldr.w	lr, [r1], #4
2000509e:	f842 eb04 	str.w	lr, [r2], #4
200050a2:	6876      	ldr	r6, [r6, #4]
200050a4:	6046      	str	r6, [r0, #4]
200050a6:	6849      	ldr	r1, [r1, #4]
200050a8:	6051      	str	r1, [r2, #4]
200050aa:	eb0b 0204 	add.w	r2, fp, r4
200050ae:	ebc4 010c 	rsb	r1, r4, ip
200050b2:	f041 0101 	orr.w	r1, r1, #1
200050b6:	609a      	str	r2, [r3, #8]
200050b8:	6051      	str	r1, [r2, #4]
200050ba:	4638      	mov	r0, r7
200050bc:	f8db 1004 	ldr.w	r1, [fp, #4]
200050c0:	f001 0301 	and.w	r3, r1, #1
200050c4:	431c      	orrs	r4, r3
200050c6:	f8cb 4004 	str.w	r4, [fp, #4]
200050ca:	f7ff fe39 	bl	20004d40 <__malloc_unlock>
200050ce:	e6ea      	b.n	20004ea6 <_realloc_r+0x162>
200050d0:	6855      	ldr	r5, [r2, #4]
200050d2:	4640      	mov	r0, r8
200050d4:	f108 0808 	add.w	r8, r8, #8
200050d8:	f025 0503 	bic.w	r5, r5, #3
200050dc:	4455      	add	r5, sl
200050de:	e6cf      	b.n	20004e80 <_realloc_r+0x13c>
200050e0:	4631      	mov	r1, r6
200050e2:	4628      	mov	r0, r5
200050e4:	9300      	str	r3, [sp, #0]
200050e6:	f8cd c004 	str.w	ip, [sp, #4]
200050ea:	f7ff fdcb 	bl	20004c84 <memmove>
200050ee:	f8dd c004 	ldr.w	ip, [sp, #4]
200050f2:	9b00      	ldr	r3, [sp, #0]
200050f4:	e7d9      	b.n	200050aa <_realloc_r+0x366>
200050f6:	bf00      	nop

200050f8 <_sbrk_r>:
200050f8:	b538      	push	{r3, r4, r5, lr}
200050fa:	f646 3488 	movw	r4, #27528	; 0x6b88
200050fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005102:	4605      	mov	r5, r0
20005104:	4608      	mov	r0, r1
20005106:	2300      	movs	r3, #0
20005108:	6023      	str	r3, [r4, #0]
2000510a:	f7fb fc95 	bl	20000a38 <_sbrk>
2000510e:	f1b0 3fff 	cmp.w	r0, #4294967295
20005112:	d000      	beq.n	20005116 <_sbrk_r+0x1e>
20005114:	bd38      	pop	{r3, r4, r5, pc}
20005116:	6823      	ldr	r3, [r4, #0]
20005118:	2b00      	cmp	r3, #0
2000511a:	d0fb      	beq.n	20005114 <_sbrk_r+0x1c>
2000511c:	602b      	str	r3, [r5, #0]
2000511e:	bd38      	pop	{r3, r4, r5, pc}

20005120 <_raise_r>:
20005120:	291f      	cmp	r1, #31
20005122:	b570      	push	{r4, r5, r6, lr}
20005124:	460c      	mov	r4, r1
20005126:	4605      	mov	r5, r0
20005128:	d820      	bhi.n	2000516c <_raise_r+0x4c>
2000512a:	6c42      	ldr	r2, [r0, #68]	; 0x44
2000512c:	b1a2      	cbz	r2, 20005158 <_raise_r+0x38>
2000512e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
20005132:	b18b      	cbz	r3, 20005158 <_raise_r+0x38>
20005134:	2b01      	cmp	r3, #1
20005136:	d00d      	beq.n	20005154 <_raise_r+0x34>
20005138:	f1b3 3fff 	cmp.w	r3, #4294967295
2000513c:	d006      	beq.n	2000514c <_raise_r+0x2c>
2000513e:	4608      	mov	r0, r1
20005140:	2500      	movs	r5, #0
20005142:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
20005146:	4798      	blx	r3
20005148:	4628      	mov	r0, r5
2000514a:	bd70      	pop	{r4, r5, r6, pc}
2000514c:	2316      	movs	r3, #22
2000514e:	6003      	str	r3, [r0, #0]
20005150:	2001      	movs	r0, #1
20005152:	bd70      	pop	{r4, r5, r6, pc}
20005154:	2000      	movs	r0, #0
20005156:	bd70      	pop	{r4, r5, r6, pc}
20005158:	4628      	mov	r0, r5
2000515a:	f000 f887 	bl	2000526c <_getpid_r>
2000515e:	4622      	mov	r2, r4
20005160:	4601      	mov	r1, r0
20005162:	4628      	mov	r0, r5
20005164:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20005168:	f000 b882 	b.w	20005270 <_kill_r>
2000516c:	2316      	movs	r3, #22
2000516e:	6003      	str	r3, [r0, #0]
20005170:	f04f 30ff 	mov.w	r0, #4294967295
20005174:	bd70      	pop	{r4, r5, r6, pc}
20005176:	bf00      	nop

20005178 <raise>:
20005178:	f246 530c 	movw	r3, #25868	; 0x650c
2000517c:	4601      	mov	r1, r0
2000517e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005182:	6818      	ldr	r0, [r3, #0]
20005184:	e7cc      	b.n	20005120 <_raise_r>
20005186:	bf00      	nop

20005188 <_init_signal_r>:
20005188:	b538      	push	{r3, r4, r5, lr}
2000518a:	6c45      	ldr	r5, [r0, #68]	; 0x44
2000518c:	4604      	mov	r4, r0
2000518e:	b10d      	cbz	r5, 20005194 <_init_signal_r+0xc>
20005190:	2000      	movs	r0, #0
20005192:	bd38      	pop	{r3, r4, r5, pc}
20005194:	2180      	movs	r1, #128	; 0x80
20005196:	f7ff f9a1 	bl	200044dc <_malloc_r>
2000519a:	6460      	str	r0, [r4, #68]	; 0x44
2000519c:	b128      	cbz	r0, 200051aa <_init_signal_r+0x22>
2000519e:	462b      	mov	r3, r5
200051a0:	5143      	str	r3, [r0, r5]
200051a2:	3504      	adds	r5, #4
200051a4:	2d80      	cmp	r5, #128	; 0x80
200051a6:	d1fb      	bne.n	200051a0 <_init_signal_r+0x18>
200051a8:	e7f2      	b.n	20005190 <_init_signal_r+0x8>
200051aa:	3801      	subs	r0, #1
200051ac:	bd38      	pop	{r3, r4, r5, pc}
200051ae:	bf00      	nop

200051b0 <_init_signal>:
200051b0:	f246 530c 	movw	r3, #25868	; 0x650c
200051b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051b8:	6818      	ldr	r0, [r3, #0]
200051ba:	e7e5      	b.n	20005188 <_init_signal_r>

200051bc <__sigtramp_r>:
200051bc:	291f      	cmp	r1, #31
200051be:	b510      	push	{r4, lr}
200051c0:	4604      	mov	r4, r0
200051c2:	b082      	sub	sp, #8
200051c4:	d812      	bhi.n	200051ec <__sigtramp_r+0x30>
200051c6:	6c42      	ldr	r2, [r0, #68]	; 0x44
200051c8:	b1ca      	cbz	r2, 200051fe <__sigtramp_r+0x42>
200051ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
200051ce:	eb02 0281 	add.w	r2, r2, r1, lsl #2
200051d2:	b183      	cbz	r3, 200051f6 <__sigtramp_r+0x3a>
200051d4:	f1b3 3fff 	cmp.w	r3, #4294967295
200051d8:	d00f      	beq.n	200051fa <__sigtramp_r+0x3e>
200051da:	2b01      	cmp	r3, #1
200051dc:	d009      	beq.n	200051f2 <__sigtramp_r+0x36>
200051de:	4608      	mov	r0, r1
200051e0:	2400      	movs	r4, #0
200051e2:	6014      	str	r4, [r2, #0]
200051e4:	4798      	blx	r3
200051e6:	4620      	mov	r0, r4
200051e8:	b002      	add	sp, #8
200051ea:	bd10      	pop	{r4, pc}
200051ec:	f04f 30ff 	mov.w	r0, #4294967295
200051f0:	e7fa      	b.n	200051e8 <__sigtramp_r+0x2c>
200051f2:	2003      	movs	r0, #3
200051f4:	e7f8      	b.n	200051e8 <__sigtramp_r+0x2c>
200051f6:	2001      	movs	r0, #1
200051f8:	e7f6      	b.n	200051e8 <__sigtramp_r+0x2c>
200051fa:	2002      	movs	r0, #2
200051fc:	e7f4      	b.n	200051e8 <__sigtramp_r+0x2c>
200051fe:	9101      	str	r1, [sp, #4]
20005200:	f7ff ffc2 	bl	20005188 <_init_signal_r>
20005204:	9901      	ldr	r1, [sp, #4]
20005206:	2800      	cmp	r0, #0
20005208:	d1f0      	bne.n	200051ec <__sigtramp_r+0x30>
2000520a:	6c62      	ldr	r2, [r4, #68]	; 0x44
2000520c:	e7dd      	b.n	200051ca <__sigtramp_r+0xe>
2000520e:	bf00      	nop

20005210 <__sigtramp>:
20005210:	f246 530c 	movw	r3, #25868	; 0x650c
20005214:	4601      	mov	r1, r0
20005216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000521a:	6818      	ldr	r0, [r3, #0]
2000521c:	e7ce      	b.n	200051bc <__sigtramp_r>
2000521e:	bf00      	nop

20005220 <_signal_r>:
20005220:	291f      	cmp	r1, #31
20005222:	b510      	push	{r4, lr}
20005224:	4604      	mov	r4, r0
20005226:	b082      	sub	sp, #8
20005228:	d807      	bhi.n	2000523a <_signal_r+0x1a>
2000522a:	6c43      	ldr	r3, [r0, #68]	; 0x44
2000522c:	b153      	cbz	r3, 20005244 <_signal_r+0x24>
2000522e:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
20005232:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
20005236:	b002      	add	sp, #8
20005238:	bd10      	pop	{r4, pc}
2000523a:	2316      	movs	r3, #22
2000523c:	6003      	str	r3, [r0, #0]
2000523e:	f04f 30ff 	mov.w	r0, #4294967295
20005242:	e7f8      	b.n	20005236 <_signal_r+0x16>
20005244:	9101      	str	r1, [sp, #4]
20005246:	9200      	str	r2, [sp, #0]
20005248:	f7ff ff9e 	bl	20005188 <_init_signal_r>
2000524c:	9901      	ldr	r1, [sp, #4]
2000524e:	9a00      	ldr	r2, [sp, #0]
20005250:	b908      	cbnz	r0, 20005256 <_signal_r+0x36>
20005252:	6c63      	ldr	r3, [r4, #68]	; 0x44
20005254:	e7eb      	b.n	2000522e <_signal_r+0xe>
20005256:	f04f 30ff 	mov.w	r0, #4294967295
2000525a:	e7ec      	b.n	20005236 <_signal_r+0x16>

2000525c <signal>:
2000525c:	f246 530c 	movw	r3, #25868	; 0x650c
20005260:	460a      	mov	r2, r1
20005262:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005266:	4601      	mov	r1, r0
20005268:	6818      	ldr	r0, [r3, #0]
2000526a:	e7d9      	b.n	20005220 <_signal_r>

2000526c <_getpid_r>:
2000526c:	f7fb bb92 	b.w	20000994 <_getpid>

20005270 <_kill_r>:
20005270:	b538      	push	{r3, r4, r5, lr}
20005272:	f646 3488 	movw	r4, #27528	; 0x6b88
20005276:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000527a:	4605      	mov	r5, r0
2000527c:	4608      	mov	r0, r1
2000527e:	4611      	mov	r1, r2
20005280:	2300      	movs	r3, #0
20005282:	6023      	str	r3, [r4, #0]
20005284:	f7fb fb9a 	bl	200009bc <_kill>
20005288:	f1b0 3fff 	cmp.w	r0, #4294967295
2000528c:	d000      	beq.n	20005290 <_kill_r+0x20>
2000528e:	bd38      	pop	{r3, r4, r5, pc}
20005290:	6823      	ldr	r3, [r4, #0]
20005292:	2b00      	cmp	r3, #0
20005294:	d0fb      	beq.n	2000528e <_kill_r+0x1e>
20005296:	602b      	str	r3, [r5, #0]
20005298:	bd38      	pop	{r3, r4, r5, pc}
2000529a:	bf00      	nop

2000529c <__sclose>:
2000529c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200052a0:	f000 b874 	b.w	2000538c <_close_r>

200052a4 <__sseek>:
200052a4:	b510      	push	{r4, lr}
200052a6:	460c      	mov	r4, r1
200052a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200052ac:	f000 f912 	bl	200054d4 <_lseek_r>
200052b0:	89a3      	ldrh	r3, [r4, #12]
200052b2:	f1b0 3fff 	cmp.w	r0, #4294967295
200052b6:	bf15      	itete	ne
200052b8:	6560      	strne	r0, [r4, #84]	; 0x54
200052ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200052be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200052c2:	81a3      	strheq	r3, [r4, #12]
200052c4:	bf18      	it	ne
200052c6:	81a3      	strhne	r3, [r4, #12]
200052c8:	bd10      	pop	{r4, pc}
200052ca:	bf00      	nop

200052cc <__swrite>:
200052cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200052d0:	461d      	mov	r5, r3
200052d2:	898b      	ldrh	r3, [r1, #12]
200052d4:	460c      	mov	r4, r1
200052d6:	4616      	mov	r6, r2
200052d8:	4607      	mov	r7, r0
200052da:	f413 7f80 	tst.w	r3, #256	; 0x100
200052de:	d006      	beq.n	200052ee <__swrite+0x22>
200052e0:	2302      	movs	r3, #2
200052e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200052e6:	2200      	movs	r2, #0
200052e8:	f000 f8f4 	bl	200054d4 <_lseek_r>
200052ec:	89a3      	ldrh	r3, [r4, #12]
200052ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200052f2:	4638      	mov	r0, r7
200052f4:	81a3      	strh	r3, [r4, #12]
200052f6:	4632      	mov	r2, r6
200052f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200052fc:	462b      	mov	r3, r5
200052fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20005302:	f7fb bb89 	b.w	20000a18 <_write_r>
20005306:	bf00      	nop

20005308 <__sread>:
20005308:	b510      	push	{r4, lr}
2000530a:	460c      	mov	r4, r1
2000530c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20005310:	f000 f8f6 	bl	20005500 <_read_r>
20005314:	2800      	cmp	r0, #0
20005316:	db03      	blt.n	20005320 <__sread+0x18>
20005318:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000531a:	181b      	adds	r3, r3, r0
2000531c:	6563      	str	r3, [r4, #84]	; 0x54
2000531e:	bd10      	pop	{r4, pc}
20005320:	89a3      	ldrh	r3, [r4, #12]
20005322:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20005326:	81a3      	strh	r3, [r4, #12]
20005328:	bd10      	pop	{r4, pc}
2000532a:	bf00      	nop

2000532c <strlen>:
2000532c:	f020 0103 	bic.w	r1, r0, #3
20005330:	f010 0003 	ands.w	r0, r0, #3
20005334:	f1c0 0000 	rsb	r0, r0, #0
20005338:	f851 3b04 	ldr.w	r3, [r1], #4
2000533c:	f100 0c04 	add.w	ip, r0, #4
20005340:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20005344:	f06f 0200 	mvn.w	r2, #0
20005348:	bf1c      	itt	ne
2000534a:	fa22 f20c 	lsrne.w	r2, r2, ip
2000534e:	4313      	orrne	r3, r2
20005350:	f04f 0c01 	mov.w	ip, #1
20005354:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20005358:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
2000535c:	eba3 020c 	sub.w	r2, r3, ip
20005360:	ea22 0203 	bic.w	r2, r2, r3
20005364:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20005368:	bf04      	itt	eq
2000536a:	f851 3b04 	ldreq.w	r3, [r1], #4
2000536e:	3004      	addeq	r0, #4
20005370:	d0f4      	beq.n	2000535c <strlen+0x30>
20005372:	f013 0fff 	tst.w	r3, #255	; 0xff
20005376:	bf1f      	itttt	ne
20005378:	3001      	addne	r0, #1
2000537a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000537e:	3001      	addne	r0, #1
20005380:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20005384:	bf18      	it	ne
20005386:	3001      	addne	r0, #1
20005388:	4770      	bx	lr
2000538a:	bf00      	nop

2000538c <_close_r>:
2000538c:	b538      	push	{r3, r4, r5, lr}
2000538e:	f646 3488 	movw	r4, #27528	; 0x6b88
20005392:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005396:	4605      	mov	r5, r0
20005398:	4608      	mov	r0, r1
2000539a:	2300      	movs	r3, #0
2000539c:	6023      	str	r3, [r4, #0]
2000539e:	f7fb fad5 	bl	2000094c <_close>
200053a2:	f1b0 3fff 	cmp.w	r0, #4294967295
200053a6:	d000      	beq.n	200053aa <_close_r+0x1e>
200053a8:	bd38      	pop	{r3, r4, r5, pc}
200053aa:	6823      	ldr	r3, [r4, #0]
200053ac:	2b00      	cmp	r3, #0
200053ae:	d0fb      	beq.n	200053a8 <_close_r+0x1c>
200053b0:	602b      	str	r3, [r5, #0]
200053b2:	bd38      	pop	{r3, r4, r5, pc}

200053b4 <_fclose_r>:
200053b4:	b570      	push	{r4, r5, r6, lr}
200053b6:	4605      	mov	r5, r0
200053b8:	460c      	mov	r4, r1
200053ba:	2900      	cmp	r1, #0
200053bc:	d04b      	beq.n	20005456 <_fclose_r+0xa2>
200053be:	f7fe fc1d 	bl	20003bfc <__sfp_lock_acquire>
200053c2:	b115      	cbz	r5, 200053ca <_fclose_r+0x16>
200053c4:	69ab      	ldr	r3, [r5, #24]
200053c6:	2b00      	cmp	r3, #0
200053c8:	d048      	beq.n	2000545c <_fclose_r+0xa8>
200053ca:	f246 4330 	movw	r3, #25648	; 0x6430
200053ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053d2:	429c      	cmp	r4, r3
200053d4:	bf08      	it	eq
200053d6:	686c      	ldreq	r4, [r5, #4]
200053d8:	d00e      	beq.n	200053f8 <_fclose_r+0x44>
200053da:	f246 4350 	movw	r3, #25680	; 0x6450
200053de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053e2:	429c      	cmp	r4, r3
200053e4:	bf08      	it	eq
200053e6:	68ac      	ldreq	r4, [r5, #8]
200053e8:	d006      	beq.n	200053f8 <_fclose_r+0x44>
200053ea:	f246 4370 	movw	r3, #25712	; 0x6470
200053ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053f2:	429c      	cmp	r4, r3
200053f4:	bf08      	it	eq
200053f6:	68ec      	ldreq	r4, [r5, #12]
200053f8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200053fc:	b33e      	cbz	r6, 2000544e <_fclose_r+0x9a>
200053fe:	4628      	mov	r0, r5
20005400:	4621      	mov	r1, r4
20005402:	f7fe fb3f 	bl	20003a84 <_fflush_r>
20005406:	6b23      	ldr	r3, [r4, #48]	; 0x30
20005408:	4606      	mov	r6, r0
2000540a:	b13b      	cbz	r3, 2000541c <_fclose_r+0x68>
2000540c:	4628      	mov	r0, r5
2000540e:	6a21      	ldr	r1, [r4, #32]
20005410:	4798      	blx	r3
20005412:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20005416:	bf28      	it	cs
20005418:	f04f 36ff 	movcs.w	r6, #4294967295
2000541c:	89a3      	ldrh	r3, [r4, #12]
2000541e:	f013 0f80 	tst.w	r3, #128	; 0x80
20005422:	d11f      	bne.n	20005464 <_fclose_r+0xb0>
20005424:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005426:	b141      	cbz	r1, 2000543a <_fclose_r+0x86>
20005428:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000542c:	4299      	cmp	r1, r3
2000542e:	d002      	beq.n	20005436 <_fclose_r+0x82>
20005430:	4628      	mov	r0, r5
20005432:	f7fe fd1b 	bl	20003e6c <_free_r>
20005436:	2300      	movs	r3, #0
20005438:	6363      	str	r3, [r4, #52]	; 0x34
2000543a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000543c:	b121      	cbz	r1, 20005448 <_fclose_r+0x94>
2000543e:	4628      	mov	r0, r5
20005440:	f7fe fd14 	bl	20003e6c <_free_r>
20005444:	2300      	movs	r3, #0
20005446:	64a3      	str	r3, [r4, #72]	; 0x48
20005448:	f04f 0300 	mov.w	r3, #0
2000544c:	81a3      	strh	r3, [r4, #12]
2000544e:	f7fe fbd7 	bl	20003c00 <__sfp_lock_release>
20005452:	4630      	mov	r0, r6
20005454:	bd70      	pop	{r4, r5, r6, pc}
20005456:	460e      	mov	r6, r1
20005458:	4630      	mov	r0, r6
2000545a:	bd70      	pop	{r4, r5, r6, pc}
2000545c:	4628      	mov	r0, r5
2000545e:	f7fe fc81 	bl	20003d64 <__sinit>
20005462:	e7b2      	b.n	200053ca <_fclose_r+0x16>
20005464:	4628      	mov	r0, r5
20005466:	6921      	ldr	r1, [r4, #16]
20005468:	f7fe fd00 	bl	20003e6c <_free_r>
2000546c:	e7da      	b.n	20005424 <_fclose_r+0x70>
2000546e:	bf00      	nop

20005470 <fclose>:
20005470:	f246 530c 	movw	r3, #25868	; 0x650c
20005474:	4601      	mov	r1, r0
20005476:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000547a:	6818      	ldr	r0, [r3, #0]
2000547c:	e79a      	b.n	200053b4 <_fclose_r>
2000547e:	bf00      	nop

20005480 <_fstat_r>:
20005480:	b538      	push	{r3, r4, r5, lr}
20005482:	f646 3488 	movw	r4, #27528	; 0x6b88
20005486:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000548a:	4605      	mov	r5, r0
2000548c:	4608      	mov	r0, r1
2000548e:	4611      	mov	r1, r2
20005490:	2300      	movs	r3, #0
20005492:	6023      	str	r3, [r4, #0]
20005494:	f7fb fa6c 	bl	20000970 <_fstat>
20005498:	f1b0 3fff 	cmp.w	r0, #4294967295
2000549c:	d000      	beq.n	200054a0 <_fstat_r+0x20>
2000549e:	bd38      	pop	{r3, r4, r5, pc}
200054a0:	6823      	ldr	r3, [r4, #0]
200054a2:	2b00      	cmp	r3, #0
200054a4:	d0fb      	beq.n	2000549e <_fstat_r+0x1e>
200054a6:	602b      	str	r3, [r5, #0]
200054a8:	bd38      	pop	{r3, r4, r5, pc}
200054aa:	bf00      	nop

200054ac <_isatty_r>:
200054ac:	b538      	push	{r3, r4, r5, lr}
200054ae:	f646 3488 	movw	r4, #27528	; 0x6b88
200054b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200054b6:	4605      	mov	r5, r0
200054b8:	4608      	mov	r0, r1
200054ba:	2300      	movs	r3, #0
200054bc:	6023      	str	r3, [r4, #0]
200054be:	f7fb fa71 	bl	200009a4 <_isatty>
200054c2:	f1b0 3fff 	cmp.w	r0, #4294967295
200054c6:	d000      	beq.n	200054ca <_isatty_r+0x1e>
200054c8:	bd38      	pop	{r3, r4, r5, pc}
200054ca:	6823      	ldr	r3, [r4, #0]
200054cc:	2b00      	cmp	r3, #0
200054ce:	d0fb      	beq.n	200054c8 <_isatty_r+0x1c>
200054d0:	602b      	str	r3, [r5, #0]
200054d2:	bd38      	pop	{r3, r4, r5, pc}

200054d4 <_lseek_r>:
200054d4:	b538      	push	{r3, r4, r5, lr}
200054d6:	f646 3488 	movw	r4, #27528	; 0x6b88
200054da:	f2c2 0400 	movt	r4, #8192	; 0x2000
200054de:	4605      	mov	r5, r0
200054e0:	4608      	mov	r0, r1
200054e2:	4611      	mov	r1, r2
200054e4:	461a      	mov	r2, r3
200054e6:	2300      	movs	r3, #0
200054e8:	6023      	str	r3, [r4, #0]
200054ea:	f7fb fa79 	bl	200009e0 <_lseek>
200054ee:	f1b0 3fff 	cmp.w	r0, #4294967295
200054f2:	d000      	beq.n	200054f6 <_lseek_r+0x22>
200054f4:	bd38      	pop	{r3, r4, r5, pc}
200054f6:	6823      	ldr	r3, [r4, #0]
200054f8:	2b00      	cmp	r3, #0
200054fa:	d0fb      	beq.n	200054f4 <_lseek_r+0x20>
200054fc:	602b      	str	r3, [r5, #0]
200054fe:	bd38      	pop	{r3, r4, r5, pc}

20005500 <_read_r>:
20005500:	b538      	push	{r3, r4, r5, lr}
20005502:	f646 3488 	movw	r4, #27528	; 0x6b88
20005506:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000550a:	4605      	mov	r5, r0
2000550c:	4608      	mov	r0, r1
2000550e:	4611      	mov	r1, r2
20005510:	461a      	mov	r2, r3
20005512:	2300      	movs	r3, #0
20005514:	6023      	str	r3, [r4, #0]
20005516:	f7fb fa71 	bl	200009fc <_read>
2000551a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000551e:	d000      	beq.n	20005522 <_read_r+0x22>
20005520:	bd38      	pop	{r3, r4, r5, pc}
20005522:	6823      	ldr	r3, [r4, #0]
20005524:	2b00      	cmp	r3, #0
20005526:	d0fb      	beq.n	20005520 <_read_r+0x20>
20005528:	602b      	str	r3, [r5, #0]
2000552a:	bd38      	pop	{r3, r4, r5, pc}

2000552c <__aeabi_uldivmod>:
2000552c:	b94b      	cbnz	r3, 20005542 <__aeabi_uldivmod+0x16>
2000552e:	b942      	cbnz	r2, 20005542 <__aeabi_uldivmod+0x16>
20005530:	2900      	cmp	r1, #0
20005532:	bf08      	it	eq
20005534:	2800      	cmpeq	r0, #0
20005536:	d002      	beq.n	2000553e <__aeabi_uldivmod+0x12>
20005538:	f04f 31ff 	mov.w	r1, #4294967295
2000553c:	4608      	mov	r0, r1
2000553e:	f000 b837 	b.w	200055b0 <__aeabi_idiv0>
20005542:	b082      	sub	sp, #8
20005544:	46ec      	mov	ip, sp
20005546:	e92d 5000 	stmdb	sp!, {ip, lr}
2000554a:	f000 f805 	bl	20005558 <__gnu_uldivmod_helper>
2000554e:	f8dd e004 	ldr.w	lr, [sp, #4]
20005552:	b002      	add	sp, #8
20005554:	bc0c      	pop	{r2, r3}
20005556:	4770      	bx	lr

20005558 <__gnu_uldivmod_helper>:
20005558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000555a:	4614      	mov	r4, r2
2000555c:	461d      	mov	r5, r3
2000555e:	4606      	mov	r6, r0
20005560:	460f      	mov	r7, r1
20005562:	f000 f9d9 	bl	20005918 <__udivdi3>
20005566:	fb00 f505 	mul.w	r5, r0, r5
2000556a:	fba0 2304 	umull	r2, r3, r0, r4
2000556e:	fb04 5401 	mla	r4, r4, r1, r5
20005572:	18e3      	adds	r3, r4, r3
20005574:	1ab6      	subs	r6, r6, r2
20005576:	eb67 0703 	sbc.w	r7, r7, r3
2000557a:	9b06      	ldr	r3, [sp, #24]
2000557c:	e9c3 6700 	strd	r6, r7, [r3]
20005580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005582:	bf00      	nop

20005584 <__gnu_ldivmod_helper>:
20005584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20005586:	4614      	mov	r4, r2
20005588:	461d      	mov	r5, r3
2000558a:	4606      	mov	r6, r0
2000558c:	460f      	mov	r7, r1
2000558e:	f000 f811 	bl	200055b4 <__divdi3>
20005592:	fb00 f505 	mul.w	r5, r0, r5
20005596:	fba0 2304 	umull	r2, r3, r0, r4
2000559a:	fb04 5401 	mla	r4, r4, r1, r5
2000559e:	18e3      	adds	r3, r4, r3
200055a0:	1ab6      	subs	r6, r6, r2
200055a2:	eb67 0703 	sbc.w	r7, r7, r3
200055a6:	9b06      	ldr	r3, [sp, #24]
200055a8:	e9c3 6700 	strd	r6, r7, [r3]
200055ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200055ae:	bf00      	nop

200055b0 <__aeabi_idiv0>:
200055b0:	4770      	bx	lr
200055b2:	bf00      	nop

200055b4 <__divdi3>:
200055b4:	2900      	cmp	r1, #0
200055b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200055ba:	b085      	sub	sp, #20
200055bc:	f2c0 80c8 	blt.w	20005750 <__divdi3+0x19c>
200055c0:	2600      	movs	r6, #0
200055c2:	2b00      	cmp	r3, #0
200055c4:	f2c0 80bf 	blt.w	20005746 <__divdi3+0x192>
200055c8:	4689      	mov	r9, r1
200055ca:	4614      	mov	r4, r2
200055cc:	4605      	mov	r5, r0
200055ce:	469b      	mov	fp, r3
200055d0:	2b00      	cmp	r3, #0
200055d2:	d14a      	bne.n	2000566a <__divdi3+0xb6>
200055d4:	428a      	cmp	r2, r1
200055d6:	d957      	bls.n	20005688 <__divdi3+0xd4>
200055d8:	fab2 f382 	clz	r3, r2
200055dc:	b153      	cbz	r3, 200055f4 <__divdi3+0x40>
200055de:	f1c3 0020 	rsb	r0, r3, #32
200055e2:	fa01 f903 	lsl.w	r9, r1, r3
200055e6:	fa25 f800 	lsr.w	r8, r5, r0
200055ea:	fa12 f403 	lsls.w	r4, r2, r3
200055ee:	409d      	lsls	r5, r3
200055f0:	ea48 0909 	orr.w	r9, r8, r9
200055f4:	0c27      	lsrs	r7, r4, #16
200055f6:	4648      	mov	r0, r9
200055f8:	4639      	mov	r1, r7
200055fa:	fa1f fb84 	uxth.w	fp, r4
200055fe:	f000 fb0b 	bl	20005c18 <__aeabi_uidiv>
20005602:	4639      	mov	r1, r7
20005604:	4682      	mov	sl, r0
20005606:	4648      	mov	r0, r9
20005608:	f000 fc34 	bl	20005e74 <__aeabi_uidivmod>
2000560c:	0c2a      	lsrs	r2, r5, #16
2000560e:	fb0b f30a 	mul.w	r3, fp, sl
20005612:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20005616:	454b      	cmp	r3, r9
20005618:	d909      	bls.n	2000562e <__divdi3+0x7a>
2000561a:	eb19 0904 	adds.w	r9, r9, r4
2000561e:	f10a 3aff 	add.w	sl, sl, #4294967295
20005622:	d204      	bcs.n	2000562e <__divdi3+0x7a>
20005624:	454b      	cmp	r3, r9
20005626:	bf84      	itt	hi
20005628:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000562c:	44a1      	addhi	r9, r4
2000562e:	ebc3 0909 	rsb	r9, r3, r9
20005632:	4639      	mov	r1, r7
20005634:	4648      	mov	r0, r9
20005636:	b2ad      	uxth	r5, r5
20005638:	f000 faee 	bl	20005c18 <__aeabi_uidiv>
2000563c:	4639      	mov	r1, r7
2000563e:	4680      	mov	r8, r0
20005640:	4648      	mov	r0, r9
20005642:	f000 fc17 	bl	20005e74 <__aeabi_uidivmod>
20005646:	fb0b fb08 	mul.w	fp, fp, r8
2000564a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000564e:	45ab      	cmp	fp, r5
20005650:	d907      	bls.n	20005662 <__divdi3+0xae>
20005652:	192d      	adds	r5, r5, r4
20005654:	f108 38ff 	add.w	r8, r8, #4294967295
20005658:	d203      	bcs.n	20005662 <__divdi3+0xae>
2000565a:	45ab      	cmp	fp, r5
2000565c:	bf88      	it	hi
2000565e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20005662:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20005666:	2700      	movs	r7, #0
20005668:	e003      	b.n	20005672 <__divdi3+0xbe>
2000566a:	428b      	cmp	r3, r1
2000566c:	d957      	bls.n	2000571e <__divdi3+0x16a>
2000566e:	2700      	movs	r7, #0
20005670:	46b8      	mov	r8, r7
20005672:	4642      	mov	r2, r8
20005674:	463b      	mov	r3, r7
20005676:	b116      	cbz	r6, 2000567e <__divdi3+0xca>
20005678:	4252      	negs	r2, r2
2000567a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000567e:	4619      	mov	r1, r3
20005680:	4610      	mov	r0, r2
20005682:	b005      	add	sp, #20
20005684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005688:	b922      	cbnz	r2, 20005694 <__divdi3+0xe0>
2000568a:	4611      	mov	r1, r2
2000568c:	2001      	movs	r0, #1
2000568e:	f000 fac3 	bl	20005c18 <__aeabi_uidiv>
20005692:	4604      	mov	r4, r0
20005694:	fab4 f884 	clz	r8, r4
20005698:	f1b8 0f00 	cmp.w	r8, #0
2000569c:	d15e      	bne.n	2000575c <__divdi3+0x1a8>
2000569e:	ebc4 0809 	rsb	r8, r4, r9
200056a2:	0c27      	lsrs	r7, r4, #16
200056a4:	fa1f f984 	uxth.w	r9, r4
200056a8:	2101      	movs	r1, #1
200056aa:	9102      	str	r1, [sp, #8]
200056ac:	4639      	mov	r1, r7
200056ae:	4640      	mov	r0, r8
200056b0:	f000 fab2 	bl	20005c18 <__aeabi_uidiv>
200056b4:	4639      	mov	r1, r7
200056b6:	4682      	mov	sl, r0
200056b8:	4640      	mov	r0, r8
200056ba:	f000 fbdb 	bl	20005e74 <__aeabi_uidivmod>
200056be:	ea4f 4815 	mov.w	r8, r5, lsr #16
200056c2:	fb09 f30a 	mul.w	r3, r9, sl
200056c6:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200056ca:	455b      	cmp	r3, fp
200056cc:	d909      	bls.n	200056e2 <__divdi3+0x12e>
200056ce:	eb1b 0b04 	adds.w	fp, fp, r4
200056d2:	f10a 3aff 	add.w	sl, sl, #4294967295
200056d6:	d204      	bcs.n	200056e2 <__divdi3+0x12e>
200056d8:	455b      	cmp	r3, fp
200056da:	bf84      	itt	hi
200056dc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200056e0:	44a3      	addhi	fp, r4
200056e2:	ebc3 0b0b 	rsb	fp, r3, fp
200056e6:	4639      	mov	r1, r7
200056e8:	4658      	mov	r0, fp
200056ea:	b2ad      	uxth	r5, r5
200056ec:	f000 fa94 	bl	20005c18 <__aeabi_uidiv>
200056f0:	4639      	mov	r1, r7
200056f2:	4680      	mov	r8, r0
200056f4:	4658      	mov	r0, fp
200056f6:	f000 fbbd 	bl	20005e74 <__aeabi_uidivmod>
200056fa:	fb09 f908 	mul.w	r9, r9, r8
200056fe:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20005702:	45a9      	cmp	r9, r5
20005704:	d907      	bls.n	20005716 <__divdi3+0x162>
20005706:	192d      	adds	r5, r5, r4
20005708:	f108 38ff 	add.w	r8, r8, #4294967295
2000570c:	d203      	bcs.n	20005716 <__divdi3+0x162>
2000570e:	45a9      	cmp	r9, r5
20005710:	bf88      	it	hi
20005712:	f108 38ff 	addhi.w	r8, r8, #4294967295
20005716:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000571a:	9f02      	ldr	r7, [sp, #8]
2000571c:	e7a9      	b.n	20005672 <__divdi3+0xbe>
2000571e:	fab3 f783 	clz	r7, r3
20005722:	2f00      	cmp	r7, #0
20005724:	d168      	bne.n	200057f8 <__divdi3+0x244>
20005726:	428b      	cmp	r3, r1
20005728:	bf2c      	ite	cs
2000572a:	f04f 0900 	movcs.w	r9, #0
2000572e:	f04f 0901 	movcc.w	r9, #1
20005732:	4282      	cmp	r2, r0
20005734:	bf8c      	ite	hi
20005736:	464c      	movhi	r4, r9
20005738:	f049 0401 	orrls.w	r4, r9, #1
2000573c:	2c00      	cmp	r4, #0
2000573e:	d096      	beq.n	2000566e <__divdi3+0xba>
20005740:	f04f 0801 	mov.w	r8, #1
20005744:	e795      	b.n	20005672 <__divdi3+0xbe>
20005746:	4252      	negs	r2, r2
20005748:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000574c:	43f6      	mvns	r6, r6
2000574e:	e73b      	b.n	200055c8 <__divdi3+0x14>
20005750:	4240      	negs	r0, r0
20005752:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20005756:	f04f 36ff 	mov.w	r6, #4294967295
2000575a:	e732      	b.n	200055c2 <__divdi3+0xe>
2000575c:	fa04 f408 	lsl.w	r4, r4, r8
20005760:	f1c8 0720 	rsb	r7, r8, #32
20005764:	fa35 f307 	lsrs.w	r3, r5, r7
20005768:	fa29 fa07 	lsr.w	sl, r9, r7
2000576c:	0c27      	lsrs	r7, r4, #16
2000576e:	fa09 fb08 	lsl.w	fp, r9, r8
20005772:	4639      	mov	r1, r7
20005774:	4650      	mov	r0, sl
20005776:	ea43 020b 	orr.w	r2, r3, fp
2000577a:	9202      	str	r2, [sp, #8]
2000577c:	f000 fa4c 	bl	20005c18 <__aeabi_uidiv>
20005780:	4639      	mov	r1, r7
20005782:	fa1f f984 	uxth.w	r9, r4
20005786:	4683      	mov	fp, r0
20005788:	4650      	mov	r0, sl
2000578a:	f000 fb73 	bl	20005e74 <__aeabi_uidivmod>
2000578e:	9802      	ldr	r0, [sp, #8]
20005790:	fb09 f20b 	mul.w	r2, r9, fp
20005794:	0c03      	lsrs	r3, r0, #16
20005796:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000579a:	429a      	cmp	r2, r3
2000579c:	d904      	bls.n	200057a8 <__divdi3+0x1f4>
2000579e:	191b      	adds	r3, r3, r4
200057a0:	f10b 3bff 	add.w	fp, fp, #4294967295
200057a4:	f0c0 80b1 	bcc.w	2000590a <__divdi3+0x356>
200057a8:	1a9b      	subs	r3, r3, r2
200057aa:	4639      	mov	r1, r7
200057ac:	4618      	mov	r0, r3
200057ae:	9301      	str	r3, [sp, #4]
200057b0:	f000 fa32 	bl	20005c18 <__aeabi_uidiv>
200057b4:	9901      	ldr	r1, [sp, #4]
200057b6:	4682      	mov	sl, r0
200057b8:	4608      	mov	r0, r1
200057ba:	4639      	mov	r1, r7
200057bc:	f000 fb5a 	bl	20005e74 <__aeabi_uidivmod>
200057c0:	f8dd c008 	ldr.w	ip, [sp, #8]
200057c4:	fb09 f30a 	mul.w	r3, r9, sl
200057c8:	fa1f f08c 	uxth.w	r0, ip
200057cc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
200057d0:	4293      	cmp	r3, r2
200057d2:	d908      	bls.n	200057e6 <__divdi3+0x232>
200057d4:	1912      	adds	r2, r2, r4
200057d6:	f10a 3aff 	add.w	sl, sl, #4294967295
200057da:	d204      	bcs.n	200057e6 <__divdi3+0x232>
200057dc:	4293      	cmp	r3, r2
200057de:	bf84      	itt	hi
200057e0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200057e4:	1912      	addhi	r2, r2, r4
200057e6:	fa05 f508 	lsl.w	r5, r5, r8
200057ea:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
200057ee:	ebc3 0802 	rsb	r8, r3, r2
200057f2:	f8cd e008 	str.w	lr, [sp, #8]
200057f6:	e759      	b.n	200056ac <__divdi3+0xf8>
200057f8:	f1c7 0020 	rsb	r0, r7, #32
200057fc:	fa03 fa07 	lsl.w	sl, r3, r7
20005800:	40c2      	lsrs	r2, r0
20005802:	fa35 f300 	lsrs.w	r3, r5, r0
20005806:	ea42 0b0a 	orr.w	fp, r2, sl
2000580a:	fa21 f800 	lsr.w	r8, r1, r0
2000580e:	fa01 f907 	lsl.w	r9, r1, r7
20005812:	4640      	mov	r0, r8
20005814:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20005818:	ea43 0109 	orr.w	r1, r3, r9
2000581c:	9102      	str	r1, [sp, #8]
2000581e:	4651      	mov	r1, sl
20005820:	fa1f f28b 	uxth.w	r2, fp
20005824:	9203      	str	r2, [sp, #12]
20005826:	f000 f9f7 	bl	20005c18 <__aeabi_uidiv>
2000582a:	4651      	mov	r1, sl
2000582c:	4681      	mov	r9, r0
2000582e:	4640      	mov	r0, r8
20005830:	f000 fb20 	bl	20005e74 <__aeabi_uidivmod>
20005834:	9b03      	ldr	r3, [sp, #12]
20005836:	f8dd c008 	ldr.w	ip, [sp, #8]
2000583a:	fb03 f209 	mul.w	r2, r3, r9
2000583e:	ea4f 401c 	mov.w	r0, ip, lsr #16
20005842:	fa14 f307 	lsls.w	r3, r4, r7
20005846:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000584a:	42a2      	cmp	r2, r4
2000584c:	d904      	bls.n	20005858 <__divdi3+0x2a4>
2000584e:	eb14 040b 	adds.w	r4, r4, fp
20005852:	f109 39ff 	add.w	r9, r9, #4294967295
20005856:	d352      	bcc.n	200058fe <__divdi3+0x34a>
20005858:	1aa4      	subs	r4, r4, r2
2000585a:	4651      	mov	r1, sl
2000585c:	4620      	mov	r0, r4
2000585e:	9301      	str	r3, [sp, #4]
20005860:	f000 f9da 	bl	20005c18 <__aeabi_uidiv>
20005864:	4651      	mov	r1, sl
20005866:	4680      	mov	r8, r0
20005868:	4620      	mov	r0, r4
2000586a:	f000 fb03 	bl	20005e74 <__aeabi_uidivmod>
2000586e:	9803      	ldr	r0, [sp, #12]
20005870:	f8dd c008 	ldr.w	ip, [sp, #8]
20005874:	fb00 f208 	mul.w	r2, r0, r8
20005878:	fa1f f38c 	uxth.w	r3, ip
2000587c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20005880:	9b01      	ldr	r3, [sp, #4]
20005882:	4282      	cmp	r2, r0
20005884:	d904      	bls.n	20005890 <__divdi3+0x2dc>
20005886:	eb10 000b 	adds.w	r0, r0, fp
2000588a:	f108 38ff 	add.w	r8, r8, #4294967295
2000588e:	d330      	bcc.n	200058f2 <__divdi3+0x33e>
20005890:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20005894:	fa1f fc83 	uxth.w	ip, r3
20005898:	0c1b      	lsrs	r3, r3, #16
2000589a:	1a80      	subs	r0, r0, r2
2000589c:	fa1f fe88 	uxth.w	lr, r8
200058a0:	ea4f 4a18 	mov.w	sl, r8, lsr #16
200058a4:	fb0c f90e 	mul.w	r9, ip, lr
200058a8:	fb0c fc0a 	mul.w	ip, ip, sl
200058ac:	fb03 c10e 	mla	r1, r3, lr, ip
200058b0:	fb03 f20a 	mul.w	r2, r3, sl
200058b4:	eb01 4119 	add.w	r1, r1, r9, lsr #16
200058b8:	458c      	cmp	ip, r1
200058ba:	bf88      	it	hi
200058bc:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
200058c0:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
200058c4:	4570      	cmp	r0, lr
200058c6:	d310      	bcc.n	200058ea <__divdi3+0x336>
200058c8:	fa1f f989 	uxth.w	r9, r9
200058cc:	fa05 f707 	lsl.w	r7, r5, r7
200058d0:	eb09 4001 	add.w	r0, r9, r1, lsl #16
200058d4:	bf14      	ite	ne
200058d6:	2200      	movne	r2, #0
200058d8:	2201      	moveq	r2, #1
200058da:	4287      	cmp	r7, r0
200058dc:	bf2c      	ite	cs
200058de:	2700      	movcs	r7, #0
200058e0:	f002 0701 	andcc.w	r7, r2, #1
200058e4:	2f00      	cmp	r7, #0
200058e6:	f43f aec4 	beq.w	20005672 <__divdi3+0xbe>
200058ea:	f108 38ff 	add.w	r8, r8, #4294967295
200058ee:	2700      	movs	r7, #0
200058f0:	e6bf      	b.n	20005672 <__divdi3+0xbe>
200058f2:	4282      	cmp	r2, r0
200058f4:	bf84      	itt	hi
200058f6:	4458      	addhi	r0, fp
200058f8:	f108 38ff 	addhi.w	r8, r8, #4294967295
200058fc:	e7c8      	b.n	20005890 <__divdi3+0x2dc>
200058fe:	42a2      	cmp	r2, r4
20005900:	bf84      	itt	hi
20005902:	f109 39ff 	addhi.w	r9, r9, #4294967295
20005906:	445c      	addhi	r4, fp
20005908:	e7a6      	b.n	20005858 <__divdi3+0x2a4>
2000590a:	429a      	cmp	r2, r3
2000590c:	bf84      	itt	hi
2000590e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20005912:	191b      	addhi	r3, r3, r4
20005914:	e748      	b.n	200057a8 <__divdi3+0x1f4>
20005916:	bf00      	nop

20005918 <__udivdi3>:
20005918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000591c:	460c      	mov	r4, r1
2000591e:	b083      	sub	sp, #12
20005920:	4680      	mov	r8, r0
20005922:	4616      	mov	r6, r2
20005924:	4689      	mov	r9, r1
20005926:	461f      	mov	r7, r3
20005928:	4615      	mov	r5, r2
2000592a:	468a      	mov	sl, r1
2000592c:	2b00      	cmp	r3, #0
2000592e:	d14b      	bne.n	200059c8 <__udivdi3+0xb0>
20005930:	428a      	cmp	r2, r1
20005932:	d95c      	bls.n	200059ee <__udivdi3+0xd6>
20005934:	fab2 f382 	clz	r3, r2
20005938:	b15b      	cbz	r3, 20005952 <__udivdi3+0x3a>
2000593a:	f1c3 0020 	rsb	r0, r3, #32
2000593e:	fa01 fa03 	lsl.w	sl, r1, r3
20005942:	fa28 f200 	lsr.w	r2, r8, r0
20005946:	fa16 f503 	lsls.w	r5, r6, r3
2000594a:	fa08 f803 	lsl.w	r8, r8, r3
2000594e:	ea42 0a0a 	orr.w	sl, r2, sl
20005952:	0c2e      	lsrs	r6, r5, #16
20005954:	4650      	mov	r0, sl
20005956:	4631      	mov	r1, r6
20005958:	b2af      	uxth	r7, r5
2000595a:	f000 f95d 	bl	20005c18 <__aeabi_uidiv>
2000595e:	4631      	mov	r1, r6
20005960:	ea4f 4418 	mov.w	r4, r8, lsr #16
20005964:	4681      	mov	r9, r0
20005966:	4650      	mov	r0, sl
20005968:	f000 fa84 	bl	20005e74 <__aeabi_uidivmod>
2000596c:	fb07 f309 	mul.w	r3, r7, r9
20005970:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20005974:	4553      	cmp	r3, sl
20005976:	d909      	bls.n	2000598c <__udivdi3+0x74>
20005978:	eb1a 0a05 	adds.w	sl, sl, r5
2000597c:	f109 39ff 	add.w	r9, r9, #4294967295
20005980:	d204      	bcs.n	2000598c <__udivdi3+0x74>
20005982:	4553      	cmp	r3, sl
20005984:	bf84      	itt	hi
20005986:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000598a:	44aa      	addhi	sl, r5
2000598c:	ebc3 0a0a 	rsb	sl, r3, sl
20005990:	4631      	mov	r1, r6
20005992:	4650      	mov	r0, sl
20005994:	fa1f f888 	uxth.w	r8, r8
20005998:	f000 f93e 	bl	20005c18 <__aeabi_uidiv>
2000599c:	4631      	mov	r1, r6
2000599e:	4604      	mov	r4, r0
200059a0:	4650      	mov	r0, sl
200059a2:	f000 fa67 	bl	20005e74 <__aeabi_uidivmod>
200059a6:	fb07 f704 	mul.w	r7, r7, r4
200059aa:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200059ae:	4547      	cmp	r7, r8
200059b0:	d906      	bls.n	200059c0 <__udivdi3+0xa8>
200059b2:	3c01      	subs	r4, #1
200059b4:	eb18 0805 	adds.w	r8, r8, r5
200059b8:	d202      	bcs.n	200059c0 <__udivdi3+0xa8>
200059ba:	4547      	cmp	r7, r8
200059bc:	bf88      	it	hi
200059be:	3c01      	subhi	r4, #1
200059c0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200059c4:	2600      	movs	r6, #0
200059c6:	e05c      	b.n	20005a82 <__udivdi3+0x16a>
200059c8:	428b      	cmp	r3, r1
200059ca:	d858      	bhi.n	20005a7e <__udivdi3+0x166>
200059cc:	fab3 f683 	clz	r6, r3
200059d0:	2e00      	cmp	r6, #0
200059d2:	d15b      	bne.n	20005a8c <__udivdi3+0x174>
200059d4:	428b      	cmp	r3, r1
200059d6:	bf2c      	ite	cs
200059d8:	2200      	movcs	r2, #0
200059da:	2201      	movcc	r2, #1
200059dc:	4285      	cmp	r5, r0
200059de:	bf8c      	ite	hi
200059e0:	4615      	movhi	r5, r2
200059e2:	f042 0501 	orrls.w	r5, r2, #1
200059e6:	2d00      	cmp	r5, #0
200059e8:	d049      	beq.n	20005a7e <__udivdi3+0x166>
200059ea:	2401      	movs	r4, #1
200059ec:	e049      	b.n	20005a82 <__udivdi3+0x16a>
200059ee:	b922      	cbnz	r2, 200059fa <__udivdi3+0xe2>
200059f0:	4611      	mov	r1, r2
200059f2:	2001      	movs	r0, #1
200059f4:	f000 f910 	bl	20005c18 <__aeabi_uidiv>
200059f8:	4605      	mov	r5, r0
200059fa:	fab5 f685 	clz	r6, r5
200059fe:	2e00      	cmp	r6, #0
20005a00:	f040 80ba 	bne.w	20005b78 <__udivdi3+0x260>
20005a04:	1b64      	subs	r4, r4, r5
20005a06:	0c2f      	lsrs	r7, r5, #16
20005a08:	fa1f fa85 	uxth.w	sl, r5
20005a0c:	2601      	movs	r6, #1
20005a0e:	4639      	mov	r1, r7
20005a10:	4620      	mov	r0, r4
20005a12:	f000 f901 	bl	20005c18 <__aeabi_uidiv>
20005a16:	4639      	mov	r1, r7
20005a18:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20005a1c:	4681      	mov	r9, r0
20005a1e:	4620      	mov	r0, r4
20005a20:	f000 fa28 	bl	20005e74 <__aeabi_uidivmod>
20005a24:	fb0a f309 	mul.w	r3, sl, r9
20005a28:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20005a2c:	455b      	cmp	r3, fp
20005a2e:	d909      	bls.n	20005a44 <__udivdi3+0x12c>
20005a30:	eb1b 0b05 	adds.w	fp, fp, r5
20005a34:	f109 39ff 	add.w	r9, r9, #4294967295
20005a38:	d204      	bcs.n	20005a44 <__udivdi3+0x12c>
20005a3a:	455b      	cmp	r3, fp
20005a3c:	bf84      	itt	hi
20005a3e:	f109 39ff 	addhi.w	r9, r9, #4294967295
20005a42:	44ab      	addhi	fp, r5
20005a44:	ebc3 0b0b 	rsb	fp, r3, fp
20005a48:	4639      	mov	r1, r7
20005a4a:	4658      	mov	r0, fp
20005a4c:	fa1f f888 	uxth.w	r8, r8
20005a50:	f000 f8e2 	bl	20005c18 <__aeabi_uidiv>
20005a54:	4639      	mov	r1, r7
20005a56:	4604      	mov	r4, r0
20005a58:	4658      	mov	r0, fp
20005a5a:	f000 fa0b 	bl	20005e74 <__aeabi_uidivmod>
20005a5e:	fb0a fa04 	mul.w	sl, sl, r4
20005a62:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20005a66:	45c2      	cmp	sl, r8
20005a68:	d906      	bls.n	20005a78 <__udivdi3+0x160>
20005a6a:	3c01      	subs	r4, #1
20005a6c:	eb18 0805 	adds.w	r8, r8, r5
20005a70:	d202      	bcs.n	20005a78 <__udivdi3+0x160>
20005a72:	45c2      	cmp	sl, r8
20005a74:	bf88      	it	hi
20005a76:	3c01      	subhi	r4, #1
20005a78:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20005a7c:	e001      	b.n	20005a82 <__udivdi3+0x16a>
20005a7e:	2600      	movs	r6, #0
20005a80:	4634      	mov	r4, r6
20005a82:	4631      	mov	r1, r6
20005a84:	4620      	mov	r0, r4
20005a86:	b003      	add	sp, #12
20005a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005a8c:	f1c6 0020 	rsb	r0, r6, #32
20005a90:	40b3      	lsls	r3, r6
20005a92:	fa32 f700 	lsrs.w	r7, r2, r0
20005a96:	fa21 fb00 	lsr.w	fp, r1, r0
20005a9a:	431f      	orrs	r7, r3
20005a9c:	fa14 f206 	lsls.w	r2, r4, r6
20005aa0:	fa28 f100 	lsr.w	r1, r8, r0
20005aa4:	4658      	mov	r0, fp
20005aa6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20005aaa:	4311      	orrs	r1, r2
20005aac:	9100      	str	r1, [sp, #0]
20005aae:	4651      	mov	r1, sl
20005ab0:	b2bb      	uxth	r3, r7
20005ab2:	9301      	str	r3, [sp, #4]
20005ab4:	f000 f8b0 	bl	20005c18 <__aeabi_uidiv>
20005ab8:	4651      	mov	r1, sl
20005aba:	40b5      	lsls	r5, r6
20005abc:	4681      	mov	r9, r0
20005abe:	4658      	mov	r0, fp
20005ac0:	f000 f9d8 	bl	20005e74 <__aeabi_uidivmod>
20005ac4:	9c01      	ldr	r4, [sp, #4]
20005ac6:	9800      	ldr	r0, [sp, #0]
20005ac8:	fb04 f309 	mul.w	r3, r4, r9
20005acc:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20005ad0:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20005ad4:	455b      	cmp	r3, fp
20005ad6:	d905      	bls.n	20005ae4 <__udivdi3+0x1cc>
20005ad8:	eb1b 0b07 	adds.w	fp, fp, r7
20005adc:	f109 39ff 	add.w	r9, r9, #4294967295
20005ae0:	f0c0 808e 	bcc.w	20005c00 <__udivdi3+0x2e8>
20005ae4:	ebc3 0b0b 	rsb	fp, r3, fp
20005ae8:	4651      	mov	r1, sl
20005aea:	4658      	mov	r0, fp
20005aec:	f000 f894 	bl	20005c18 <__aeabi_uidiv>
20005af0:	4651      	mov	r1, sl
20005af2:	4604      	mov	r4, r0
20005af4:	4658      	mov	r0, fp
20005af6:	f000 f9bd 	bl	20005e74 <__aeabi_uidivmod>
20005afa:	9801      	ldr	r0, [sp, #4]
20005afc:	9a00      	ldr	r2, [sp, #0]
20005afe:	fb00 f304 	mul.w	r3, r0, r4
20005b02:	fa1f fc82 	uxth.w	ip, r2
20005b06:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20005b0a:	4293      	cmp	r3, r2
20005b0c:	d906      	bls.n	20005b1c <__udivdi3+0x204>
20005b0e:	3c01      	subs	r4, #1
20005b10:	19d2      	adds	r2, r2, r7
20005b12:	d203      	bcs.n	20005b1c <__udivdi3+0x204>
20005b14:	4293      	cmp	r3, r2
20005b16:	d901      	bls.n	20005b1c <__udivdi3+0x204>
20005b18:	19d2      	adds	r2, r2, r7
20005b1a:	3c01      	subs	r4, #1
20005b1c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20005b20:	b2a8      	uxth	r0, r5
20005b22:	1ad2      	subs	r2, r2, r3
20005b24:	0c2d      	lsrs	r5, r5, #16
20005b26:	fa1f fc84 	uxth.w	ip, r4
20005b2a:	0c23      	lsrs	r3, r4, #16
20005b2c:	fb00 f70c 	mul.w	r7, r0, ip
20005b30:	fb00 fe03 	mul.w	lr, r0, r3
20005b34:	fb05 e10c 	mla	r1, r5, ip, lr
20005b38:	fb05 f503 	mul.w	r5, r5, r3
20005b3c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20005b40:	458e      	cmp	lr, r1
20005b42:	bf88      	it	hi
20005b44:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20005b48:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20005b4c:	42aa      	cmp	r2, r5
20005b4e:	d310      	bcc.n	20005b72 <__udivdi3+0x25a>
20005b50:	b2bf      	uxth	r7, r7
20005b52:	fa08 f606 	lsl.w	r6, r8, r6
20005b56:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20005b5a:	bf14      	ite	ne
20005b5c:	f04f 0e00 	movne.w	lr, #0
20005b60:	f04f 0e01 	moveq.w	lr, #1
20005b64:	4296      	cmp	r6, r2
20005b66:	bf2c      	ite	cs
20005b68:	2600      	movcs	r6, #0
20005b6a:	f00e 0601 	andcc.w	r6, lr, #1
20005b6e:	2e00      	cmp	r6, #0
20005b70:	d087      	beq.n	20005a82 <__udivdi3+0x16a>
20005b72:	3c01      	subs	r4, #1
20005b74:	2600      	movs	r6, #0
20005b76:	e784      	b.n	20005a82 <__udivdi3+0x16a>
20005b78:	40b5      	lsls	r5, r6
20005b7a:	f1c6 0120 	rsb	r1, r6, #32
20005b7e:	fa24 f901 	lsr.w	r9, r4, r1
20005b82:	fa28 f201 	lsr.w	r2, r8, r1
20005b86:	0c2f      	lsrs	r7, r5, #16
20005b88:	40b4      	lsls	r4, r6
20005b8a:	4639      	mov	r1, r7
20005b8c:	4648      	mov	r0, r9
20005b8e:	4322      	orrs	r2, r4
20005b90:	9200      	str	r2, [sp, #0]
20005b92:	f000 f841 	bl	20005c18 <__aeabi_uidiv>
20005b96:	4639      	mov	r1, r7
20005b98:	fa1f fa85 	uxth.w	sl, r5
20005b9c:	4683      	mov	fp, r0
20005b9e:	4648      	mov	r0, r9
20005ba0:	f000 f968 	bl	20005e74 <__aeabi_uidivmod>
20005ba4:	9b00      	ldr	r3, [sp, #0]
20005ba6:	0c1a      	lsrs	r2, r3, #16
20005ba8:	fb0a f30b 	mul.w	r3, sl, fp
20005bac:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20005bb0:	42a3      	cmp	r3, r4
20005bb2:	d903      	bls.n	20005bbc <__udivdi3+0x2a4>
20005bb4:	1964      	adds	r4, r4, r5
20005bb6:	f10b 3bff 	add.w	fp, fp, #4294967295
20005bba:	d327      	bcc.n	20005c0c <__udivdi3+0x2f4>
20005bbc:	1ae4      	subs	r4, r4, r3
20005bbe:	4639      	mov	r1, r7
20005bc0:	4620      	mov	r0, r4
20005bc2:	f000 f829 	bl	20005c18 <__aeabi_uidiv>
20005bc6:	4639      	mov	r1, r7
20005bc8:	4681      	mov	r9, r0
20005bca:	4620      	mov	r0, r4
20005bcc:	f000 f952 	bl	20005e74 <__aeabi_uidivmod>
20005bd0:	9800      	ldr	r0, [sp, #0]
20005bd2:	fb0a f309 	mul.w	r3, sl, r9
20005bd6:	fa1f fc80 	uxth.w	ip, r0
20005bda:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20005bde:	42a3      	cmp	r3, r4
20005be0:	d908      	bls.n	20005bf4 <__udivdi3+0x2dc>
20005be2:	1964      	adds	r4, r4, r5
20005be4:	f109 39ff 	add.w	r9, r9, #4294967295
20005be8:	d204      	bcs.n	20005bf4 <__udivdi3+0x2dc>
20005bea:	42a3      	cmp	r3, r4
20005bec:	bf84      	itt	hi
20005bee:	f109 39ff 	addhi.w	r9, r9, #4294967295
20005bf2:	1964      	addhi	r4, r4, r5
20005bf4:	fa08 f806 	lsl.w	r8, r8, r6
20005bf8:	1ae4      	subs	r4, r4, r3
20005bfa:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20005bfe:	e706      	b.n	20005a0e <__udivdi3+0xf6>
20005c00:	455b      	cmp	r3, fp
20005c02:	bf84      	itt	hi
20005c04:	f109 39ff 	addhi.w	r9, r9, #4294967295
20005c08:	44bb      	addhi	fp, r7
20005c0a:	e76b      	b.n	20005ae4 <__udivdi3+0x1cc>
20005c0c:	42a3      	cmp	r3, r4
20005c0e:	bf84      	itt	hi
20005c10:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20005c14:	1964      	addhi	r4, r4, r5
20005c16:	e7d1      	b.n	20005bbc <__udivdi3+0x2a4>

20005c18 <__aeabi_uidiv>:
20005c18:	1e4a      	subs	r2, r1, #1
20005c1a:	bf08      	it	eq
20005c1c:	4770      	bxeq	lr
20005c1e:	f0c0 8124 	bcc.w	20005e6a <__aeabi_uidiv+0x252>
20005c22:	4288      	cmp	r0, r1
20005c24:	f240 8116 	bls.w	20005e54 <__aeabi_uidiv+0x23c>
20005c28:	4211      	tst	r1, r2
20005c2a:	f000 8117 	beq.w	20005e5c <__aeabi_uidiv+0x244>
20005c2e:	fab0 f380 	clz	r3, r0
20005c32:	fab1 f281 	clz	r2, r1
20005c36:	eba2 0303 	sub.w	r3, r2, r3
20005c3a:	f1c3 031f 	rsb	r3, r3, #31
20005c3e:	a204      	add	r2, pc, #16	; (adr r2, 20005c50 <__aeabi_uidiv+0x38>)
20005c40:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20005c44:	f04f 0200 	mov.w	r2, #0
20005c48:	469f      	mov	pc, r3
20005c4a:	bf00      	nop
20005c4c:	f3af 8000 	nop.w
20005c50:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20005c54:	bf00      	nop
20005c56:	eb42 0202 	adc.w	r2, r2, r2
20005c5a:	bf28      	it	cs
20005c5c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20005c60:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20005c64:	bf00      	nop
20005c66:	eb42 0202 	adc.w	r2, r2, r2
20005c6a:	bf28      	it	cs
20005c6c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20005c70:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20005c74:	bf00      	nop
20005c76:	eb42 0202 	adc.w	r2, r2, r2
20005c7a:	bf28      	it	cs
20005c7c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20005c80:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20005c84:	bf00      	nop
20005c86:	eb42 0202 	adc.w	r2, r2, r2
20005c8a:	bf28      	it	cs
20005c8c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20005c90:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20005c94:	bf00      	nop
20005c96:	eb42 0202 	adc.w	r2, r2, r2
20005c9a:	bf28      	it	cs
20005c9c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20005ca0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20005ca4:	bf00      	nop
20005ca6:	eb42 0202 	adc.w	r2, r2, r2
20005caa:	bf28      	it	cs
20005cac:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20005cb0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20005cb4:	bf00      	nop
20005cb6:	eb42 0202 	adc.w	r2, r2, r2
20005cba:	bf28      	it	cs
20005cbc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20005cc0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20005cc4:	bf00      	nop
20005cc6:	eb42 0202 	adc.w	r2, r2, r2
20005cca:	bf28      	it	cs
20005ccc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20005cd0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20005cd4:	bf00      	nop
20005cd6:	eb42 0202 	adc.w	r2, r2, r2
20005cda:	bf28      	it	cs
20005cdc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20005ce0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20005ce4:	bf00      	nop
20005ce6:	eb42 0202 	adc.w	r2, r2, r2
20005cea:	bf28      	it	cs
20005cec:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20005cf0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20005cf4:	bf00      	nop
20005cf6:	eb42 0202 	adc.w	r2, r2, r2
20005cfa:	bf28      	it	cs
20005cfc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20005d00:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20005d04:	bf00      	nop
20005d06:	eb42 0202 	adc.w	r2, r2, r2
20005d0a:	bf28      	it	cs
20005d0c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20005d10:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20005d14:	bf00      	nop
20005d16:	eb42 0202 	adc.w	r2, r2, r2
20005d1a:	bf28      	it	cs
20005d1c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20005d20:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20005d24:	bf00      	nop
20005d26:	eb42 0202 	adc.w	r2, r2, r2
20005d2a:	bf28      	it	cs
20005d2c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20005d30:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20005d34:	bf00      	nop
20005d36:	eb42 0202 	adc.w	r2, r2, r2
20005d3a:	bf28      	it	cs
20005d3c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20005d40:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20005d44:	bf00      	nop
20005d46:	eb42 0202 	adc.w	r2, r2, r2
20005d4a:	bf28      	it	cs
20005d4c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20005d50:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20005d54:	bf00      	nop
20005d56:	eb42 0202 	adc.w	r2, r2, r2
20005d5a:	bf28      	it	cs
20005d5c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20005d60:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20005d64:	bf00      	nop
20005d66:	eb42 0202 	adc.w	r2, r2, r2
20005d6a:	bf28      	it	cs
20005d6c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20005d70:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20005d74:	bf00      	nop
20005d76:	eb42 0202 	adc.w	r2, r2, r2
20005d7a:	bf28      	it	cs
20005d7c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20005d80:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20005d84:	bf00      	nop
20005d86:	eb42 0202 	adc.w	r2, r2, r2
20005d8a:	bf28      	it	cs
20005d8c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20005d90:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20005d94:	bf00      	nop
20005d96:	eb42 0202 	adc.w	r2, r2, r2
20005d9a:	bf28      	it	cs
20005d9c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20005da0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20005da4:	bf00      	nop
20005da6:	eb42 0202 	adc.w	r2, r2, r2
20005daa:	bf28      	it	cs
20005dac:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20005db0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20005db4:	bf00      	nop
20005db6:	eb42 0202 	adc.w	r2, r2, r2
20005dba:	bf28      	it	cs
20005dbc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20005dc0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20005dc4:	bf00      	nop
20005dc6:	eb42 0202 	adc.w	r2, r2, r2
20005dca:	bf28      	it	cs
20005dcc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20005dd0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20005dd4:	bf00      	nop
20005dd6:	eb42 0202 	adc.w	r2, r2, r2
20005dda:	bf28      	it	cs
20005ddc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20005de0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20005de4:	bf00      	nop
20005de6:	eb42 0202 	adc.w	r2, r2, r2
20005dea:	bf28      	it	cs
20005dec:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20005df0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20005df4:	bf00      	nop
20005df6:	eb42 0202 	adc.w	r2, r2, r2
20005dfa:	bf28      	it	cs
20005dfc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20005e00:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20005e04:	bf00      	nop
20005e06:	eb42 0202 	adc.w	r2, r2, r2
20005e0a:	bf28      	it	cs
20005e0c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20005e10:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20005e14:	bf00      	nop
20005e16:	eb42 0202 	adc.w	r2, r2, r2
20005e1a:	bf28      	it	cs
20005e1c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20005e20:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20005e24:	bf00      	nop
20005e26:	eb42 0202 	adc.w	r2, r2, r2
20005e2a:	bf28      	it	cs
20005e2c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20005e30:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20005e34:	bf00      	nop
20005e36:	eb42 0202 	adc.w	r2, r2, r2
20005e3a:	bf28      	it	cs
20005e3c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20005e40:	ebb0 0f01 	cmp.w	r0, r1
20005e44:	bf00      	nop
20005e46:	eb42 0202 	adc.w	r2, r2, r2
20005e4a:	bf28      	it	cs
20005e4c:	eba0 0001 	subcs.w	r0, r0, r1
20005e50:	4610      	mov	r0, r2
20005e52:	4770      	bx	lr
20005e54:	bf0c      	ite	eq
20005e56:	2001      	moveq	r0, #1
20005e58:	2000      	movne	r0, #0
20005e5a:	4770      	bx	lr
20005e5c:	fab1 f281 	clz	r2, r1
20005e60:	f1c2 021f 	rsb	r2, r2, #31
20005e64:	fa20 f002 	lsr.w	r0, r0, r2
20005e68:	4770      	bx	lr
20005e6a:	b108      	cbz	r0, 20005e70 <__aeabi_uidiv+0x258>
20005e6c:	f04f 30ff 	mov.w	r0, #4294967295
20005e70:	f7ff bb9e 	b.w	200055b0 <__aeabi_idiv0>

20005e74 <__aeabi_uidivmod>:
20005e74:	2900      	cmp	r1, #0
20005e76:	d0f8      	beq.n	20005e6a <__aeabi_uidiv+0x252>
20005e78:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20005e7c:	f7ff fecc 	bl	20005c18 <__aeabi_uidiv>
20005e80:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20005e84:	fb02 f300 	mul.w	r3, r2, r0
20005e88:	eba1 0103 	sub.w	r1, r1, r3
20005e8c:	4770      	bx	lr
20005e8e:	bf00      	nop

20005e90 <exp>:
20005e90:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
20005e94:	b08a      	sub	sp, #40	; 0x28
20005e96:	4606      	mov	r6, r0
20005e98:	460f      	mov	r7, r1
20005e9a:	f000 f879 	bl	20005f90 <__ieee754_exp>
20005e9e:	f646 2410 	movw	r4, #27152	; 0x6a10
20005ea2:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005ea6:	f994 3000 	ldrsb.w	r3, [r4]
20005eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
20005eae:	4680      	mov	r8, r0
20005eb0:	4689      	mov	r9, r1
20005eb2:	d038      	beq.n	20005f26 <exp+0x96>
20005eb4:	4630      	mov	r0, r6
20005eb6:	4639      	mov	r1, r7
20005eb8:	f000 f9f6 	bl	200062a8 <finite>
20005ebc:	2800      	cmp	r0, #0
20005ebe:	d032      	beq.n	20005f26 <exp+0x96>
20005ec0:	4630      	mov	r0, r6
20005ec2:	4639      	mov	r1, r7
20005ec4:	a32e      	add	r3, pc, #184	; (adr r3, 20005f80 <exp+0xf0>)
20005ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
20005eca:	f7fc fdc3 	bl	20002a54 <__aeabi_dcmpgt>
20005ece:	2800      	cmp	r0, #0
20005ed0:	d12e      	bne.n	20005f30 <exp+0xa0>
20005ed2:	4630      	mov	r0, r6
20005ed4:	4639      	mov	r1, r7
20005ed6:	a32c      	add	r3, pc, #176	; (adr r3, 20005f88 <exp+0xf8>)
20005ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
20005edc:	f7fc fd9c 	bl	20002a18 <__aeabi_dcmplt>
20005ee0:	b308      	cbz	r0, 20005f26 <exp+0x96>
20005ee2:	f994 2000 	ldrsb.w	r2, [r4]
20005ee6:	f246 4390 	movw	r3, #25744	; 0x6490
20005eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005eee:	2000      	movs	r0, #0
20005ef0:	2100      	movs	r1, #0
20005ef2:	9301      	str	r3, [sp, #4]
20005ef4:	2304      	movs	r3, #4
20005ef6:	9300      	str	r3, [sp, #0]
20005ef8:	2300      	movs	r3, #0
20005efa:	2a02      	cmp	r2, #2
20005efc:	e9cd 6702 	strd	r6, r7, [sp, #8]
20005f00:	9308      	str	r3, [sp, #32]
20005f02:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005f06:	e9cd 6704 	strd	r6, r7, [sp, #16]
20005f0a:	d032      	beq.n	20005f72 <exp+0xe2>
20005f0c:	4668      	mov	r0, sp
20005f0e:	f000 f9d3 	bl	200062b8 <matherr>
20005f12:	2800      	cmp	r0, #0
20005f14:	d02d      	beq.n	20005f72 <exp+0xe2>
20005f16:	9b08      	ldr	r3, [sp, #32]
20005f18:	b11b      	cbz	r3, 20005f22 <exp+0x92>
20005f1a:	f7fc fdcf 	bl	20002abc <__errno>
20005f1e:	9b08      	ldr	r3, [sp, #32]
20005f20:	6003      	str	r3, [r0, #0]
20005f22:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005f26:	4640      	mov	r0, r8
20005f28:	4649      	mov	r1, r9
20005f2a:	b00a      	add	sp, #40	; 0x28
20005f2c:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
20005f30:	7822      	ldrb	r2, [r4, #0]
20005f32:	f246 4390 	movw	r3, #25744	; 0x6490
20005f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f3a:	e9cd 6702 	strd	r6, r7, [sp, #8]
20005f3e:	9301      	str	r3, [sp, #4]
20005f40:	2303      	movs	r3, #3
20005f42:	e9cd 6704 	strd	r6, r7, [sp, #16]
20005f46:	9300      	str	r3, [sp, #0]
20005f48:	2300      	movs	r3, #0
20005f4a:	9308      	str	r3, [sp, #32]
20005f4c:	b942      	cbnz	r2, 20005f60 <exp+0xd0>
20005f4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20005f52:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
20005f56:	f2c4 73ef 	movt	r3, #18415	; 0x47ef
20005f5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
20005f5e:	e7d5      	b.n	20005f0c <exp+0x7c>
20005f60:	2000      	movs	r0, #0
20005f62:	2a02      	cmp	r2, #2
20005f64:	f240 0100 	movw	r1, #0
20005f68:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
20005f6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005f70:	d1cc      	bne.n	20005f0c <exp+0x7c>
20005f72:	f7fc fda3 	bl	20002abc <__errno>
20005f76:	2322      	movs	r3, #34	; 0x22
20005f78:	6003      	str	r3, [r0, #0]
20005f7a:	e7cc      	b.n	20005f16 <exp+0x86>
20005f7c:	f3af 8000 	nop.w
20005f80:	fefa39ef 	.word	0xfefa39ef
20005f84:	40862e42 	.word	0x40862e42
20005f88:	d52d3051 	.word	0xd52d3051
20005f8c:	c0874910 	.word	0xc0874910

20005f90 <__ieee754_exp>:
20005f90:	f642 6341 	movw	r3, #11841	; 0x2e41
20005f94:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
20005f98:	f2c4 0386 	movt	r3, #16518	; 0x4086
20005f9c:	429a      	cmp	r2, r3
20005f9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005fa2:	4604      	mov	r4, r0
20005fa4:	b083      	sub	sp, #12
20005fa6:	460d      	mov	r5, r1
20005fa8:	4680      	mov	r8, r0
20005faa:	4689      	mov	r9, r1
20005fac:	ea4f 77d1 	mov.w	r7, r1, lsr #31
20005fb0:	d916      	bls.n	20005fe0 <__ieee754_exp+0x50>
20005fb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
20005fb6:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
20005fba:	429a      	cmp	r2, r3
20005fbc:	d938      	bls.n	20006030 <__ieee754_exp+0xa0>
20005fbe:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
20005fc2:	4602      	mov	r2, r0
20005fc4:	f42c 0c70 	bic.w	ip, ip, #15728640	; 0xf00000
20005fc8:	460b      	mov	r3, r1
20005fca:	ea5c 0c00 	orrs.w	ip, ip, r0
20005fce:	d12a      	bne.n	20006026 <__ieee754_exp+0x96>
20005fd0:	2f00      	cmp	r7, #0
20005fd2:	f040 8138 	bne.w	20006246 <__ieee754_exp+0x2b6>
20005fd6:	4620      	mov	r0, r4
20005fd8:	4629      	mov	r1, r5
20005fda:	b003      	add	sp, #12
20005fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005fe0:	f642 6342 	movw	r3, #11842	; 0x2e42
20005fe4:	f6c3 73d6 	movt	r3, #16342	; 0x3fd6
20005fe8:	429a      	cmp	r2, r3
20005fea:	f200 80e2 	bhi.w	200061b2 <__ieee754_exp+0x222>
20005fee:	f64f 73ff 	movw	r3, #65535	; 0xffff
20005ff2:	f6c3 632f 	movt	r3, #15919	; 0x3e2f
20005ff6:	429a      	cmp	r2, r3
20005ff8:	f200 80f4 	bhi.w	200061e4 <__ieee754_exp+0x254>
20005ffc:	a394      	add	r3, pc, #592	; (adr r3, 20006250 <__ieee754_exp+0x2c0>)
20005ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
20006002:	f7fc f8e5 	bl	200021d0 <__adddf3>
20006006:	f240 0300 	movw	r3, #0
2000600a:	2200      	movs	r2, #0
2000600c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006010:	f7fc fd20 	bl	20002a54 <__aeabi_dcmpgt>
20006014:	2800      	cmp	r0, #0
20006016:	d053      	beq.n	200060c0 <__ieee754_exp+0x130>
20006018:	f240 0300 	movw	r3, #0
2000601c:	4620      	mov	r0, r4
2000601e:	4629      	mov	r1, r5
20006020:	2200      	movs	r2, #0
20006022:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006026:	f7fc f8d3 	bl	200021d0 <__adddf3>
2000602a:	4604      	mov	r4, r0
2000602c:	460d      	mov	r5, r1
2000602e:	e7d2      	b.n	20005fd6 <__ieee754_exp+0x46>
20006030:	a389      	add	r3, pc, #548	; (adr r3, 20006258 <__ieee754_exp+0x2c8>)
20006032:	e9d3 2300 	ldrd	r2, r3, [r3]
20006036:	f7fc fd0d 	bl	20002a54 <__aeabi_dcmpgt>
2000603a:	2800      	cmp	r0, #0
2000603c:	f040 80d4 	bne.w	200061e8 <__ieee754_exp+0x258>
20006040:	4620      	mov	r0, r4
20006042:	4629      	mov	r1, r5
20006044:	a386      	add	r3, pc, #536	; (adr r3, 20006260 <__ieee754_exp+0x2d0>)
20006046:	e9d3 2300 	ldrd	r2, r3, [r3]
2000604a:	f7fc fce5 	bl	20002a18 <__aeabi_dcmplt>
2000604e:	2800      	cmp	r0, #0
20006050:	f040 80f9 	bne.w	20006246 <__ieee754_exp+0x2b6>
20006054:	a384      	add	r3, pc, #528	; (adr r3, 20006268 <__ieee754_exp+0x2d8>)
20006056:	e9d3 2300 	ldrd	r2, r3, [r3]
2000605a:	4620      	mov	r0, r4
2000605c:	4629      	mov	r1, r5
2000605e:	f7fc fa69 	bl	20002534 <__aeabi_dmul>
20006062:	f246 4398 	movw	r3, #25752	; 0x6498
20006066:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000606a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
2000606e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
20006072:	f7fc f8ad 	bl	200021d0 <__adddf3>
20006076:	f000 f921 	bl	200062bc <__aeabi_d2iz>
2000607a:	4606      	mov	r6, r0
2000607c:	f7fc f9f4 	bl	20002468 <__aeabi_i2d>
20006080:	a37b      	add	r3, pc, #492	; (adr r3, 20006270 <__ieee754_exp+0x2e0>)
20006082:	e9d3 2300 	ldrd	r2, r3, [r3]
20006086:	4680      	mov	r8, r0
20006088:	4689      	mov	r9, r1
2000608a:	f7fc fa53 	bl	20002534 <__aeabi_dmul>
2000608e:	4602      	mov	r2, r0
20006090:	460b      	mov	r3, r1
20006092:	4620      	mov	r0, r4
20006094:	4629      	mov	r1, r5
20006096:	f7fc f899 	bl	200021cc <__aeabi_dsub>
2000609a:	a377      	add	r3, pc, #476	; (adr r3, 20006278 <__ieee754_exp+0x2e8>)
2000609c:	e9d3 2300 	ldrd	r2, r3, [r3]
200060a0:	e9cd 0100 	strd	r0, r1, [sp]
200060a4:	4640      	mov	r0, r8
200060a6:	4649      	mov	r1, r9
200060a8:	f7fc fa44 	bl	20002534 <__aeabi_dmul>
200060ac:	4682      	mov	sl, r0
200060ae:	468b      	mov	fp, r1
200060b0:	e9dd 0100 	ldrd	r0, r1, [sp]
200060b4:	4652      	mov	r2, sl
200060b6:	465b      	mov	r3, fp
200060b8:	f7fc f888 	bl	200021cc <__aeabi_dsub>
200060bc:	4604      	mov	r4, r0
200060be:	460d      	mov	r5, r1
200060c0:	4622      	mov	r2, r4
200060c2:	462b      	mov	r3, r5
200060c4:	4620      	mov	r0, r4
200060c6:	4629      	mov	r1, r5
200060c8:	f7fc fa34 	bl	20002534 <__aeabi_dmul>
200060cc:	a36c      	add	r3, pc, #432	; (adr r3, 20006280 <__ieee754_exp+0x2f0>)
200060ce:	e9d3 2300 	ldrd	r2, r3, [r3]
200060d2:	4680      	mov	r8, r0
200060d4:	4689      	mov	r9, r1
200060d6:	f7fc fa2d 	bl	20002534 <__aeabi_dmul>
200060da:	a36b      	add	r3, pc, #428	; (adr r3, 20006288 <__ieee754_exp+0x2f8>)
200060dc:	e9d3 2300 	ldrd	r2, r3, [r3]
200060e0:	f7fc f874 	bl	200021cc <__aeabi_dsub>
200060e4:	4642      	mov	r2, r8
200060e6:	464b      	mov	r3, r9
200060e8:	f7fc fa24 	bl	20002534 <__aeabi_dmul>
200060ec:	a368      	add	r3, pc, #416	; (adr r3, 20006290 <__ieee754_exp+0x300>)
200060ee:	e9d3 2300 	ldrd	r2, r3, [r3]
200060f2:	f7fc f86d 	bl	200021d0 <__adddf3>
200060f6:	4642      	mov	r2, r8
200060f8:	464b      	mov	r3, r9
200060fa:	f7fc fa1b 	bl	20002534 <__aeabi_dmul>
200060fe:	a366      	add	r3, pc, #408	; (adr r3, 20006298 <__ieee754_exp+0x308>)
20006100:	e9d3 2300 	ldrd	r2, r3, [r3]
20006104:	f7fc f862 	bl	200021cc <__aeabi_dsub>
20006108:	4642      	mov	r2, r8
2000610a:	464b      	mov	r3, r9
2000610c:	f7fc fa12 	bl	20002534 <__aeabi_dmul>
20006110:	a363      	add	r3, pc, #396	; (adr r3, 200062a0 <__ieee754_exp+0x310>)
20006112:	e9d3 2300 	ldrd	r2, r3, [r3]
20006116:	f7fc f85b 	bl	200021d0 <__adddf3>
2000611a:	4642      	mov	r2, r8
2000611c:	464b      	mov	r3, r9
2000611e:	f7fc fa09 	bl	20002534 <__aeabi_dmul>
20006122:	4602      	mov	r2, r0
20006124:	460b      	mov	r3, r1
20006126:	4620      	mov	r0, r4
20006128:	4629      	mov	r1, r5
2000612a:	f7fc f84f 	bl	200021cc <__aeabi_dsub>
2000612e:	4680      	mov	r8, r0
20006130:	4689      	mov	r9, r1
20006132:	2e00      	cmp	r6, #0
20006134:	d062      	beq.n	200061fc <__ieee754_exp+0x26c>
20006136:	4620      	mov	r0, r4
20006138:	4629      	mov	r1, r5
2000613a:	4642      	mov	r2, r8
2000613c:	464b      	mov	r3, r9
2000613e:	f7fc f9f9 	bl	20002534 <__aeabi_dmul>
20006142:	4642      	mov	r2, r8
20006144:	464b      	mov	r3, r9
20006146:	4604      	mov	r4, r0
20006148:	460d      	mov	r5, r1
2000614a:	2000      	movs	r0, #0
2000614c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
20006150:	f7fc f83c 	bl	200021cc <__aeabi_dsub>
20006154:	4602      	mov	r2, r0
20006156:	460b      	mov	r3, r1
20006158:	4620      	mov	r0, r4
2000615a:	4629      	mov	r1, r5
2000615c:	f7fc fb14 	bl	20002788 <__aeabi_ddiv>
20006160:	4602      	mov	r2, r0
20006162:	460b      	mov	r3, r1
20006164:	4650      	mov	r0, sl
20006166:	4659      	mov	r1, fp
20006168:	f7fc f830 	bl	200021cc <__aeabi_dsub>
2000616c:	e9dd 2300 	ldrd	r2, r3, [sp]
20006170:	f7fc f82c 	bl	200021cc <__aeabi_dsub>
20006174:	460b      	mov	r3, r1
20006176:	f240 0100 	movw	r1, #0
2000617a:	4602      	mov	r2, r0
2000617c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006180:	2000      	movs	r0, #0
20006182:	f7fc f823 	bl	200021cc <__aeabi_dsub>
20006186:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
2000618a:	429e      	cmp	r6, r3
2000618c:	bfa4      	itt	ge
2000618e:	4604      	movge	r4, r0
20006190:	eb01 5506 	addge.w	r5, r1, r6, lsl #20
20006194:	f6bf af1f 	bge.w	20005fd6 <__ieee754_exp+0x46>
20006198:	f506 767a 	add.w	r6, r6, #1000	; 0x3e8
2000619c:	2200      	movs	r2, #0
2000619e:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
200061a2:	eb01 5506 	add.w	r5, r1, r6, lsl #20
200061a6:	4629      	mov	r1, r5
200061a8:	f7fc f9c4 	bl	20002534 <__aeabi_dmul>
200061ac:	4604      	mov	r4, r0
200061ae:	460d      	mov	r5, r1
200061b0:	e711      	b.n	20005fd6 <__ieee754_exp+0x46>
200061b2:	f24a 23b1 	movw	r3, #41649	; 0xa2b1
200061b6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200061ba:	429a      	cmp	r2, r3
200061bc:	f63f af4a 	bhi.w	20006054 <__ieee754_exp+0xc4>
200061c0:	f246 4498 	movw	r4, #25752	; 0x6498
200061c4:	427e      	negs	r6, r7
200061c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200061ca:	1bf6      	subs	r6, r6, r7
200061cc:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
200061d0:	3601      	adds	r6, #1
200061d2:	e9d4 2300 	ldrd	r2, r3, [r4]
200061d6:	f7fb fff9 	bl	200021cc <__aeabi_dsub>
200061da:	e9d4 ab04 	ldrd	sl, fp, [r4, #16]
200061de:	e9cd 0100 	strd	r0, r1, [sp]
200061e2:	e765      	b.n	200060b0 <__ieee754_exp+0x120>
200061e4:	2600      	movs	r6, #0
200061e6:	e76b      	b.n	200060c0 <__ieee754_exp+0x130>
200061e8:	a119      	add	r1, pc, #100	; (adr r1, 20006250 <__ieee754_exp+0x2c0>)
200061ea:	e9d1 0100 	ldrd	r0, r1, [r1]
200061ee:	4602      	mov	r2, r0
200061f0:	460b      	mov	r3, r1
200061f2:	f7fc f99f 	bl	20002534 <__aeabi_dmul>
200061f6:	4604      	mov	r4, r0
200061f8:	460d      	mov	r5, r1
200061fa:	e6ec      	b.n	20005fd6 <__ieee754_exp+0x46>
200061fc:	4620      	mov	r0, r4
200061fe:	4629      	mov	r1, r5
20006200:	4642      	mov	r2, r8
20006202:	464b      	mov	r3, r9
20006204:	f7fc f996 	bl	20002534 <__aeabi_dmul>
20006208:	2200      	movs	r2, #0
2000620a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
2000620e:	4606      	mov	r6, r0
20006210:	460f      	mov	r7, r1
20006212:	4640      	mov	r0, r8
20006214:	4649      	mov	r1, r9
20006216:	f7fb ffd9 	bl	200021cc <__aeabi_dsub>
2000621a:	4602      	mov	r2, r0
2000621c:	460b      	mov	r3, r1
2000621e:	4630      	mov	r0, r6
20006220:	4639      	mov	r1, r7
20006222:	f7fc fab1 	bl	20002788 <__aeabi_ddiv>
20006226:	4622      	mov	r2, r4
20006228:	462b      	mov	r3, r5
2000622a:	f7fb ffcf 	bl	200021cc <__aeabi_dsub>
2000622e:	460b      	mov	r3, r1
20006230:	f240 0100 	movw	r1, #0
20006234:	4602      	mov	r2, r0
20006236:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000623a:	2000      	movs	r0, #0
2000623c:	f7fb ffc6 	bl	200021cc <__aeabi_dsub>
20006240:	4604      	mov	r4, r0
20006242:	460d      	mov	r5, r1
20006244:	e6c7      	b.n	20005fd6 <__ieee754_exp+0x46>
20006246:	2400      	movs	r4, #0
20006248:	2500      	movs	r5, #0
2000624a:	e6c4      	b.n	20005fd6 <__ieee754_exp+0x46>
2000624c:	f3af 8000 	nop.w
20006250:	8800759c 	.word	0x8800759c
20006254:	7e37e43c 	.word	0x7e37e43c
20006258:	fefa39ef 	.word	0xfefa39ef
2000625c:	40862e42 	.word	0x40862e42
20006260:	d52d3051 	.word	0xd52d3051
20006264:	c0874910 	.word	0xc0874910
20006268:	652b82fe 	.word	0x652b82fe
2000626c:	3ff71547 	.word	0x3ff71547
20006270:	fee00000 	.word	0xfee00000
20006274:	3fe62e42 	.word	0x3fe62e42
20006278:	35793c76 	.word	0x35793c76
2000627c:	3dea39ef 	.word	0x3dea39ef
20006280:	72bea4d0 	.word	0x72bea4d0
20006284:	3e663769 	.word	0x3e663769
20006288:	c5d26bf1 	.word	0xc5d26bf1
2000628c:	3ebbbd41 	.word	0x3ebbbd41
20006290:	af25de2c 	.word	0xaf25de2c
20006294:	3f11566a 	.word	0x3f11566a
20006298:	16bebd93 	.word	0x16bebd93
2000629c:	3f66c16c 	.word	0x3f66c16c
200062a0:	5555553e 	.word	0x5555553e
200062a4:	3fc55555 	.word	0x3fc55555

200062a8 <finite>:
200062a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200062ac:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
200062b0:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
200062b4:	0fc0      	lsrs	r0, r0, #31
200062b6:	4770      	bx	lr

200062b8 <matherr>:
200062b8:	2000      	movs	r0, #0
200062ba:	4770      	bx	lr

200062bc <__aeabi_d2iz>:
200062bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
200062c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200062c4:	d215      	bcs.n	200062f2 <__aeabi_d2iz+0x36>
200062c6:	d511      	bpl.n	200062ec <__aeabi_d2iz+0x30>
200062c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200062cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200062d0:	d912      	bls.n	200062f8 <__aeabi_d2iz+0x3c>
200062d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200062d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200062da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200062de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200062e2:	fa23 f002 	lsr.w	r0, r3, r2
200062e6:	bf18      	it	ne
200062e8:	4240      	negne	r0, r0
200062ea:	4770      	bx	lr
200062ec:	f04f 0000 	mov.w	r0, #0
200062f0:	4770      	bx	lr
200062f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200062f6:	d105      	bne.n	20006304 <__aeabi_d2iz+0x48>
200062f8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200062fc:	bf08      	it	eq
200062fe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20006302:	4770      	bx	lr
20006304:	f04f 0000 	mov.w	r0, #0
20006308:	4770      	bx	lr
2000630a:	bf00      	nop
2000630c:	6d2f2e2e 	.word	0x6d2f2e2e
20006310:	2e6e6961 	.word	0x2e6e6961
20006314:	00000063 	.word	0x00000063
20006318:	00000030 	.word	0x00000030

2000631c <__FUNCTION__.4468>:
2000631c:	6e69616d 00000000 6d2f2e2e 726f746f     main....../motor
2000632c:	6e6f635f 6c6f7274 0000632e 74617473     _control.c..stat
2000633c:	3d207375 0030203d                       us == 0.

20006344 <__FUNCTION__.4011>:
20006344:	74697277 67655265 65747369 00003872     writeRegister8..

20006354 <__FUNCTION__.3996>:
20006354:	64616572 69676552 72657473 00000038     readRegister8...

20006364 <C.18.2663>:
20006364:	00025742 06010000 70616548 646e6120     BW......Heap and
20006374:	61747320 63206b63 696c6c6f 6e6f6973      stack collision
20006384:	0000000a                                ....

20006388 <C.18.2576>:
20006388:	00000001 00000002 00000004 00000001     ................
20006398:	7566202c 6974636e 203a6e6f 00000000     , function: ....
200063a8:	65737361 6f697472 2522206e 66202273     assertion "%s" f
200063b8:	656c6961 66203a64 20656c69 22732522     ailed: file "%s"
200063c8:	696c202c 2520656e 25732564 00000a73     , line %d%s%s...

200063d8 <_global_impure_ptr>:
200063d8:	20006510 00000043                       .e. C...

200063e0 <blanks.3515>:
200063e0:	20202020 20202020 20202020 20202020                     

200063f0 <zeroes.3516>:
200063f0:	30303030 30303030 30303030 30303030     0000000000000000
20006400:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20006410:	00000000 33323130 37363534 62613938     ....0123456789ab
20006420:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

20006430 <__sf_fake_stdin>:
	...

20006450 <__sf_fake_stdout>:
	...

20006470 <__sf_fake_stderr>:
	...
20006490:	00707865 00000000                       exp.....

20006498 <ln2HI>:
20006498:	fee00000 3fe62e42 fee00000 bfe62e42     ....B..?....B...

200064a8 <ln2LO>:
200064a8:	35793c76 3dea39ef 35793c76 bdea39ef     v<y5.9.=v<y5.9..

200064b8 <halF>:
200064b8:	00000000 3fe00000 00000000 bfe00000     .......?........

200064c8 <_init>:
200064c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200064ca:	bf00      	nop
200064cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
200064ce:	bc08      	pop	{r3}
200064d0:	469e      	mov	lr, r3
200064d2:	4770      	bx	lr

200064d4 <_fini>:
200064d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200064d6:	bf00      	nop
200064d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
200064da:	bc08      	pop	{r3}
200064dc:	469e      	mov	lr, r3
200064de:	4770      	bx	lr

200064e0 <__frame_dummy_init_array_entry>:
200064e0:	0485 2000                                   ... 

200064e4 <__do_global_dtors_aux_fini_array_entry>:
200064e4:	0471 2000                                   q.. 
