Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FSM_tb_func_synth xil_defaultlib.FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port L_alarm [F:/Verilog/Math_Project/U201514658/preject/preject.srcs/sim_1/new/1/fsm_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.FSM_main
Compiling module xil_defaultlib.FSM_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FSM_tb_func_synth
