module wideexpr_00229(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[5]?(4'sb0011)<<(~&({2{(5'sb10100)+(s4)}})):((+($unsigned({s0,(u7)>>(s7),(s3)==(s7)})))>>>((ctrl[2]?-(-((ctrl[6]?s0:2'sb00))):s2)))&((s6)&(5'sb10001)));
  assign y1 = (({2{$signed(-({3{s3}}))}})+((ctrl[0]?{4{({(1'sb1)>>((ctrl[4]?1'sb0:s3)),$unsigned(5'sb00011),((ctrl[2]?2'sb01:4'sb0110))<<<({s3,s3,s1,s0}),{4{(4'sb0011)>>>(s2)}}})>>>(&(s7))}}:((ctrl[4]?$unsigned((4'b1000)^((ctrl[6]?1'b0:s6))):((2'b00)>>((ctrl[7]?u3:s3)))|((ctrl[2]?(4'sb1000)<<(3'sb101):(5'sb00111)-(5'sb00011)))))>>>($signed({{4{(ctrl[7]?5'sb11011:s5)}},s4})))))>=(1'sb0);
  assign y2 = 5'b00011;
  assign y3 = s0;
  assign y4 = 6'sb111011;
  assign y5 = 6'sb100011;
  assign y6 = $signed(({2{3'sb101}})<<(2'b10));
  assign y7 = u1;
endmodule
