<stg><name>dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1></name>


<trans_list>

<trans id="103" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop1.preheader:1  %weights_V_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %weights_V_offset)

]]></Node>
<StgValue><ssdm name="weights_V_offset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
arrayctor.loop1.preheader:6  %zext_ln15 = zext i5 %weights_V_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %weights_V_addr = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="weights_V_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:11  %weights_V_load = load i16* %weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="5">
<![CDATA[
arrayctor.loop1.preheader:16  %trunc_ln42 = trunc i5 %weights_V_offset_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:17  %add_ln42 = add i4 1, %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:18  %zext_ln42 = zext i4 %add_ln42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %weights_V_addr_1 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="weights_V_addr_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:20  %weights_V_load_1 = load i16* %weights_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:5  %data_0_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:11  %weights_V_load = load i16* %weights_V_addr, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:12  %sext_ln1116_cast = sext i16 %data_0_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:13  %sext_ln1118 = sext i16 %weights_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:14  %mul_ln1118 = mul i26 %sext_ln1116_cast, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:20  %weights_V_load_1 = load i16* %weights_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:21  %sext_ln1118_1856 = sext i16 %weights_V_load_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1856"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:22  %mul_ln1118_4016 = mul i26 %sext_ln1116_cast, %sext_ln1118_1856

]]></Node>
<StgValue><ssdm name="mul_ln1118_4016"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:23  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4016, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:24  %add_ln42_1 = add i4 2, %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:25  %zext_ln42_1 = zext i4 %add_ln42_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:26  %weights_V_addr_2 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="weights_V_addr_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:27  %weights_V_load_2 = load i16* %weights_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:32  %add_ln42_2 = add i4 3, %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:33  %zext_ln42_2 = zext i4 %add_ln42_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:34  %weights_V_addr_3 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="weights_V_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:35  %weights_V_load_3 = load i16* %weights_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:4  %data_1_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:27  %weights_V_load_2 = load i16* %weights_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:28  %sext_ln1116_1720_cast = sext i16 %data_1_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_1720_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:29  %sext_ln1118_1857 = sext i16 %weights_V_load_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1857"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:30  %mul_ln1118_4017 = mul i26 %sext_ln1116_1720_cast, %sext_ln1118_1857

]]></Node>
<StgValue><ssdm name="mul_ln1118_4017"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:31  %trunc_ln708_3195 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4017, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3195"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:35  %weights_V_load_3 = load i16* %weights_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:36  %sext_ln1118_1858 = sext i16 %weights_V_load_3 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1858"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:37  %mul_ln1118_4018 = mul i26 %sext_ln1116_1720_cast, %sext_ln1118_1858

]]></Node>
<StgValue><ssdm name="mul_ln1118_4018"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:38  %trunc_ln708_3196 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4018, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3196"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:39  %add_ln42_3 = add i4 4, %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:40  %zext_ln42_3 = zext i4 %add_ln42_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:41  %weights_V_addr_4 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="weights_V_addr_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:42  %weights_V_load_4 = load i16* %weights_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:47  %add_ln42_4 = add i4 5, %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:48  %zext_ln42_4 = zext i4 %add_ln42_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:49  %weights_V_addr_5 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="weights_V_addr_5"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:50  %weights_V_load_5 = load i16* %weights_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop1.preheader:0  %biases_V_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %biases_V_offset)

]]></Node>
<StgValue><ssdm name="biases_V_offset_read"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:2  %data_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:3  %data_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="3">
<![CDATA[
arrayctor.loop1.preheader:7  %trunc_ln15 = trunc i3 %biases_V_offset_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:42  %weights_V_load_4 = load i16* %weights_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:43  %sext_ln1116_1721_cast = sext i16 %data_2_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_1721_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:44  %sext_ln1118_1859 = sext i16 %weights_V_load_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1859"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:45  %mul_ln1118_4019 = mul i26 %sext_ln1116_1721_cast, %sext_ln1118_1859

]]></Node>
<StgValue><ssdm name="mul_ln1118_4019"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %trunc_ln708_3197 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4019, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3197"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:50  %weights_V_load_5 = load i16* %weights_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_5"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:51  %sext_ln1118_1860 = sext i16 %weights_V_load_5 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1860"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:52  %mul_ln1118_4020 = mul i26 %sext_ln1116_1721_cast, %sext_ln1118_1860

]]></Node>
<StgValue><ssdm name="mul_ln1118_4020"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:53  %trunc_ln708_3198 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4020, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3198"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:54  %add_ln42_5 = add i4 6, %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:55  %zext_ln42_5 = zext i4 %add_ln42_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:56  %weights_V_addr_6 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="weights_V_addr_6"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:57  %weights_V_load_6 = load i16* %weights_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_6"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:62  %add_ln42_6 = add i4 7, %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:63  %zext_ln42_6 = zext i4 %add_ln42_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:64  %weights_V_addr_7 = getelementptr [16 x i16]* %weights_V, i64 0, i64 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="weights_V_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:65  %weights_V_load_7 = load i16* %weights_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 8, [4 x i8]* @p_str20, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:57  %weights_V_load_6 = load i16* %weights_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:58  %sext_ln1116_1722_cast = sext i16 %data_3_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_1722_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:59  %sext_ln1118_1861 = sext i16 %weights_V_load_6 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1861"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:60  %mul_ln1118_4021 = mul i26 %sext_ln1116_1722_cast, %sext_ln1118_1861

]]></Node>
<StgValue><ssdm name="mul_ln1118_4021"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:61  %trunc_ln708_3199 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4021, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3199"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop1.preheader:65  %weights_V_load_7 = load i16* %weights_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weights_V_load_7"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:66  %sext_ln1118_1862 = sext i16 %weights_V_load_7 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1862"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:67  %mul_ln1118_4022 = mul i26 %sext_ln1116_1722_cast, %sext_ln1118_1862

]]></Node>
<StgValue><ssdm name="mul_ln1118_4022"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:68  %trunc_ln708_3200 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4022, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3200"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
arrayctor.loop1.preheader:69  %tmp_42 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 0, i16 0, i16 0, i16 0, i2 %trunc_ln15)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.preheader:70  %add_ln49 = add i2 1, %trunc_ln15

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
arrayctor.loop1.preheader:71  %tmp_43 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 0, i16 0, i16 0, i16 0, i2 %add_ln49)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:72  %add_ln703 = add i16 %tmp_42, %trunc_ln4

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:73  %add_ln703_1519 = add i16 %trunc_ln708_3197, %trunc_ln708_3199

]]></Node>
<StgValue><ssdm name="add_ln703_1519"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:74  %add_ln703_1520 = add i16 %add_ln703_1519, %trunc_ln708_3195

]]></Node>
<StgValue><ssdm name="add_ln703_1520"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:75  %p_Val2_s = add i16 %add_ln703_1520, %add_ln703

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:76  %add_ln703_1522 = add i16 %tmp_43, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703_1522"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:77  %add_ln703_1523 = add i16 %trunc_ln708_3198, %trunc_ln708_3200

]]></Node>
<StgValue><ssdm name="add_ln703_1523"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:78  %add_ln703_1524 = add i16 %add_ln703_1523, %trunc_ln708_3196

]]></Node>
<StgValue><ssdm name="add_ln703_1524"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:79  %acc_1_V = add i16 %add_ln703_1524, %add_ln703_1522

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:80  %shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_s, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="33" op_0_bw="26">
<![CDATA[
arrayctor.loop1.preheader:81  %sext_ln728 = sext i26 %shl_ln to i33

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="10" op_3_bw="33">
<![CDATA[
arrayctor.loop1.preheader:82  %tmp = call i59 @_ssdm_op_BitConcatenate.i59.i16.i10.i33(i16 %acc_1_V, i10 0, i33 %sext_ln728)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader:83  ret i59 %tmp

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
