# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../carry_selet_adder.srcs/sources_1/new/carry_select_adder.v" \
"../../../../carry_selet_adder.srcs/sim_1/new/CSA_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
