#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 25 13:16:05 2022
# Process ID: 6964
# Current directory: D:/VBTech/VBTech/FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14544 D:\VBTech\VBTech\FIFO\FIFO.xpr
# Log file: D:/VBTech/VBTech/FIFO/vivado.log
# Journal file: D:/VBTech/VBTech/FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VBTech/VBTech/FIFO/FIFO.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VBTech/VBTech/FIFO/ram_fifo.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VBTech/VBTech/FIFO/fifo.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/read_pointer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/write_pointer.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/top_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 892.910 ; gain = 253.328
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/fifo.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/ram_fifo.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/read_pointer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/write_pointer.v] -no_script -reset -force -quiet
remove_files  {D:/VBTech/VBTech/FIFO/fifo.v D:/VBTech/VBTech/FIFO/ram_fifo.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/read_pointer.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/write_pointer.v}
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/top_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/top_tb.v
add_files -norecurse {D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_10bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder10to1024
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder8to256
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module has
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorycell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'En' is not connected on this instance [D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v" Line 1. Module sram_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v" Line 1. Module decoder10to1024_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v" Line 1. Module decoder8to256_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v" Line 1. Module decoder5to32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v" Line 1. Module decoder5to32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v" Line 1. Module decoder5to32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v" Line 1. Module decoder5to32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v" Line 1. Module decoder5to32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v" Line 1. Module decoder5to32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v" Line 1. Module decoder2to4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v" Line 1. Module decoder3to8 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.decoder2to4
Compiling module xil_defaultlib.decoder3to8
Compiling module xil_defaultlib.decoder5to32
Compiling module xil_defaultlib.decoder8to256_default
Compiling module xil_defaultlib.decoder10to1024_default
Compiling module xil_defaultlib.d_latch
Compiling module xil_defaultlib.memorycell_default
Compiling module xil_defaultlib.sram_default
Compiling module xil_defaultlib.has
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.counter1_default
Compiling module xil_defaultlib.comparator_1bit
Compiling module xil_defaultlib.comparator_10bits_default
Compiling module xil_defaultlib.fifo_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 25 13:21:26 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 25 13:21:26 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 935.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.566 ; gain = 54.375
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1007.566 ; gain = 71.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.570 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v] -no_script -reset -force -quiet
remove_files  D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v] -no_script -reset -force -quiet
remove_files  {D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v}
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v] -no_script -reset -force -quiet
remove_files  {D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v}
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v] -no_script -reset -force -quiet
remove_files  {D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v}
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v] -no_script -reset -force -quiet
remove_files  D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v] -no_script -reset -force -quiet
remove_files  D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v] -no_script -reset -force -quiet
remove_files  D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v
close [ open D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v w ]
add_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v
close [ open D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v w ]
add_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v
close [ open D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v w ]
add_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
ERROR: [VRFC 10-2989] 'clk' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:57]
ERROR: [VRFC 10-2989] 'clk' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:67]
ERROR: [VRFC 10-2865] module 'status_signal' ignored due to previous errors [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-2989] 'rd' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v:110]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'wr' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v:94]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Out' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'monitor' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v:94]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Out' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
ERROR: [VRFC 10-2922] 'ram' expects 6 arguments [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'Out' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
ERROR: [VRFC 10-2922] 'ram' expects 6 arguments [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   10, data_out =   x, mem =   x
TIME =                   30, data_out =   x, mem =   x
=== FAIL ==== FAIL ==== FAIL ==== FAIL ===
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 300 ps : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 120
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 6.547
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2293.188 ; gain = 6.547
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
ERROR: [VRFC 10-2953] 'counterR' is not a function [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:74]
ERROR: [VRFC 10-2865] module 'status_signal' ignored due to previous errors [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3705] select index 4 into 'counterW' is out of bounds [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:64]
WARNING: [VRFC 10-3705] select index 4 into 'counterR' is out of bounds [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3705] select index 2 into 'counterW' is out of bounds [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:64]
WARNING: [VRFC 10-3705] select index 2 into 'counterR' is out of bounds [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 400 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-2951] 'i' is not a constant [D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v:12]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 40 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 40 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 40 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 40 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.188 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 40 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 40 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'Address' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
ERROR: [VRFC 10-2922] 'ram' expects 6 arguments [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
ERROR: [VRFC 10-4982] syntax error near '(' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v:21]
ERROR: [VRFC 10-2865] module 'ram' ignored due to previous errors [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 40 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 127
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
ERROR: [VRFC 10-4982] syntax error near '(' [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:14]
ERROR: [VRFC 10-2939] 'DATA_DEPTH' is an unknown type [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:14]
ERROR: [VRFC 10-2989] 'counterR' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:22]
ERROR: [VRFC 10-2989] 'counterR' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:25]
ERROR: [VRFC 10-2989] 'counterR' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:26]
ERROR: [VRFC 10-2989] 'counterR' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:69]
ERROR: [VRFC 10-2865] module 'status_signal' ignored due to previous errors [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.188 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   50, Read_Write = 1, In = 01
TIME =                  100, Read_Write = 1, In = 02
TIME =                  150, Read_Write = 1, In = 03
TIME =                  200, Read_Write = 1, In = 04
TIME =                  250, Read_Write = 1, In = 05
TIME =                  300, Read_Write = 1, In = 06
TIME =                  350, Read_Write = 1, In = 07
TIME =                  400, Read_Write = 1, In = 08
TIME =                  450, Read_Write = 1, In = 09
TIME =                  500, Read_Write = 1, In = 0a
TIME =                  550, Read_Write = 1, In = 0b
TIME =                  600, Read_Write = 1, In = 0c
TIME =                  650, Read_Write = 1, In = 0d
TIME =                  700, Read_Write = 1, In = 0e
TIME =                  750, Read_Write = 1, In = 0f
TIME =                  800, Read_Write = 1, In = 10
TIME =                  850, Read_Write = 1, In = 11
TIME =                  880, Read_Write = 0, In = 11
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   10, Read_Write = 1, In = 24
TIME =                   40, Read_Write = 1, In = 81
TIME =                   50, Read_Write = 1, In = 09
TIME =                   90, Read_Write = 1, In = 63
TIME =                  100, Read_Write = 1, In = 0d
TIME =                  140, Read_Write = 1, In = 8d
TIME =                  170, Read_Write = 1, In = 65
TIME =                  200, Read_Write = 1, In = 12
TIME =                  210, Read_Write = 1, In = 01
TIME =                  240, Read_Write = 1, In = 0d
TIME =                  270, Read_Write = 1, In = 76
TIME =                  280, Read_Write = 1, In = 3d
TIME =                  290, Read_Write = 1, In = ed
TIME =                  320, Read_Write = 1, In = 8c
TIME =                  350, Read_Write = 1, In = f9
TIME =                  390, Read_Write = 1, In = c6
TIME =                  410, Read_Write = 1, In = c5
TIME =                  440, Read_Write = 0, In = c5
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   10, Read_Write = 1, In = 24
TIME =                   40, Read_Write = 1, In = 81
TIME =                   50, Read_Write = 1, In = 09
TIME =                   90, Read_Write = 1, In = 63
TIME =                  100, Read_Write = 1, In = 0d
TIME =                  140, Read_Write = 1, In = 8d
TIME =                  170, Read_Write = 1, In = 65
TIME =                  200, Read_Write = 1, In = 12
TIME =                  210, Read_Write = 1, In = 01
TIME =                  240, Read_Write = 1, In = 0d
TIME =                  270, Read_Write = 1, In = 76
TIME =                  280, Read_Write = 1, In = 3d
TIME =                  290, Read_Write = 1, In = ed
TIME =                  320, Read_Write = 1, In = 8c
TIME =                  350, Read_Write = 1, In = f9
TIME =                  390, Read_Write = 1, In = c6
TIME =                  410, Read_Write = 1, In = c5
TIME =                  440, Read_Write = 0, In = c5
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-4286] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 80. Undefined system function '$urandom_ranges'
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-4286] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 80. Undefined system function '$urandom_ranges'
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   10, Read_Write = 1, In = 24
TIME =                   40, Read_Write = 1, In = 81
TIME =                   50, Read_Write = 1, In = 09
TIME =                   90, Read_Write = 1, In = 63
TIME =                  100, Read_Write = 1, In = 0d
TIME =                  140, Read_Write = 1, In = 8d
TIME =                  170, Read_Write = 1, In = 65
TIME =                  200, Read_Write = 1, In = 12
TIME =                  210, Read_Write = 1, In = 01
TIME =                  240, Read_Write = 1, In = 0d
TIME =                  270, Read_Write = 1, In = 76
TIME =                  280, Read_Write = 1, In = 3d
TIME =                  290, Read_Write = 1, In = ed
TIME =                  320, Read_Write = 1, In = 8c
TIME =                  350, Read_Write = 1, In = f9
TIME =                  390, Read_Write = 1, In = c6
TIME =                  410, Read_Write = 1, In = c5
TIME =                  440, Read_Write = 0, In = c5
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   40, Read_Write = 1, In = 24
TIME =                   60, Read_Write = 1, In = 81
TIME =                  110, Read_Write = 1, In = 09
TIME =                  140, Read_Write = 1, In = 63
TIME =                  160, Read_Write = 1, In = 0d
TIME =                  210, Read_Write = 1, In = 8d
TIME =                  240, Read_Write = 1, In = 65
TIME =                  260, Read_Write = 1, In = 12
TIME =                  310, Read_Write = 1, In = 01
TIME =                  330, Read_Write = 1, In = 0d
TIME =                  370, Read_Write = 1, In = 76
TIME =                  380, Read_Write = 1, In = 3d
TIME =                  430, Read_Write = 1, In = ed
TIME =                  440, Read_Write = 1, In = 8c
TIME =                  480, Read_Write = 1, In = f9
TIME =                  500, Read_Write = 1, In = c6
TIME =                  540, Read_Write = 1, In = c5
TIME =                  590, Read_Write = 0, In = c5
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.188 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   40, Read_Write = 1, In = 24
TIME =                   60, Read_Write = 1, In = 81
TIME =                  110, Read_Write = 1, In = 09
TIME =                  140, Read_Write = 1, In = 63
TIME =                  160, Read_Write = 1, In = 0d
TIME =                  210, Read_Write = 1, In = 8d
TIME =                  240, Read_Write = 1, In = 65
TIME =                  260, Read_Write = 1, In = 12
TIME =                  310, Read_Write = 1, In = 01
TIME =                  330, Read_Write = 1, In = 0d
TIME =                  370, Read_Write = 1, In = 76
TIME =                  380, Read_Write = 1, In = 3d
TIME =                  430, Read_Write = 1, In = ed
TIME =                  440, Read_Write = 1, In = 8c
TIME =                  480, Read_Write = 1, In = f9
TIME =                  500, Read_Write = 1, In = c6
TIME =                  540, Read_Write = 1, In = c5
TIME =                  590, Read_Write = 0, In = c5
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   40, Read_Write = 1, In = 24
TIME =                   60, Read_Write = 1, In = 81
TIME =                  110, Read_Write = 1, In = 09
TIME =                  140, Read_Write = 1, In = 63
TIME =                  160, Read_Write = 1, In = 0d
TIME =                  210, Read_Write = 1, In = 8d
TIME =                  240, Read_Write = 1, In = 65
TIME =                  260, Read_Write = 1, In = 12
TIME =                  310, Read_Write = 1, In = 01
TIME =                  330, Read_Write = 1, In = 0d
TIME =                  370, Read_Write = 1, In = 76
TIME =                  380, Read_Write = 1, In = 3d
TIME =                  430, Read_Write = 1, In = ed
TIME =                  440, Read_Write = 1, In = 8c
TIME =                  480, Read_Write = 1, In = f9
TIME =                  500, Read_Write = 1, In = c6
TIME =                  540, Read_Write = 1, In = c5
TIME =                  590, Read_Write = 0, In = c5
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.188 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
ERROR: [VRFC 10-2989] 'fifo_empty' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:14]
ERROR: [VRFC 10-2989] 'fifo_full' is not declared [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:15]
ERROR: [VRFC 10-2865] module 'status_signal' ignored due to previous errors [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   40, Read_Write = 1, In = 24
TIME =                   60, Read_Write = 1, In = 81
TIME =                  110, Read_Write = 1, In = 09
TIME =                  140, Read_Write = 1, In = 63
TIME =                  160, Read_Write = 1, In = 0d
TIME =                  210, Read_Write = 1, In = 8d
TIME =                  240, Read_Write = 1, In = 65
TIME =                  260, Read_Write = 1, In = 12
TIME =                  310, Read_Write = 1, In = 01
TIME =                  330, Read_Write = 1, In = 0d
TIME =                  370, Read_Write = 1, In = 76
TIME =                  380, Read_Write = 1, In = 3d
TIME =                  430, Read_Write = 1, In = ed
TIME =                  440, Read_Write = 1, In = 8c
TIME =                  480, Read_Write = 1, In = f9
TIME =                  500, Read_Write = 1, In = c6
TIME =                  540, Read_Write = 1, In = c5
TIME =                  590, Read_Write = 0, In = c5
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol EnCntW, assumed default net type wire [D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VBTech/VBTech/FIFO/FIFO.sim/sim_1/behav/xsim'
"xelab -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
----------------------------------------------
------------------   -----------------------
----------- SIMULATION RESULT ----------------
--------------       -------------------
----------------     ---------------------
----------------------------------------------
TIME =                    0, Read_Write = 0, In = 00
TIME =                   40, Read_Write = 1, In = 24
TIME =                   60, Read_Write = 1, In = 81
TIME =                  110, Read_Write = 1, In = 09
TIME =                  140, Read_Write = 1, In = 63
TIME =                  160, Read_Write = 1, In = 0d
TIME =                  210, Read_Write = 1, In = 8d
TIME =                  240, Read_Write = 1, In = 65
TIME =                  260, Read_Write = 1, In = 12
TIME =                  310, Read_Write = 1, In = 01
TIME =                  330, Read_Write = 1, In = 0d
TIME =                  370, Read_Write = 1, In = 76
TIME =                  380, Read_Write = 1, In = 3d
TIME =                  430, Read_Write = 1, In = ed
TIME =                  440, Read_Write = 1, In = 8c
TIME =                  480, Read_Write = 1, In = f9
TIME =                  500, Read_Write = 1, In = c6
TIME =                  540, Read_Write = 1, In = c5
TIME =                  590, Read_Write = 0, In = c5
-------------- THE SIMUALTION FINISHED ------------
$finish called at time : 20 ns : File "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 25 17:15:36 2022...
