,col0,col1,col2
0,addr_2v_reg,locid,
1,addr_3v_reg,locid,
2,ok_to_wr,std_logic_vector(GATE_NUM -1 downto 0),
3,isand,std_logic,
4,isxor,std_logic,
5,addr_1v_xor_reg,locid,
6,addr_2v_xor_reg,locid,
7,addr_3v_xor_reg,locid,
8,gc_xor_en_reg,STD_LOGIC_VECTOR(GATE_NUM -1 downto 0),
9,gc_xor_en_reg1,STD_LOGIC_VECTOR(GATE_NUM -1 downto 0),
10,and_gt_id_reg,arr_and_gt_id,ARRAY (2*GATE_NUM -1 DOWNTO 0) OF std_logic_vector(31 downto 0)
11,gc_rst_done,std_logic,
12,comp_done_reg,std_logic,
13,addr_new,std_logic,
14,reg_cnt,arr_num_1x0,ARRAY (GATE_NUM - 1 DOWNTO 0) OF STD_LOGIC_VECTOR(1 downto 0)
15,gc_done,std_logic_vector(GATE_NUM - 1 downto 0),
16,gc_done_and,std_logic,
17,gc_res,twodim,ARRAY (GATE_NUM - 1 DOWNTO 0) OF std_logic_vector(79 downto 0)
18,read_in,std_logic_vector(GATE_NUM - 1 downto 0),
19,data1_rd,twodim,
20,data2_rd,twodim,
21,r_input,std_logic_vector(79 downto 0),
22,and_id_input,andid,ARRAY (GATE_NUM - 1 DOWNTO 0) OF std_logic_vector(63 downto 0)
23,cyp_and0_2,twodim,
24,cyp_and0_3,twodim,
25,cyp_and0_4,twodim,
26,ready_comp,std_logic_vector(GATE_NUM - 1 downto 0),
27,gc_clrn,std_logic_vector(GATE_NUM - 1 downto 0),
28,new_sig_vld,std_logic_vector(GATE_NUM - 1 downto 0),
29,new_sig_vld_xor, std_logic_vector(GATE_NUM -1 downto 0),
30,gc_and_en_reg,std_logic_vector(GATE_NUM -1 downto 0),
31,gc_and_en_reg1,std_logic_vector(GATE_NUM -1 downto 0),
32,reg_clr,std_logic,
33,layer_cnt,std_logic_vector(31 downto 0),
34,layer_num_reg,std_logic_vector(31 downto 0),
35,xor_gt_id_reg,locid_xor,ARRAY (GATE_NUM - 1 DOWNTO 0) OF std_logic_vector(31 downto 0)
36,state, state_type,
37,cache_reg,  std_array,array (0 to 255) of std_logic_vector(79 downto 0);  -- last 8 bit as location
38,address_sig,STD_LOGIC_VECTOR (15 DOWNTO 0),
39,data_sig,STD_LOGIC_VECTOR (107 DOWNTO 0),
40,wren_sig,STD_LOGIC,
41,q_sig,STD_LOGIC_VECTOR (107 DOWNTO 0),
