{"&cites=10230251561047507230&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Evaluating STT-RAM as an energy-efficient main memory alternative","url":"https://ieeexplore.ieee.org/abstract/document/6557176/","authors":["E Kültürsay","E Kültürsay M Kandemir…"],"year":2013,"numCitations":410,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.976.7321&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15495710311237867311&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:L9ewo23SC9cJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15495710311237867311&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596896407937},{"title":"Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs","url":"https://ieeexplore.ieee.org/abstract/document/6241517/","authors":["A Jog","A Jog AK Mishra","A Jog AK Mishra C Xu","A Jog AK Mishra C Xu Y Xie…"],"year":2012,"numCitations":282,"pdf":"https://seal.ece.ucsb.edu/sites/default/files/publications/06241517.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2847761355335109049&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:uYnVVd1HhScJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2847761355335109049&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Multi retention level STT-RAM cache designs with a dynamic refresh scheme","url":"https://dl.acm.org/doi/abs/10.1145/2155620.2155659","authors":["Z Sun","Z Sun X Bi","Z Sun X Bi H Li","Z Sun X Bi H Li WF Wong","Z Sun X Bi H Li WF Wong ZL Ong","Z Sun X Bi H Li WF Wong ZL Ong X Zhu…"],"year":2011,"numCitations":240,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.939.9091&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15812441524124661226&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:6jUWzckTcdsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15812441524124661226&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Overcoming the challenges of crossbar resistive memory architectures","url":"https://ieeexplore.ieee.org/abstract/document/7056056/","authors":["C Xu","C Xu D Niu","C Xu D Niu N Muralimanohar…"],"year":2015,"numCitations":221,"pdf":"https://seal.ece.ucsb.edu/sites/seal.ece.ucsb.edu/files/publications/2015-HPCA-Xu-Cong.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15342757819408560838&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:xrKxhPJs7NQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15342757819408560838&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing","url":"https://dl.acm.org/doi/abs/10.1145/1816038.1816012","authors":["X Guo","X Guo E Ipek","X Guo E Ipek T Soyata"],"year":2010,"numCitations":215,"pdf":"https://www.academia.edu/download/42286442/Resistive_computation_avoiding_the_power20160207-22907-10il2jt.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11154090926669794944&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:gI6P1JlKy5oJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11154090926669794944&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches","url":"https://ieeexplore.ieee.org/abstract/document/6816046/","authors":["S Mittal","S Mittal JS Vetter","S Mittal JS Vetter D Li"],"year":2014,"numCitations":131,"pdf":"https://hal.archives-ouvertes.fr/hal-01102387/file/MittalVetterLi_2014_TPDS_eDRAM_NVM_Survey_Preprint.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9438370724560157670&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:5rva1yrU-4IJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9438370724560157670&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"TapeCache: a high density, energy efficient cache based on domain wall memory","url":"https://dl.acm.org/doi/abs/10.1145/2333660.2333707","authors":["R Venkatesan","R Venkatesan V Kozhikkottu","R Venkatesan V Kozhikkottu C Augustine…"],"year":2012,"numCitations":125,"citationUrl":"http://scholar.google.com/scholar?cites=4916462639658515420&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:3DtT5LjIOkQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4916462639658515420&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","url":"https://ieeexplore.ieee.org/abstract/document/6307781/","authors":["AK Mishra","AK Mishra X Dong","AK Mishra X Dong G Sun","AK Mishra X Dong G Sun Y Xie…"],"year":2011,"numCitations":111,"pdf":"https://www.researchgate.net/profile/Asit_Mishra2/publication/220771640_Architecting_on-chip_interconnects_for_stacked_3D_STT-RAM_caches_in_CMPs/links/546641e00cf2f5eb18016b19.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2283853498616692662&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:tr8UGKjgsR8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2283853498616692662&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM)","url":"https://ieeexplore.ieee.org/abstract/document/5993623/","authors":["A Nigam","A Nigam CW Smullen","A Nigam CW Smullen V Mohan…"],"year":2011,"numCitations":111,"citationUrl":"http://scholar.google.com/scholar?cites=11818157912950227500&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:LMLerAGIAqQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11818157912950227500&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"An energy efficient cache design using spin torque transfer (STT) RAM","url":"https://ieeexplore.ieee.org/abstract/document/5599037/","authors":["M Rasquinha","M Rasquinha D Choudhary…"],"year":2010,"numCitations":113,"pdf":"https://www.researchgate.net/profile/Subho_Chatterjee/publication/220847305_An_energy_efficient_cache_design_using_spin_torque_transfer_STT_RAM/links/5457c6e90cf26d5090ab519d/An-energy-efficient-cache-design-using-spin-torque-transfer-STT-RAM.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13597571415862619092&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:1Ct_4ihHtLwJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13597571415862619092&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}