/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Input_ROM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Input_ROM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Input_ROM
-- Compiling architecture Behavioral of Input_ROM

} {} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Output_ROM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/Output_ROM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Output_ROM
-- Compiling architecture Behavioral of Output_ROM

} {} {}}
