#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Oct 31 17:42:44 2018
# Process ID: 14581
# Current directory: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/my_hw/contrib/cores/nf_endianess_manager_v1_0_0
# Command line: vivado -mode batch -source nf_endianess_manager.tcl
# Log file: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/my_hw/contrib/cores/nf_endianess_manager_v1_0_0/vivado.log
# Journal file: /home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/my_hw/contrib/cores/nf_endianess_manager_v1_0_0/vivado.jou
#-----------------------------------------------------------
source nf_endianess_manager.tcl
# set design nf_endianess_manager
# set top nf_endianess_manager
# set device xc7vx690t-3-ffg1761
# set proj_dir ./ip_proj
# set ip_version 1.00
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(SUME_FOLDER)/lib/hw/  [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/hw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
# puts "nf_endianess_manager"
nf_endianess_manager
# read_verilog "./hdl/bridge.v"
# read_verilog "./hdl/nf_endianess_manager.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'M_AXIS' of definition 'xilinx.com:interface:axis:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'M_AXIS_INT' of definition 'xilinx.com:interface:axis:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'S_AXIS_INT' of definition 'xilinx.com:interface:axis:1.0'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'ARESETN' as interface 'ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'ACLK' as interface 'ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS:M_AXIS_INT:S_AXIS:S_AXIS_INT'.
INFO: [IP_Flow 19-4728] Bus Interface 'ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ARESETN'.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtex7} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::add_user_parameter {C_M_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property display_name {C_M_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value {256} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property display_name {C_S_AXIS_DATA_WIDTH} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value {256} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_DATA_WIDTH]
# ipx::add_user_parameter {C_M_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property display_name {C_M_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_M_AXIS_TUSER_WIDTH]
# ipx::add_user_parameter {C_S_AXIS_TUSER_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property display_name {C_S_AXIS_TUSER_WIDTH} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value {128} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_S_AXIS_TUSER_WIDTH]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXIS -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces M_AXIS -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces S_AXIS_INT -of_objects [ipx::current_core]]
# ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces M_AXIS_INT -of_objects [ipx::current_core]]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nadeen/SIGCOMM/PANAMA/Vivado/my_netfpga/lib/hw'.
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/nf_endianess_manager_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
INFO: [IP_Flow 19-3479] User Parameter 'C_S_AXIS_TDATA_WIDTH (C S Axis Tdata Width)': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-3479] User Parameter 'C_M_AXIS_TDATA_WIDTH (C M Axis Tdata Width)': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-3479] User Parameter 'C_M_AXIS_TUSER_WIDTH': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-3479] User Parameter 'C_S_AXIS_TUSER_WIDTH': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-3479] User Parameter 'C_M_AXIS_DATA_WIDTH': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-3479] User Parameter 'C_S_AXIS_DATA_WIDTH': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 17:42:49 2018...
