irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Jun 14, 2018 at 19:25:16 IDT
irun
	-f PreDecoder_3_8_tb.f
		PreDecoder_3_8_tb.v
		../../verilog_modules/PreDecoder_3_8/PreDecoder_3_8.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
Recompiling... reason: file './PreDecoder_3_8_tb.v' is newer than expected.
	expected: Thu Jun 14 19:21:50 2018
	actual:   Thu Jun 14 19:25:14 2018
file: PreDecoder_3_8_tb.v
	module worklib.PreDecoder_3_8_tb:v
		errors: 0, warnings: 0
file: /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
ncvlog: *W,LIBNOU: Library "/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		PreDecoder_3_8_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PreDecoder_3_8_tb:v <0x543b4453>
			streams:   3, words:  6250
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                13       4
		Primitives:             11       2
		Registers:               1       1
		Expanded wires:          3       1
		Initial blocks:          1       1
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.PreDecoder_3_8_tb:v
Loading snapshot worklib.PreDecoder_3_8_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	in	out
                   0:	000	11111110
                   1:	001	11111101
                   2:	010	11111011
                   3:	011	11110111
                   4:	100	11101111
                   5:	101	11011111
                   6:	110	10111111
                   7:	111	01111111
Simulation complete via $finish(1) at time 11 NS + 0
./PreDecoder_3_8_tb.v:36 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Jun 14, 2018 at 19:25:17 IDT  (total: 00:00:01)
