// Seed: 361425849
module module_0;
  wire id_1[1 'b0 : -1 'b0];
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd64,
    parameter id_5 = 32'd21
) (
    output uwire id_0,
    input  tri0  id_1,
    input  uwire _id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  wor   _id_5,
    output tri1  id_6,
    input  tri1  id_7,
    output tri1  id_8
);
  reg [1  *  -1  -  1 : -1] id_10;
  logic [id_5 : id_2] id_11;
  assign id_0 = 1 ? id_10 : id_5;
  always @(1 or negedge id_11[id_2]) begin : LABEL_0
    id_10 <= id_11[1] * 1 + id_5;
  end
  module_0 modCall_1 ();
endmodule
