# AND Gate using Verilog HDL
## Description
This project demonstrates the implementation of an AND gate using Verilog HDL along with simulation output.

## Code Screenshot
![AND Gate Code](screenshots/and_gate_code.png)

## Waveform Output
![AND Gate Waveform](screenshots/and_gate_waveform.png)

## Tools Used
- Verilog HDL
- EDA Playground
