Analysis & Synthesis report for eth_pc_loop
Thu Jan 10 20:24:03 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|cur_state
 11. State Machine - |eth_pc_loop|udp:u_udp|ip_receive:u_ip_receive|cur_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component
 17. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated
 18. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p
 19. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p
 20. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram
 21. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 22. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12
 23. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 24. Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15
 25. Parameter Settings for User Entity Instance: Top-level Entity: |eth_pc_loop
 26. Parameter Settings for User Entity Instance: udp:u_udp
 27. Parameter Settings for User Entity Instance: udp:u_udp|ip_receive:u_ip_receive
 28. Parameter Settings for User Entity Instance: udp:u_udp|ip_send:u_ip_send
 29. Parameter Settings for User Entity Instance: async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. dcfifo Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "async_fifo_2048x32b:u_fifo_2048x32b"
 33. Port Connectivity Checks: "udp:u_udp|crc32_d4:u_crc32_d4"
 34. Port Connectivity Checks: "udp:u_udp"
 35. SignalTap II Logic Analyzer Settings
 36. Elapsed Time Per Partition
 37. Connections to In-System Debugging Instance "auto_signaltap_0"
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 10 20:24:03 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; eth_pc_loop                                 ;
; Top-level Entity Name              ; eth_pc_loop                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,742                                       ;
;     Total combinational functions  ; 1,248                                       ;
;     Dedicated logic registers      ; 1,012                                       ;
; Total registers                    ; 1012                                        ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 71,680                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; eth_pc_loop        ; eth_pc_loop        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; ../rtl/pulse_sync_pro.v          ; yes             ; User Verilog HDL File        ; E:/Verilog/eth_pc_loop/rtl/pulse_sync_pro.v                                 ;         ;
; ipcore/async_fifo_2048x32b.v     ; yes             ; User Wizard-Generated File   ; E:/Verilog/eth_pc_loop/par/ipcore/async_fifo_2048x32b.v                     ;         ;
; ../rtl/ip_send.v                 ; yes             ; User Verilog HDL File        ; E:/Verilog/eth_pc_loop/rtl/ip_send.v                                        ;         ;
; ../rtl/crc32_d4.v                ; yes             ; User Verilog HDL File        ; E:/Verilog/eth_pc_loop/rtl/crc32_d4.v                                       ;         ;
; ../rtl/udp.v                     ; yes             ; User Verilog HDL File        ; E:/Verilog/eth_pc_loop/rtl/udp.v                                            ;         ;
; ../rtl/ip_receive.v              ; yes             ; User Verilog HDL File        ; E:/Verilog/eth_pc_loop/rtl/ip_receive.v                                     ;         ;
; ../rtl/eth_pc_loop.v             ; yes             ; User Verilog HDL File        ; E:/Verilog/eth_pc_loop/rtl/eth_pc_loop.v                                    ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                   ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc            ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                 ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc               ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; db/dcfifo_sbk1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/dcfifo_sbk1.tdf                               ;         ;
; db/a_graycounter_777.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/a_graycounter_777.tdf                         ;         ;
; db/a_graycounter_3lc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/a_graycounter_3lc.tdf                         ;         ;
; db/altsyncram_cm31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/altsyncram_cm31.tdf                           ;         ;
; db/alt_synch_pipe_sld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/alt_synch_pipe_sld.tdf                        ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/dffpipe_re9.tdf                               ;         ;
; db/alt_synch_pipe_tld.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/alt_synch_pipe_tld.tdf                        ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/dffpipe_se9.tdf                               ;         ;
; db/cmpr_p76.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/cmpr_p76.tdf                                  ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; db/altsyncram_0u14.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/altsyncram_0u14.tdf                           ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_psc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/mux_psc.tdf                                   ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/decode_dvf.tdf                                ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_tei.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/cntr_tei.tdf                                  ;         ;
; db/cmpr_pgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/cmpr_pgc.tdf                                  ;         ;
; db/cntr_89j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/cntr_89j.tdf                                  ;         ;
; db/cntr_cgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/cntr_cgi.tdf                                  ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/cmpr_rgc.tdf                                  ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/cntr_23j.tdf                                  ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/eth_pc_loop/par/db/cmpr_ngc.tdf                                  ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 1,742           ;
;                                             ;                 ;
; Total combinational functions               ; 1248            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 462             ;
;     -- 3 input functions                    ; 285             ;
;     -- <=2 input functions                  ; 501             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 837             ;
;     -- arithmetic mode                      ; 411             ;
;                                             ;                 ;
; Total registers                             ; 1012            ;
;     -- Dedicated logic registers            ; 1012            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 14              ;
; Total memory bits                           ; 71680           ;
; Embedded Multiplier 9-bit elements          ; 0               ;
; Maximum fan-out node                        ; sys_rst_n~input ;
; Maximum fan-out                             ; 510             ;
; Total fan-out                               ; 8372            ;
; Average fan-out                             ; 3.59            ;
+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |eth_pc_loop                                                                                            ; 1248 (1)          ; 1012 (0)     ; 71680       ; 0            ; 0       ; 0         ; 14   ; 0            ; |eth_pc_loop                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |async_fifo_2048x32b:u_fifo_2048x32b|                                                                ; 65 (0)            ; 116 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b                                                                                                                                                                                                                                                                                                 ; work         ;
;       |dcfifo:dcfifo_component|                                                                         ; 65 (0)            ; 116 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo_sbk1:auto_generated|                                                                   ; 65 (5)            ; 116 (36)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated                                                                                                                                                                                                                                              ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                                               ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                                                                  ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                                               ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                                                                  ; work         ;
;             |alt_synch_pipe_sld:rs_dgwp|                                                                ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp                                                                                                                                                                                                                   ; work         ;
;                |dffpipe_re9:dffpipe12|                                                                  ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                                             ; work         ;
;             |alt_synch_pipe_tld:ws_dgrp|                                                                ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp                                                                                                                                                                                                                   ; work         ;
;                |dffpipe_se9:dffpipe15|                                                                  ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15                                                                                                                                                                                             ; work         ;
;             |altsyncram_cm31:fifo_ram|                                                                  ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram                                                                                                                                                                                                                     ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                                                                                                                                                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                                                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                                                                                                                                                      ; work         ;
;    |pulse_sync_pro:u_pulse_sync_pro|                                                                    ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|pulse_sync_pro:u_pulse_sync_pro                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 122 (84)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 338 (1)           ; 400 (12)     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 337 (0)           ; 388 (0)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 337 (88)          ; 388 (104)    ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_0u14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 78 (78)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 16 (1)            ; 46 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 12 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 3 (3)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 82 (9)            ; 67 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_tei:auto_generated|                                                             ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
;    |udp:u_udp|                                                                                          ; 719 (0)           ; 402 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|udp:u_udp                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |crc32_d4:u_crc32_d4|                                                                             ; 45 (45)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|udp:u_udp|crc32_d4:u_crc32_d4                                                                                                                                                                                                                                                                                                       ; work         ;
;       |ip_receive:u_ip_receive|                                                                         ; 167 (167)         ; 198 (198)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|udp:u_udp|ip_receive:u_ip_receive                                                                                                                                                                                                                                                                                                   ; work         ;
;       |ip_send:u_ip_send|                                                                               ; 507 (507)         ; 172 (172)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_pc_loop|udp:u_udp|ip_send:u_ip_send                                                                                                                                                                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram|ALTSYNCRAM                                                                            ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0u14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 6            ; 1024         ; 6            ; 6144  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+---------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |eth_pc_loop|async_fifo_2048x32b:u_fifo_2048x32b ; E:/Verilog/eth_pc_loop/par/ipcore/async_fifo_2048x32b.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|cur_state                                                                                                                   ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; Name                   ; cur_state.st_crc ; cur_state.st_tx_data ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_check_sum ; cur_state.st_idle ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; cur_state.st_idle      ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 0                 ;
; cur_state.st_check_sum ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 1                      ; 1                 ;
; cur_state.st_preamble  ; 0                ; 0                    ; 0                    ; 0                     ; 1                     ; 0                      ; 1                 ;
; cur_state.st_eth_head  ; 0                ; 0                    ; 0                    ; 1                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_ip_head   ; 0                ; 0                    ; 1                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_tx_data   ; 0                ; 1                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_crc       ; 1                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_pc_loop|udp:u_udp|ip_receive:u_ip_receive|cur_state                                                                                                              ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_rx_data ; cur_state.st_udp_head ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                    ; 0                     ; 0                    ; 1                     ; 0                     ; 1                 ;
; cur_state.st_ip_head  ; 0                   ; 0                    ; 0                     ; 1                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_udp_head ; 0                   ; 0                    ; 1                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_data  ; 0                   ; 1                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+---------------------------------------------------------+-----------------------------------------------------------+
; Register name                                           ; Reason for Removal                                        ;
+---------------------------------------------------------+-----------------------------------------------------------+
; udp:u_udp|ip_send:u_ip_send|ip_head[6][15]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][14]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][13]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][12]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][11]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][10]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][9]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][8]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][7]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][6]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][5]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][4]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][3]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][2]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][1]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][0]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][31]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][30]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][29]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][28]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][27]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][26]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][25]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][24]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][23]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][22]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][21]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][20]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][19]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][18]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][17]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][16]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][15]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][14]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][13]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][12]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][11]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][10]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][9]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][8]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][7]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][6]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][5]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][4]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][3]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][2]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][1]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][0]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][31]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][30]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][29]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][28]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][27]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][26]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][25]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][24]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][23]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][22]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][21]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][20]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][19]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][18]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][17]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][16]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][15]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][14]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][13]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][12]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][11]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][10]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][9]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][8]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][7]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][6]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][5]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][4]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][3]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][2]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][1]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][0]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][31]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][30]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][29]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][28]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][27]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][26]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][25]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][24]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][23]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][22]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][21]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][20]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][19]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][18]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][17]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][16]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][15]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][14]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][13]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][12]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][11]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][10]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][9]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][8]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][7]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][6]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][5]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][4]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][3]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][2]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][1]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][0]               ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][31]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][30]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][29]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][28]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][27]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][26]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][25]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][24]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][23]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][22]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][21]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][20]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][19]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][18]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][17]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][16]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][15]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][14]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][13]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][12]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][11]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][10]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][9]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][8]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][7]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][6]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][5]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][4]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][3]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][2]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][1]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][0]               ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][31]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][30]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][29]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][28]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][27]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][26]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][25]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][24]              ; Stuck at VCC due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][23]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][22]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][21]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][20]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][19]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][18]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][17]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][16]              ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[0,1] ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[19..30]        ; Merged with udp:u_udp|ip_send:u_ip_send|check_buffer[31]  ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][16]              ; Merged with udp:u_udp|ip_send:u_ip_send|ip_head[0][0]     ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][17]              ; Merged with udp:u_udp|ip_send:u_ip_send|ip_head[0][1]     ;
; udp:u_udp|ip_send:u_ip_send|tx_data_num[0]              ; Merged with udp:u_udp|ip_send:u_ip_send|total_num[0]      ;
; udp:u_udp|ip_send:u_ip_send|udp_num[0]                  ; Merged with udp:u_udp|ip_send:u_ip_send|total_num[0]      ;
; udp:u_udp|ip_send:u_ip_send|udp_num[2]                  ; Merged with udp:u_udp|ip_send:u_ip_send|tx_data_num[2]    ;
; udp:u_udp|ip_send:u_ip_send|tx_data_num[1]              ; Merged with udp:u_udp|ip_send:u_ip_send|total_num[1]      ;
; udp:u_udp|ip_send:u_ip_send|udp_num[1]                  ; Merged with udp:u_udp|ip_send:u_ip_send|total_num[1]      ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[31]            ; Stuck at GND due to stuck port data_in                    ;
; udp:u_udp|ip_receive:u_ip_receive|rec_en_cnt[0]         ; Merged with udp:u_udp|ip_receive:u_ip_receive|data_cnt[0] ;
; udp:u_udp|ip_receive:u_ip_receive|rec_en_cnt[1]         ; Merged with udp:u_udp|ip_receive:u_ip_receive|data_cnt[1] ;
; Total Number of Removed Registers = 184                 ;                                                           ;
+---------------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1012  ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 666   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 740   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                                     ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                      ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                     ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                                     ; 5       ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                                                  ; 7       ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                                                  ; 6       ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                                                     ; 4       ;
; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 51                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |eth_pc_loop|udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|data_cnt[6]                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|real_add_cnt[3]                                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|ip_head[2][4]                                                             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |eth_pc_loop|udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                    ;
; 21:1               ; 5 bits    ; 70 LEs        ; 5 LEs                ; 65 LEs                 ; Yes        ; |eth_pc_loop|udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_pc_loop|udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |eth_pc_loop|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------+
; Assignment                      ; Value ; From ; To                                ;
+---------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                 ;
+---------------------------------+-------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                     ;
+---------------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                ;
+---------------------------------------+-------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                   ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |eth_pc_loop         ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101111011                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp                              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101111011                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp|ip_receive:u_ip_receive      ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101111011                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp|ip_send:u_ip_send            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101111011                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                            ;
+-------------------------+--------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                  ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                  ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                         ;
; CBXI_PARAMETER          ; dcfifo_sbk1  ; Untyped                                                         ;
+-------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                               ;
+-------------------------------------------------+--------------------------------------------+----------------+
; Parameter Name                                  ; Value                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                              ; String         ;
; sld_node_info                                   ; 805334528                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                          ; Signed Integer ;
; sld_data_bits                                   ; 6                                          ; Untyped        ;
; sld_trigger_bits                                ; 6                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 55417                                      ; Untyped        ;
; sld_node_crc_loword                             ; 34961                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                          ; Signed Integer ;
; sld_sample_depth                                ; 1024                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                       ; String         ;
; sld_inversion_mask_length                       ; 42                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                             ;
+----------------------------+-------------------------------------------------------------+
; Name                       ; Value                                                       ;
+----------------------------+-------------------------------------------------------------+
; Number of entity instances ; 1                                                           ;
; Entity Instance            ; async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                  ;
;     -- LPM_WIDTH           ; 32                                                          ;
;     -- LPM_NUMWORDS        ; 2048                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                         ;
;     -- USE_EAB             ; ON                                                          ;
+----------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "async_fifo_2048x32b:u_fifo_2048x32b" ;
+---------+--------+----------+-----------------------------------+
; Port    ; Type   ; Severity ; Details                           ;
+---------+--------+----------+-----------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected            ;
; wrfull  ; Output ; Info     ; Explicitly unconnected            ;
+---------+--------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u_udp|crc32_d4:u_crc32_d4"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[27..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u_udp"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 6                   ; 6                ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                           ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+
; Name                                         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                              ; Details ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+
; pulse_sync_pro:u_pulse_sync_pro|clk_b        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; eth_tx_clk                                     ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_a      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_a      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_b      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_b        ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_b      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_b        ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_inv    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv      ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_inv    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv      ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0   ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d0   ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1   ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d1   ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2   ; N/A     ;
; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pulse_sync_pro:u_pulse_sync_pro|pulse_inv_d2   ; N/A     ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 10 20:23:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eth_pc_loop -c eth_pc_loop
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/eth_pc_loop/rtl/pulse_sync_pro.v
    Info (12023): Found entity 1: pulse_sync_pro
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/async_fifo_2048x32b.v
    Info (12023): Found entity 1: async_fifo_2048x32b
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/eth_pc_loop/rtl/ip_send.v
    Info (12023): Found entity 1: ip_send
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/eth_pc_loop/rtl/crc32_d4.v
    Info (12023): Found entity 1: crc32_d4
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/eth_pc_loop/rtl/udp.v
    Info (12023): Found entity 1: udp
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/eth_pc_loop/rtl/ip_receive.v
    Info (12023): Found entity 1: ip_receive
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/eth_pc_loop/rtl/eth_pc_loop.v
    Info (12023): Found entity 1: eth_pc_loop
Info (12127): Elaborating entity "eth_pc_loop" for the top level hierarchy
Info (12128): Elaborating entity "udp" for hierarchy "udp:u_udp"
Info (12128): Elaborating entity "ip_receive" for hierarchy "udp:u_udp|ip_receive:u_ip_receive"
Warning (10036): Verilog HDL or VHDL warning at ip_receive.v(62): object "eth_type" assigned a value but never read
Info (12128): Elaborating entity "ip_send" for hierarchy "udp:u_udp|ip_send:u_ip_send"
Info (10041): Inferred latch for "eth_head[0][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][7]" at ip_send.v(184)
Info (12128): Elaborating entity "crc32_d4" for hierarchy "udp:u_udp|crc32_d4:u_crc32_d4"
Info (12128): Elaborating entity "pulse_sync_pro" for hierarchy "pulse_sync_pro:u_pulse_sync_pro"
Info (12128): Elaborating entity "async_fifo_2048x32b" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b"
Info (12128): Elaborating entity "dcfifo" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_sbk1.tdf
    Info (12023): Found entity 1: dcfifo_sbk1
Info (12128): Elaborating entity "dcfifo_sbk1" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_777:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cm31.tdf
    Info (12023): Found entity 1: altsyncram_cm31
Info (12128): Elaborating entity "altsyncram_cm31" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|altsyncram_cm31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "async_fifo_2048x32b:u_fifo_2048x32b|dcfifo:dcfifo_component|dcfifo_sbk1:auto_generated|cmpr_p76:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0u14.tdf
    Info (12023): Found entity 1: altsyncram_0u14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf
    Info (12023): Found entity 1: cntr_tei
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "eth_rst_n" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 13 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1816 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 1759 logic cells
    Info (21064): Implemented 38 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 579 megabytes
    Info: Processing ended: Thu Jan 10 20:24:03 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


