[10:38:22.678] <TB2>     INFO: *** Welcome to pxar ***
[10:38:22.678] <TB2>     INFO: *** Today: 2016/05/27
[10:38:22.685] <TB2>     INFO: *** Version: b2a7-dirty
[10:38:22.686] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C15.dat
[10:38:22.686] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:38:22.686] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//defaultMaskFile.dat
[10:38:22.686] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters_C15.dat
[10:38:22.765] <TB2>     INFO:         clk: 4
[10:38:22.765] <TB2>     INFO:         ctr: 4
[10:38:22.765] <TB2>     INFO:         sda: 19
[10:38:22.765] <TB2>     INFO:         tin: 9
[10:38:22.765] <TB2>     INFO:         level: 15
[10:38:22.765] <TB2>     INFO:         triggerdelay: 0
[10:38:22.765] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:38:22.765] <TB2>     INFO: Log level: DEBUG
[10:38:22.776] <TB2>     INFO: Found DTB DTB_WWXLHF
[10:38:22.787] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[10:38:22.790] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[10:38:22.793] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[10:38:24.358] <TB2>     INFO: DUT info: 
[10:38:24.358] <TB2>     INFO: The DUT currently contains the following objects:
[10:38:24.358] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:38:24.358] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[10:38:24.358] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[10:38:24.359] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:38:24.359] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:38:24.359] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:38:24.360] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:38:24.361] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:38:24.362] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:38:24.362] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:38:24.362] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:38:24.362] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:38:24.362] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:38:24.363] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30867456
[10:38:24.364] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1578440
[10:38:24.364] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x14ea770
[10:38:24.364] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd9e5d94010
[10:38:24.364] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd9ebfff510
[10:38:24.364] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30932992 fPxarMemory = 0x7fd9e5d94010
[10:38:24.365] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 361.8mA
[10:38:24.366] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[10:38:24.366] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 5.6 C
[10:38:24.366] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:38:24.766] <TB2>     INFO: enter 'restricted' command line mode
[10:38:24.766] <TB2>     INFO: enter test to run
[10:38:24.767] <TB2>     INFO:   test: FPIXTest no parameter change
[10:38:24.767] <TB2>     INFO:   running: fpixtest
[10:38:24.767] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:38:24.770] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:38:24.770] <TB2>     INFO: ######################################################################
[10:38:24.770] <TB2>     INFO: PixTestFPIXTest::doTest()
[10:38:24.770] <TB2>     INFO: ######################################################################
[10:38:24.773] <TB2>     INFO: ######################################################################
[10:38:24.773] <TB2>     INFO: PixTestPretest::doTest()
[10:38:24.773] <TB2>     INFO: ######################################################################
[10:38:24.776] <TB2>     INFO:    ----------------------------------------------------------------------
[10:38:24.776] <TB2>     INFO:    PixTestPretest::programROC() 
[10:38:24.776] <TB2>     INFO:    ----------------------------------------------------------------------
[10:38:42.797] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:38:42.797] <TB2>     INFO: IA differences per ROC:  16.9 16.9 17.7 17.7 16.1 19.3 17.7 17.7 16.1 18.5 17.7 16.1 16.1 18.5 16.1 18.5
[10:38:42.866] <TB2>     INFO:    ----------------------------------------------------------------------
[10:38:42.866] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:38:42.866] <TB2>     INFO:    ----------------------------------------------------------------------
[10:38:42.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[10:38:43.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9188 mA
[10:38:43.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  85 Ia 24.5188 mA
[10:38:43.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  83 Ia 24.5188 mA
[10:38:43.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  81 Ia 23.7188 mA
[10:38:43.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  83 Ia 23.7188 mA
[10:38:43.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 24.5188 mA
[10:38:43.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 23.7188 mA
[10:38:43.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 24.5188 mA
[10:38:43.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  83 Ia 23.7188 mA
[10:38:43.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 24.5188 mA
[10:38:44.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  83 Ia 24.5188 mA
[10:38:44.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  81 Ia 23.7188 mA
[10:38:44.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[10:38:44.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 25.3187 mA
[10:38:44.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5188 mA
[10:38:44.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 23.7188 mA
[10:38:44.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  87 Ia 24.5188 mA
[10:38:44.789] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 23.7188 mA
[10:38:44.889] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  87 Ia 24.5188 mA
[10:38:44.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  85 Ia 23.7188 mA
[10:38:45.091] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  87 Ia 23.7188 mA
[10:38:45.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  89 Ia 24.5188 mA
[10:38:45.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  87 Ia 23.7188 mA
[10:38:45.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  89 Ia 24.5188 mA
[10:38:45.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9188 mA
[10:38:45.595] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  85 Ia 25.3187 mA
[10:38:45.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  78 Ia 22.9188 mA
[10:38:45.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 25.3187 mA
[10:38:45.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 22.9188 mA
[10:38:45.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 25.3187 mA
[10:38:46.098] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  78 Ia 22.9188 mA
[10:38:46.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 24.5188 mA
[10:38:46.301] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 24.5188 mA
[10:38:46.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  81 Ia 23.7188 mA
[10:38:46.503] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  83 Ia 24.5188 mA
[10:38:46.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  81 Ia 23.7188 mA
[10:38:46.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9188 mA
[10:38:46.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  85 Ia 25.3187 mA
[10:38:46.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 22.9188 mA
[10:38:47.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 25.3187 mA
[10:38:47.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 22.9188 mA
[10:38:47.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 25.3187 mA
[10:38:47.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  78 Ia 22.9188 mA
[10:38:47.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 25.3187 mA
[10:38:47.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 22.9188 mA
[10:38:47.616] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 25.3187 mA
[10:38:47.717] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 23.7188 mA
[10:38:47.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  80 Ia 24.5188 mA
[10:38:47.919] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[10:38:48.020] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 25.3187 mA
[10:38:48.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 23.7188 mA
[10:38:48.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  89 Ia 23.7188 mA
[10:38:48.321] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  91 Ia 24.5188 mA
[10:38:48.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  89 Ia 23.7188 mA
[10:38:48.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  91 Ia 23.7188 mA
[10:38:48.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  93 Ia 24.5188 mA
[10:38:48.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  91 Ia 24.5188 mA
[10:38:48.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  89 Ia 23.7188 mA
[10:38:48.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  91 Ia 24.5188 mA
[10:38:49.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  89 Ia 23.7188 mA
[10:38:49.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.5188 mA
[10:38:49.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  76 Ia 22.9188 mA
[10:38:49.331] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  83 Ia 25.3187 mA
[10:38:49.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  76 Ia 23.7188 mA
[10:38:49.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 23.7188 mA
[10:38:49.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  80 Ia 25.3187 mA
[10:38:49.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  73 Ia 22.9188 mA
[10:38:49.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  80 Ia 25.3187 mA
[10:38:49.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  73 Ia 22.9188 mA
[10:38:50.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 24.5188 mA
[10:38:50.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 23.7188 mA
[10:38:50.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  80 Ia 25.3187 mA
[10:38:50.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[10:38:50.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  85 Ia 25.3187 mA
[10:38:50.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 22.9188 mA
[10:38:50.643] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 25.3187 mA
[10:38:50.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 22.9188 mA
[10:38:50.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 25.3187 mA
[10:38:50.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 22.9188 mA
[10:38:51.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  85 Ia 25.3187 mA
[10:38:51.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 22.9188 mA
[10:38:51.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 25.3187 mA
[10:38:51.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 22.9188 mA
[10:38:51.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  85 Ia 25.3187 mA
[10:38:51.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[10:38:51.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 24.5188 mA
[10:38:51.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  83 Ia 23.7188 mA
[10:38:51.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.5188 mA
[10:38:51.953] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.5188 mA
[10:38:52.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 23.7188 mA
[10:38:52.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 23.7188 mA
[10:38:52.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 24.5188 mA
[10:38:52.355] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 24.5188 mA
[10:38:52.456] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 23.7188 mA
[10:38:52.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 23.7188 mA
[10:38:52.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 24.5188 mA
[10:38:52.759] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[10:38:52.860] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 23.7188 mA
[10:38:52.961] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  91 Ia 24.5188 mA
[10:38:53.062] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  89 Ia 23.7188 mA
[10:38:53.162] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  91 Ia 24.5188 mA
[10:38:53.263] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  89 Ia 23.7188 mA
[10:38:53.364] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  91 Ia 24.5188 mA
[10:38:53.464] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  89 Ia 23.7188 mA
[10:38:53.565] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  91 Ia 24.5188 mA
[10:38:53.666] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  89 Ia 23.7188 mA
[10:38:53.768] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  91 Ia 24.5188 mA
[10:38:53.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  89 Ia 23.7188 mA
[10:38:53.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.7188 mA
[10:38:54.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  80 Ia 24.5188 mA
[10:38:54.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 23.7188 mA
[10:38:54.279] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 24.5188 mA
[10:38:54.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.7188 mA
[10:38:54.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 24.5188 mA
[10:38:54.582] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7188 mA
[10:38:54.683] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  80 Ia 24.5188 mA
[10:38:54.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.7188 mA
[10:38:54.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 24.5188 mA
[10:38:54.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 22.9188 mA
[10:38:55.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 25.3187 mA
[10:38:55.187] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[10:38:55.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 24.5188 mA
[10:38:55.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  83 Ia 24.5188 mA
[10:38:55.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  81 Ia 23.7188 mA
[10:38:55.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.5188 mA
[10:38:55.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 24.5188 mA
[10:38:55.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  79 Ia 22.9188 mA
[10:38:55.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  86 Ia 25.3187 mA
[10:38:55.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  79 Ia 22.9188 mA
[10:38:56.094] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  86 Ia 25.3187 mA
[10:38:56.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  79 Ia 22.9188 mA
[10:38:56.296] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  86 Ia 25.3187 mA
[10:38:56.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.3187 mA
[10:38:56.498] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 25.3187 mA
[10:38:56.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 23.7188 mA
[10:38:56.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  89 Ia 23.7188 mA
[10:38:56.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  91 Ia 24.5188 mA
[10:38:56.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  89 Ia 23.7188 mA
[10:38:56.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  91 Ia 24.5188 mA
[10:38:57.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  89 Ia 23.7188 mA
[10:38:57.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  91 Ia 24.5188 mA
[10:38:57.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  89 Ia 23.7188 mA
[10:38:57.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  91 Ia 24.5188 mA
[10:38:57.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  89 Ia 23.7188 mA
[10:38:57.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.3187 mA
[10:38:57.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  94 Ia 24.5188 mA
[10:38:57.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  92 Ia 24.5188 mA
[10:38:57.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  90 Ia 23.7188 mA
[10:38:58.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  92 Ia 23.7188 mA
[10:38:58.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  94 Ia 24.5188 mA
[10:38:58.210] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  92 Ia 23.7188 mA
[10:38:58.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  94 Ia 25.3187 mA
[10:38:58.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  87 Ia 22.9188 mA
[10:38:58.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  94 Ia 24.5188 mA
[10:38:58.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  92 Ia 23.7188 mA
[10:38:58.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  94 Ia 24.5188 mA
[10:38:58.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.7188 mA
[10:38:58.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  80 Ia 24.5188 mA
[10:38:59.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 23.7188 mA
[10:38:59.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  80 Ia 24.5188 mA
[10:38:59.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 22.9188 mA
[10:38:59.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 25.3187 mA
[10:38:59.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 23.7188 mA
[10:38:59.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  80 Ia 24.5188 mA
[10:38:59.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.7188 mA
[10:38:59.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[10:38:59.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  78 Ia 23.7188 mA
[10:38:59.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  80 Ia 24.5188 mA
[10:39:00.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.3187 mA
[10:39:00.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  94 Ia 25.3187 mA
[10:39:00.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 23.7188 mA
[10:39:00.328] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  89 Ia 23.7188 mA
[10:39:00.428] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  91 Ia 24.5188 mA
[10:39:00.529] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  89 Ia 23.7188 mA
[10:39:00.630] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  91 Ia 23.7188 mA
[10:39:00.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  93 Ia 24.5188 mA
[10:39:00.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  91 Ia 24.5188 mA
[10:39:00.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 23.7188 mA
[10:39:01.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  91 Ia 24.5188 mA
[10:39:01.136] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  89 Ia 23.7188 mA
[10:39:01.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[10:39:01.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  80 Ia 25.3187 mA
[10:39:01.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  73 Ia 22.1188 mA
[10:39:01.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  84 Ia 25.3187 mA
[10:39:01.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  77 Ia 23.7188 mA
[10:39:01.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 24.5188 mA
[10:39:01.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  77 Ia 23.7188 mA
[10:39:01.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  79 Ia 23.7188 mA
[10:39:02.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  81 Ia 25.3187 mA
[10:39:02.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  74 Ia 22.9188 mA
[10:39:02.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  81 Ia 25.3187 mA
[10:39:02.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  74 Ia 22.9188 mA
[10:39:02.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[10:39:02.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  89
[10:39:02.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[10:39:02.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[10:39:02.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  89
[10:39:02.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[10:39:02.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[10:39:02.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[10:39:02.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  89
[10:39:02.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[10:39:02.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  86
[10:39:02.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  89
[10:39:02.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  94
[10:39:02.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[10:39:02.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  89
[10:39:02.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[10:39:04.213] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[10:39:04.213] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.9  19.3  20.9  21.7  20.1  20.1  21.7  20.9  19.3  20.9  20.1  20.1  18.5
[10:39:04.258] <TB2>     INFO:    ----------------------------------------------------------------------
[10:39:04.258] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[10:39:04.258] <TB2>     INFO:    ----------------------------------------------------------------------
[10:39:04.394] <TB2>     INFO: Expecting 231680 events.
[10:39:12.711] <TB2>     INFO: 231680 events read in total (7600ms).
[10:39:12.862] <TB2>     INFO: Test took 8602ms.
[10:39:13.063] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 89 and Delta(CalDel) = 63
[10:39:13.069] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 91 and Delta(CalDel) = 62
[10:39:13.072] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 74 and Delta(CalDel) = 63
[10:39:13.076] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 68
[10:39:13.080] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 62
[10:39:13.083] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 85 and Delta(CalDel) = 62
[10:39:13.087] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 61
[10:39:13.090] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 107 and Delta(CalDel) = 59
[10:39:13.094] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[10:39:13.097] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 60
[10:39:13.101] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 101 and Delta(CalDel) = 60
[10:39:13.104] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 87 and Delta(CalDel) = 58
[10:39:13.108] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 85 and Delta(CalDel) = 62
[10:39:13.113] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 79 and Delta(CalDel) = 63
[10:39:13.117] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 63 and Delta(CalDel) = 63
[10:39:13.120] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 61
[10:39:13.165] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:39:13.200] <TB2>     INFO:    ----------------------------------------------------------------------
[10:39:13.200] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:39:13.200] <TB2>     INFO:    ----------------------------------------------------------------------
[10:39:13.339] <TB2>     INFO: Expecting 231680 events.
[10:39:21.605] <TB2>     INFO: 231680 events read in total (7551ms).
[10:39:21.610] <TB2>     INFO: Test took 8406ms.
[10:39:21.634] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[10:39:21.948] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[10:39:21.951] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32.5
[10:39:21.955] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 33
[10:39:21.959] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[10:39:21.962] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[10:39:21.973] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[10:39:21.977] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 27.5
[10:39:21.980] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[10:39:21.984] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[10:39:21.987] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[10:39:21.991] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[10:39:21.995] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[10:39:21.998] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 31
[10:39:21.002] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[10:39:22.007] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[10:39:22.052] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:39:22.052] <TB2>     INFO: CalDel:      142   141   152   161   140   147   141   117   134   120   130   142   143   157   143   137
[10:39:22.052] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:39:22.056] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C0.dat
[10:39:22.056] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C1.dat
[10:39:22.056] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C2.dat
[10:39:22.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C3.dat
[10:39:22.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C4.dat
[10:39:22.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C5.dat
[10:39:22.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C6.dat
[10:39:22.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C7.dat
[10:39:22.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C8.dat
[10:39:22.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C9.dat
[10:39:22.057] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C10.dat
[10:39:22.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C11.dat
[10:39:22.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C12.dat
[10:39:22.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C13.dat
[10:39:22.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C14.dat
[10:39:22.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters_C15.dat
[10:39:22.058] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:39:22.058] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:39:22.058] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[10:39:22.058] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:39:22.144] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[10:39:22.144] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[10:39:22.144] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[10:39:22.144] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[10:39:22.148] <TB2>     INFO: ######################################################################
[10:39:22.148] <TB2>     INFO: PixTestTiming::doTest()
[10:39:22.148] <TB2>     INFO: ######################################################################
[10:39:22.148] <TB2>     INFO:    ----------------------------------------------------------------------
[10:39:22.148] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[10:39:22.148] <TB2>     INFO:    ----------------------------------------------------------------------
[10:39:22.148] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:39:24.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:39:26.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:39:28.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:39:30.873] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:39:33.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:39:35.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:39:37.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:39:39.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:39:42.242] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:39:44.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:39:46.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:39:49.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:39:51.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:39:53.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:39:55.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:39:58.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:39:59.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:40:01.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:40:02.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:40:04.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:40:05.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:40:07.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:40:08.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:40:10.330] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:40:11.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:40:13.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:40:14.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:40:16.420] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:40:17.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:40:19.465] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:40:20.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:40:22.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:40:24.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:40:25.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:40:27.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:40:28.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:40:30.116] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:40:31.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:40:33.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:40:34.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:40:36.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:40:39.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:40:41.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:40:43.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:40:46.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:40:48.316] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:40:50.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:40:52.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:40:55.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:40:57.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:40:59.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:41:01.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:41:04.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:41:05.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:41:08.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:41:10.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:41:12.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:41:15.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:41:17.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:41:19.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:41:21.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:41:24.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:41:26.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:41:28.690] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:41:30.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:41:33.238] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:41:35.513] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:41:37.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:41:40.065] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:41:42.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:41:44.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:41:46.886] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:41:49.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:41:51.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:41:53.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:41:55.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:41:58.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:42:00.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:42:02.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:42:05.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:42:09.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:42:11.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:42:12.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:42:14.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:42:15.875] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:42:17.395] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:42:18.917] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:42:20.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:42:21.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:42:23.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:42:24.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:42:26.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:42:28.064] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:42:29.586] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:42:31.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:42:32.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:42:34.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:42:35.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:42:37.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:42:38.719] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:42:40.240] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:42:41.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:42:43.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:42:44.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:42:47.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:42:49.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:42:51.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:42:53.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:42:56.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:42:58.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:43:00.716] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:43:02.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:43:05.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:43:07.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:43:09.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:43:12.084] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:43:14.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:43:16.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:43:18.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:43:21.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:43:23.453] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:43:25.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:43:27.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:43:30.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:43:32.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:43:34.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:43:37.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:43:39.751] <TB2>     INFO: TBM Phase Settings: 228
[10:43:39.751] <TB2>     INFO: 400MHz Phase: 1
[10:43:39.752] <TB2>     INFO: 160MHz Phase: 7
[10:43:39.752] <TB2>     INFO: Functional Phase Area: 5
[10:43:39.754] <TB2>     INFO: Test took 257606 ms.
[10:43:39.754] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[10:43:39.755] <TB2>     INFO:    ----------------------------------------------------------------------
[10:43:39.755] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[10:43:39.755] <TB2>     INFO:    ----------------------------------------------------------------------
[10:43:39.755] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[10:43:40.897] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[10:43:43.169] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[10:43:46.005] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[10:43:48.841] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[10:43:51.490] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[10:43:54.890] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[10:43:57.726] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[10:44:00.563] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[10:44:02.091] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[10:44:03.612] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[10:44:05.132] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[10:44:06.652] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[10:44:08.173] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[10:44:09.693] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[10:44:11.214] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[10:44:12.734] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[10:44:14.253] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[10:44:15.773] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[10:44:18.047] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[10:44:20.320] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[10:44:22.593] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[10:44:24.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[10:44:27.141] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[10:44:28.661] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[10:44:30.180] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[10:44:31.700] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[10:44:33.974] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[10:44:36.247] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[10:44:38.522] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[10:44:40.800] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[10:44:43.084] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[10:44:44.604] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[10:44:46.123] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[10:44:47.647] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[10:44:49.921] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[10:44:52.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[10:44:54.468] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[10:44:56.744] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[10:44:59.017] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[10:45:00.537] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[10:45:02.058] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[10:45:03.578] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[10:45:05.851] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[10:45:08.127] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[10:45:10.403] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[10:45:12.677] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[10:45:14.950] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[10:45:16.470] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[10:45:17.990] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[10:45:19.511] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[10:45:21.785] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[10:45:24.057] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[10:45:26.332] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[10:45:28.606] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[10:45:30.879] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[10:45:32.400] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[10:45:33.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[10:45:35.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[10:45:36.964] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[10:45:38.484] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[10:45:39.004] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[10:45:41.524] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[10:45:43.044] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[10:45:44.947] <TB2>     INFO: ROC Delay Settings: 228
[10:45:44.947] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[10:45:44.947] <TB2>     INFO: ROC Port 0 Delay: 4
[10:45:44.947] <TB2>     INFO: ROC Port 1 Delay: 4
[10:45:44.947] <TB2>     INFO: Functional ROC Area: 5
[10:45:44.952] <TB2>     INFO: Test took 125198 ms.
[10:45:44.952] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[10:45:44.952] <TB2>     INFO:    ----------------------------------------------------------------------
[10:45:44.952] <TB2>     INFO:    PixTestTiming::TimingTest()
[10:45:44.952] <TB2>     INFO:    ----------------------------------------------------------------------
[10:45:46.092] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e062 c000 a101 8000 4c09 4c09 4c09 4c0b 4c09 4c09 4c09 4c09 e062 c000 
[10:45:46.092] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4c08 4c08 4c09 4c09 4c08 4c08 4c09 4c09 e022 c000 a102 8040 4c0b 4c0b 4c0b 4c09 4c0b 4c0b 4c0b 4c0b e022 c000 
[10:45:46.092] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4c08 4c09 4c08 4c09 4c08 4c09 4c08 4c09 e022 c000 a103 80b1 4c09 4c09 4c09 4c08 4c09 4c09 4c09 4c09 e022 c000 
[10:45:46.092] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[10:46:00.468] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:46:00.468] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[10:46:14.809] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:46:14.809] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[10:46:29.205] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:46:29.205] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[10:46:43.401] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:46:43.401] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[10:46:57.595] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:46:57.595] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[10:47:11.769] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:47:11.769] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[10:47:25.914] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:47:25.914] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[10:47:40.085] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:47:40.085] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[10:47:54.191] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:47:54.191] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[10:48:08.639] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:09.020] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:09.035] <TB2>     INFO: Decoding statistics:
[10:48:09.035] <TB2>     INFO:   General information:
[10:48:09.035] <TB2>     INFO: 	 16bit words read:         240000000
[10:48:09.035] <TB2>     INFO: 	 valid events total:       20000000
[10:48:09.035] <TB2>     INFO: 	 empty events:             20000000
[10:48:09.035] <TB2>     INFO: 	 valid events with pixels: 0
[10:48:09.035] <TB2>     INFO: 	 valid pixel hits:         0
[10:48:09.035] <TB2>     INFO:   Event errors: 	           0
[10:48:09.035] <TB2>     INFO: 	 start marker:             0
[10:48:09.035] <TB2>     INFO: 	 stop marker:              0
[10:48:09.035] <TB2>     INFO: 	 overflow:                 0
[10:48:09.035] <TB2>     INFO: 	 invalid 5bit words:       0
[10:48:09.035] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[10:48:09.035] <TB2>     INFO:   TBM errors: 		           0
[10:48:09.035] <TB2>     INFO: 	 flawed TBM headers:       0
[10:48:09.035] <TB2>     INFO: 	 flawed TBM trailers:      0
[10:48:09.035] <TB2>     INFO: 	 event ID mismatches:      0
[10:48:09.035] <TB2>     INFO:   ROC errors: 		           0
[10:48:09.035] <TB2>     INFO: 	 missing ROC header(s):    0
[10:48:09.035] <TB2>     INFO: 	 misplaced readback start: 0
[10:48:09.035] <TB2>     INFO:   Pixel decoding errors:	   0
[10:48:09.035] <TB2>     INFO: 	 pixel data incomplete:    0
[10:48:09.035] <TB2>     INFO: 	 pixel address:            0
[10:48:09.035] <TB2>     INFO: 	 pulse height fill bit:    0
[10:48:09.035] <TB2>     INFO: 	 buffer corruption:        0
[10:48:09.035] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:09.035] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[10:48:09.035] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:09.035] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:09.036] <TB2>     INFO:    Read back bit status: 1
[10:48:09.036] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:09.036] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:09.036] <TB2>     INFO:    Timings are good!
[10:48:09.036] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:09.036] <TB2>     INFO: Test took 144084 ms.
[10:48:09.036] <TB2>     INFO: PixTestTiming::TimingTest() done.
[10:48:09.036] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:48:09.036] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:48:09.036] <TB2>     INFO: PixTestTiming::doTest took 526892 ms.
[10:48:09.036] <TB2>     INFO: PixTestTiming::doTest() done
[10:48:09.036] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[10:48:09.036] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[10:48:09.036] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[10:48:09.037] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[10:48:09.037] <TB2>     INFO: Write out ROCDelayScan3_V0
[10:48:09.037] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[10:48:09.037] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:48:09.386] <TB2>     INFO: ######################################################################
[10:48:09.386] <TB2>     INFO: PixTestAlive::doTest()
[10:48:09.386] <TB2>     INFO: ######################################################################
[10:48:09.390] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:09.390] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:48:09.390] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:09.392] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:48:09.739] <TB2>     INFO: Expecting 41600 events.
[10:48:13.824] <TB2>     INFO: 41600 events read in total (3370ms).
[10:48:13.825] <TB2>     INFO: Test took 4433ms.
[10:48:13.833] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:13.833] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:48:13.833] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:48:14.212] <TB2>     INFO: PixTestAlive::aliveTest() done
[10:48:14.212] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:48:14.212] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:48:14.215] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:14.216] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:48:14.216] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:14.218] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:48:14.562] <TB2>     INFO: Expecting 41600 events.
[10:48:17.537] <TB2>     INFO: 41600 events read in total (2260ms).
[10:48:17.537] <TB2>     INFO: Test took 3319ms.
[10:48:17.537] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:17.537] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:48:17.537] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:48:17.538] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:48:17.947] <TB2>     INFO: PixTestAlive::maskTest() done
[10:48:17.947] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:48:17.950] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:17.950] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:48:17.950] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:17.952] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:48:18.306] <TB2>     INFO: Expecting 41600 events.
[10:48:22.432] <TB2>     INFO: 41600 events read in total (3411ms).
[10:48:22.432] <TB2>     INFO: Test took 4480ms.
[10:48:22.441] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:48:22.441] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:48:22.441] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:48:22.815] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[10:48:22.815] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:48:22.815] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:48:22.815] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[10:48:22.823] <TB2>     INFO: ######################################################################
[10:48:22.823] <TB2>     INFO: PixTestTrim::doTest()
[10:48:22.823] <TB2>     INFO: ######################################################################
[10:48:22.826] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:22.826] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:48:22.826] <TB2>     INFO:    ----------------------------------------------------------------------
[10:48:22.907] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:48:22.907] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:48:22.929] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:48:22.929] <TB2>     INFO:     run 1 of 1
[10:48:22.929] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:48:23.281] <TB2>     INFO: Expecting 5025280 events.
[10:49:08.178] <TB2>     INFO: 1374704 events read in total (44182ms).
[10:49:51.862] <TB2>     INFO: 2729752 events read in total (87867ms).
[10:50:35.737] <TB2>     INFO: 4095856 events read in total (131742ms).
[10:51:05.714] <TB2>     INFO: 5025280 events read in total (161718ms).
[10:51:05.759] <TB2>     INFO: Test took 162830ms.
[10:51:05.822] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:05.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:51:07.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:51:08.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:51:10.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:51:11.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:51:13.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:51:14.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:51:15.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:51:17.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:51:18.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:51:20.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:51:21.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:51:23.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:51:24.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:51:26.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:51:27.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:51:28.869] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307142656
[10:51:28.879] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.188 minThrLimit = 101.146 minThrNLimit = 125.596 -> result = 101.188 -> 101
[10:51:28.879] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0624 minThrLimit = 99.0433 minThrNLimit = 124.614 -> result = 99.0624 -> 99
[10:51:28.880] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1041 minThrLimit = 87.0817 minThrNLimit = 113.81 -> result = 87.1041 -> 87
[10:51:28.880] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9056 minThrLimit = 91.8731 minThrNLimit = 120.591 -> result = 91.9056 -> 91
[10:51:28.880] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7211 minThrLimit = 90.7186 minThrNLimit = 115.037 -> result = 90.7211 -> 90
[10:51:28.881] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8983 minThrLimit = 88.874 minThrNLimit = 115.581 -> result = 88.8983 -> 88
[10:51:28.881] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2428 minThrLimit = 92.2346 minThrNLimit = 123.393 -> result = 92.2428 -> 92
[10:51:28.882] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4569 minThrLimit = 99.4506 minThrNLimit = 124.373 -> result = 99.4569 -> 99
[10:51:28.882] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4262 minThrLimit = 92.3878 minThrNLimit = 117.797 -> result = 92.4262 -> 92
[10:51:28.883] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.693 minThrLimit = 108.622 minThrNLimit = 142.016 -> result = 108.693 -> 108
[10:51:28.883] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5763 minThrLimit = 97.5713 minThrNLimit = 126.056 -> result = 97.5763 -> 97
[10:51:28.883] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2112 minThrLimit = 94.2036 minThrNLimit = 115.833 -> result = 94.2112 -> 94
[10:51:28.884] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9924 minThrLimit = 91.9454 minThrNLimit = 120.282 -> result = 91.9924 -> 91
[10:51:28.884] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2313 minThrLimit = 91.192 minThrNLimit = 117.511 -> result = 91.2313 -> 91
[10:51:28.885] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.9443 minThrLimit = 75.7991 minThrNLimit = 99.3418 -> result = 75.9443 -> 75
[10:51:28.885] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0003 minThrLimit = 90.9923 minThrNLimit = 116.487 -> result = 91.0003 -> 91
[10:51:28.885] <TB2>     INFO: ROC 0 VthrComp = 101
[10:51:28.885] <TB2>     INFO: ROC 1 VthrComp = 99
[10:51:28.885] <TB2>     INFO: ROC 2 VthrComp = 87
[10:51:28.886] <TB2>     INFO: ROC 3 VthrComp = 91
[10:51:28.886] <TB2>     INFO: ROC 4 VthrComp = 90
[10:51:28.886] <TB2>     INFO: ROC 5 VthrComp = 88
[10:51:28.886] <TB2>     INFO: ROC 6 VthrComp = 92
[10:51:28.886] <TB2>     INFO: ROC 7 VthrComp = 99
[10:51:28.887] <TB2>     INFO: ROC 8 VthrComp = 92
[10:51:28.887] <TB2>     INFO: ROC 9 VthrComp = 108
[10:51:28.887] <TB2>     INFO: ROC 10 VthrComp = 97
[10:51:28.887] <TB2>     INFO: ROC 11 VthrComp = 94
[10:51:28.887] <TB2>     INFO: ROC 12 VthrComp = 91
[10:51:28.887] <TB2>     INFO: ROC 13 VthrComp = 91
[10:51:28.887] <TB2>     INFO: ROC 14 VthrComp = 75
[10:51:28.887] <TB2>     INFO: ROC 15 VthrComp = 91
[10:51:28.887] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:51:28.887] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:51:28.907] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:51:28.907] <TB2>     INFO:     run 1 of 1
[10:51:28.907] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:51:29.253] <TB2>     INFO: Expecting 5025280 events.
[10:52:03.709] <TB2>     INFO: 882360 events read in total (33736ms).
[10:52:39.053] <TB2>     INFO: 1763160 events read in total (69080ms).
[10:53:14.897] <TB2>     INFO: 2643472 events read in total (104924ms).
[10:53:50.556] <TB2>     INFO: 3514936 events read in total (140583ms).
[10:54:25.912] <TB2>     INFO: 4378760 events read in total (175939ms).
[10:54:52.377] <TB2>     INFO: 5025280 events read in total (202404ms).
[10:54:52.460] <TB2>     INFO: Test took 203553ms.
[10:54:52.648] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:53.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:54:54.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:54:56.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:54:57.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:54:59.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:55:00.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:55:02.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:55:03.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:55:05.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:55:07.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:55:08.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:55:10.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:55:11.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:55:13.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:55:14.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:55:16.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:55:17.918] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296738816
[10:55:17.921] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.2036 for pixel 10/5 mean/min/max = 43.2572/30.7492/55.7652
[10:55:17.922] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.6247 for pixel 0/77 mean/min/max = 43.2289/29.6137/56.8441
[10:55:17.922] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.3651 for pixel 0/79 mean/min/max = 42.0453/30.2505/53.8401
[10:55:17.922] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.518 for pixel 0/75 mean/min/max = 44.756/32.7636/56.7483
[10:55:17.923] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.833 for pixel 48/0 mean/min/max = 44.6259/34.0672/55.1846
[10:55:17.923] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.5678 for pixel 8/78 mean/min/max = 45.3977/34.0115/56.7838
[10:55:17.923] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.4849 for pixel 51/20 mean/min/max = 43.7998/33.0609/54.5388
[10:55:17.924] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.5605 for pixel 0/3 mean/min/max = 43.6212/30.4489/56.7934
[10:55:17.924] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.9796 for pixel 15/0 mean/min/max = 45.155/33.3056/57.0045
[10:55:17.925] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.0858 for pixel 7/1 mean/min/max = 45.7503/35.3706/56.1299
[10:55:17.925] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.2599 for pixel 7/13 mean/min/max = 43.2527/31.5277/54.9776
[10:55:17.925] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7396 for pixel 23/79 mean/min/max = 44.8148/31.7571/57.8726
[10:55:17.926] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4735 for pixel 48/79 mean/min/max = 44.4125/33.33/55.4951
[10:55:17.926] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0911 for pixel 0/8 mean/min/max = 44.14/32.1314/56.1486
[10:55:17.927] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.5427 for pixel 0/38 mean/min/max = 45.8577/34.136/57.5794
[10:55:17.927] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.9762 for pixel 9/74 mean/min/max = 44.3774/32.7053/56.0495
[10:55:17.927] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:55:18.060] <TB2>     INFO: Expecting 411648 events.
[10:55:25.716] <TB2>     INFO: 411648 events read in total (6941ms).
[10:55:25.722] <TB2>     INFO: Expecting 411648 events.
[10:55:33.312] <TB2>     INFO: 411648 events read in total (6921ms).
[10:55:33.321] <TB2>     INFO: Expecting 411648 events.
[10:55:40.765] <TB2>     INFO: 411648 events read in total (6779ms).
[10:55:40.775] <TB2>     INFO: Expecting 411648 events.
[10:55:48.290] <TB2>     INFO: 411648 events read in total (6845ms).
[10:55:48.304] <TB2>     INFO: Expecting 411648 events.
[10:55:55.765] <TB2>     INFO: 411648 events read in total (6801ms).
[10:55:55.782] <TB2>     INFO: Expecting 411648 events.
[10:56:03.443] <TB2>     INFO: 411648 events read in total (7002ms).
[10:56:03.462] <TB2>     INFO: Expecting 411648 events.
[10:56:11.124] <TB2>     INFO: 411648 events read in total (7014ms).
[10:56:11.148] <TB2>     INFO: Expecting 411648 events.
[10:56:18.731] <TB2>     INFO: 411648 events read in total (6942ms).
[10:56:18.755] <TB2>     INFO: Expecting 411648 events.
[10:56:26.385] <TB2>     INFO: 411648 events read in total (6980ms).
[10:56:26.412] <TB2>     INFO: Expecting 411648 events.
[10:56:33.913] <TB2>     INFO: 411648 events read in total (6859ms).
[10:56:33.943] <TB2>     INFO: Expecting 411648 events.
[10:56:41.456] <TB2>     INFO: 411648 events read in total (6872ms).
[10:56:41.491] <TB2>     INFO: Expecting 411648 events.
[10:56:48.953] <TB2>     INFO: 411648 events read in total (6826ms).
[10:56:48.986] <TB2>     INFO: Expecting 411648 events.
[10:56:56.632] <TB2>     INFO: 411648 events read in total (7000ms).
[10:56:56.670] <TB2>     INFO: Expecting 411648 events.
[10:57:04.326] <TB2>     INFO: 411648 events read in total (7022ms).
[10:57:04.365] <TB2>     INFO: Expecting 411648 events.
[10:57:11.913] <TB2>     INFO: 411648 events read in total (6912ms).
[10:57:11.954] <TB2>     INFO: Expecting 411648 events.
[10:57:19.553] <TB2>     INFO: 411648 events read in total (6963ms).
[10:57:19.598] <TB2>     INFO: Test took 121671ms.
[10:57:20.112] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5156 < 35 for itrim = 88; old thr = 33.6954 ... break
[10:57:20.152] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5552 < 35 for itrim+1 = 104; old thr = 34.8617 ... break
[10:57:20.184] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1865 < 35 for itrim = 81; old thr = 34.3749 ... break
[10:57:20.224] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1319 < 35 for itrim = 101; old thr = 34.8338 ... break
[10:57:20.227] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 255 < 35 for itrim+1 = 169; old thr = 15.7536 ... break
[10:57:20.275] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0078 < 35 for itrim = 117; old thr = 34.0062 ... break
[10:57:20.327] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1176 < 35 for itrim = 111; old thr = 34.5499 ... break
[10:57:20.364] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4721 < 35 for itrim+1 = 98; old thr = 34.2144 ... break
[10:57:20.369] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 207.03 < 35 for itrim+1 = 187; old thr = 16.8758 ... break
[10:57:20.414] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9312 < 35 for itrim+1 = 103; old thr = 34.2209 ... break
[10:57:20.458] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7313 < 35 for itrim+1 = 99; old thr = 34.6881 ... break
[10:57:20.496] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2097 < 35 for itrim = 96; old thr = 34.6316 ... break
[10:57:20.542] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1701 < 35 for itrim = 108; old thr = 33.6695 ... break
[10:57:20.579] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4093 < 35 for itrim+1 = 93; old thr = 34.8994 ... break
[10:57:20.609] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0359 < 35 for itrim = 88; old thr = 34.5448 ... break
[10:57:20.649] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1766 < 35 for itrim = 98; old thr = 34.2129 ... break
[10:57:20.729] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[10:57:20.742] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:57:20.742] <TB2>     INFO:     run 1 of 1
[10:57:20.742] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:57:21.097] <TB2>     INFO: Expecting 5025280 events.
[10:57:56.195] <TB2>     INFO: 863616 events read in total (34383ms).
[10:58:31.472] <TB2>     INFO: 1726136 events read in total (69660ms).
[10:59:06.766] <TB2>     INFO: 2588192 events read in total (104955ms).
[10:59:41.786] <TB2>     INFO: 3442040 events read in total (139974ms).
[11:00:16.915] <TB2>     INFO: 4293096 events read in total (175103ms).
[11:00:47.123] <TB2>     INFO: 5025280 events read in total (205311ms).
[11:00:47.216] <TB2>     INFO: Test took 206474ms.
[11:00:47.407] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:00:47.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:00:49.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:00:50.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:00:52.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:00:53.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:00:55.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:00:56.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:00:58.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:00:59.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:01:01.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:01:02.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:01:04.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:01:05.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:01:07.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:01:08.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:01:10.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:01:11.920] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424894464
[11:01:11.922] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 255.000000
[11:01:11.997] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[11:01:12.008] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:01:12.008] <TB2>     INFO:     run 1 of 1
[11:01:12.008] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:01:12.351] <TB2>     INFO: Expecting 8453120 events.
[11:01:46.967] <TB2>     INFO: 822248 events read in total (33885ms).
[11:02:20.458] <TB2>     INFO: 1644456 events read in total (67375ms).
[11:02:54.790] <TB2>     INFO: 2466648 events read in total (101707ms).
[11:03:28.438] <TB2>     INFO: 3289352 events read in total (135355ms).
[11:04:02.748] <TB2>     INFO: 4112136 events read in total (169665ms).
[11:04:35.785] <TB2>     INFO: 4933080 events read in total (202702ms).
[11:05:09.975] <TB2>     INFO: 5752056 events read in total (236892ms).
[11:05:43.099] <TB2>     INFO: 6570360 events read in total (270016ms).
[11:06:17.111] <TB2>     INFO: 7388032 events read in total (304028ms).
[11:06:51.063] <TB2>     INFO: 8206080 events read in total (337980ms).
[11:07:01.792] <TB2>     INFO: 8453120 events read in total (348709ms).
[11:07:01.933] <TB2>     INFO: Test took 349925ms.
[11:07:02.293] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:07:03.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:07:04.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:07:06.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:07:08.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:07:10.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:07:12.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:07:14.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:07:16.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:07:18.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:07:20.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:07:22.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:07:23.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:07:25.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:07:27.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:07:29.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:07:31.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:07:33.460] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297299968
[11:07:33.540] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.228235 .. 43.824986
[11:07:33.617] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 53 (-1/-1) hits flags = 528 (plus default)
[11:07:33.628] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:07:33.628] <TB2>     INFO:     run 1 of 1
[11:07:33.629] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:07:33.973] <TB2>     INFO: Expecting 1597440 events.
[11:08:15.341] <TB2>     INFO: 1182552 events read in total (40653ms).
[11:08:30.426] <TB2>     INFO: 1597440 events read in total (55738ms).
[11:08:30.451] <TB2>     INFO: Test took 56823ms.
[11:08:30.489] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:30.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:08:31.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:08:32.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:08:33.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:08:34.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:08:35.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:08:36.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:08:37.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:08:38.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:08:39.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:08:40.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:08:41.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:08:41.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:08:42.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:08:43.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:08:44.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:08:45.769] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237596672
[11:08:45.852] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.829851 .. 42.170877
[11:08:45.928] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[11:08:45.945] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:08:45.945] <TB2>     INFO:     run 1 of 1
[11:08:45.945] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:08:46.289] <TB2>     INFO: Expecting 1364480 events.
[11:09:27.861] <TB2>     INFO: 1141096 events read in total (40857ms).
[11:09:36.101] <TB2>     INFO: 1364480 events read in total (49097ms).
[11:09:36.116] <TB2>     INFO: Test took 50170ms.
[11:09:36.148] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:36.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:09:37.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:09:38.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:09:39.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:09:39.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:09:40.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:09:41.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:09:42.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:09:43.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:09:44.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:45.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:46.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:47.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:48.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:49.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:50.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:51.395] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301907968
[11:09:51.476] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.059291 .. 41.849226
[11:09:51.552] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:09:51.562] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:09:51.562] <TB2>     INFO:     run 1 of 1
[11:09:51.563] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:51.906] <TB2>     INFO: Expecting 1231360 events.
[11:10:33.590] <TB2>     INFO: 1127992 events read in total (40970ms).
[11:10:37.818] <TB2>     INFO: 1231360 events read in total (45198ms).
[11:10:37.838] <TB2>     INFO: Test took 46276ms.
[11:10:37.871] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:10:37.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:10:38.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:10:39.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:10:40.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:10:41.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:10:42.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:10:43.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:10:44.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:10:45.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:10:46.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:10:47.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:10:48.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:10:49.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:10:50.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:10:51.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:10:52.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:10:53.388] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312471552
[11:10:53.480] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:10:53.480] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:10:53.492] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:10:53.492] <TB2>     INFO:     run 1 of 1
[11:10:53.492] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:10:53.860] <TB2>     INFO: Expecting 1364480 events.
[11:11:34.509] <TB2>     INFO: 1074248 events read in total (39933ms).
[11:11:45.740] <TB2>     INFO: 1364480 events read in total (51164ms).
[11:11:45.755] <TB2>     INFO: Test took 52263ms.
[11:11:45.791] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:11:45.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:11:46.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:11:47.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:11:48.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:11:49.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:11:50.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:11:51.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:11:52.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:11:53.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:11:54.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:11:55.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:11:56.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:11:57.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:11:58.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:11:59.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:12:00.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:12:01.454] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356913152
[11:12:01.489] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C0.dat
[11:12:01.489] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C1.dat
[11:12:01.489] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C2.dat
[11:12:01.489] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C3.dat
[11:12:01.489] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C4.dat
[11:12:01.489] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C5.dat
[11:12:01.489] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C6.dat
[11:12:01.489] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C7.dat
[11:12:01.490] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C8.dat
[11:12:01.490] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C9.dat
[11:12:01.490] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C10.dat
[11:12:01.490] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C11.dat
[11:12:01.490] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C12.dat
[11:12:01.490] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C13.dat
[11:12:01.490] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C14.dat
[11:12:01.490] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C15.dat
[11:12:01.490] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C0.dat
[11:12:01.497] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C1.dat
[11:12:01.504] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C2.dat
[11:12:01.511] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C3.dat
[11:12:01.518] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C4.dat
[11:12:01.525] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C5.dat
[11:12:01.531] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C6.dat
[11:12:01.538] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C7.dat
[11:12:01.545] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C8.dat
[11:12:01.552] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C9.dat
[11:12:01.558] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C10.dat
[11:12:01.565] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C11.dat
[11:12:01.572] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C12.dat
[11:12:01.579] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C13.dat
[11:12:01.586] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C14.dat
[11:12:01.593] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//trimParameters35_C15.dat
[11:12:01.599] <TB2>     INFO: PixTestTrim::trimTest() done
[11:12:01.599] <TB2>     INFO: vtrim:      88 104  81 101 169 117 111  98 187 103  99  96 108  93  88  98 
[11:12:01.600] <TB2>     INFO: vthrcomp:  101  99  87  91  90  88  92  99  92 108  97  94  91  91  75  91 
[11:12:01.600] <TB2>     INFO: vcal mean:  34.88  34.93  34.89  34.96  34.93  34.96  34.95  34.90  34.89  34.97  34.92  34.96  34.96  34.95  35.02  34.95 
[11:12:01.600] <TB2>     INFO: vcal RMS:    0.89   0.93   0.85   0.78   1.15   0.78   0.79   0.90   1.54   0.76   0.83   0.85   0.81   0.76   0.74   0.80 
[11:12:01.600] <TB2>     INFO: bits mean:  10.90  10.23  11.02   9.92  12.20   9.58  10.81  10.41  12.16   8.89  10.47   9.99  10.49  10.04   8.92  10.06 
[11:12:01.600] <TB2>     INFO: bits RMS:    2.54   3.02   2.65   2.63   1.40   2.61   2.28   2.81   1.46   2.54   2.52   2.70   2.26   2.67   2.71   2.51 
[11:12:01.611] <TB2>     INFO:    ----------------------------------------------------------------------
[11:12:01.611] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:12:01.611] <TB2>     INFO:    ----------------------------------------------------------------------
[11:12:01.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:12:01.614] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:12:01.625] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:12:01.625] <TB2>     INFO:     run 1 of 1
[11:12:01.625] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:12:01.974] <TB2>     INFO: Expecting 4160000 events.
[11:12:48.275] <TB2>     INFO: 1105645 events read in total (45586ms).
[11:13:33.052] <TB2>     INFO: 2200270 events read in total (90363ms).
[11:14:17.986] <TB2>     INFO: 3283090 events read in total (135297ms).
[11:14:54.853] <TB2>     INFO: 4160000 events read in total (172164ms).
[11:14:54.924] <TB2>     INFO: Test took 173299ms.
[11:14:55.070] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:14:55.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:14:57.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:14:59.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:15:01.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:15:02.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:15:04.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:15:06.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:15:08.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:15:10.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:15:12.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:15:14.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:15:16.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:15:18.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:15:19.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:15:21.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:15:23.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:15:25.666] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 332521472
[11:15:25.667] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:15:25.742] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:15:25.742] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[11:15:25.754] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:15:25.754] <TB2>     INFO:     run 1 of 1
[11:15:25.754] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:15:26.104] <TB2>     INFO: Expecting 3328000 events.
[11:16:15.008] <TB2>     INFO: 1184600 events read in total (48189ms).
[11:17:02.005] <TB2>     INFO: 2348290 events read in total (95186ms).
[11:17:41.879] <TB2>     INFO: 3328000 events read in total (135061ms).
[11:17:41.944] <TB2>     INFO: Test took 136191ms.
[11:17:42.057] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:17:42.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:17:43.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:17:45.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:17:47.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:17:49.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:17:50.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:17:52.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:17:54.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:17:55.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:17:57.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:17:59.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:18:00.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:18:02.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:18:04.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:18:06.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:18:07.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:18:09.414] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320925696
[11:18:09.415] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:18:09.491] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:18:09.491] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[11:18:09.502] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:18:09.502] <TB2>     INFO:     run 1 of 1
[11:18:09.502] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:18:09.851] <TB2>     INFO: Expecting 3099200 events.
[11:18:59.494] <TB2>     INFO: 1234465 events read in total (48928ms).
[11:19:47.880] <TB2>     INFO: 2442695 events read in total (97314ms).
[11:20:14.747] <TB2>     INFO: 3099200 events read in total (124181ms).
[11:20:14.784] <TB2>     INFO: Test took 125282ms.
[11:20:14.863] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:20:15.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:20:16.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:20:18.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:20:20.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:20:21.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:20:23.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:20:25.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:20:26.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:20:28.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:20:30.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:20:31.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:20:33.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:20:34.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:20:36.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:20:38.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:20:39.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:20:41.384] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359415808
[11:20:41.384] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:20:41.460] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:20:41.460] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[11:20:41.471] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:20:41.471] <TB2>     INFO:     run 1 of 1
[11:20:41.471] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:20:41.814] <TB2>     INFO: Expecting 3120000 events.
[11:21:31.037] <TB2>     INFO: 1229240 events read in total (48508ms).
[11:22:21.177] <TB2>     INFO: 2432245 events read in total (98648ms).
[11:22:48.914] <TB2>     INFO: 3120000 events read in total (126385ms).
[11:22:48.952] <TB2>     INFO: Test took 127481ms.
[11:22:49.035] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:22:49.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:22:50.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:22:52.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:22:54.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:22:55.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:22:57.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:22:58.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:23:00.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:23:02.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:23:03.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:23:05.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:23:06.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:23:08.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:23:10.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:23:11.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:23:13.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:23:15.004] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363323392
[11:23:15.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:23:15.080] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:23:15.080] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:23:15.090] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:23:15.090] <TB2>     INFO:     run 1 of 1
[11:23:15.091] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:23:15.433] <TB2>     INFO: Expecting 3140800 events.
[11:24:03.752] <TB2>     INFO: 1223825 events read in total (47604ms).
[11:24:51.312] <TB2>     INFO: 2421780 events read in total (95163ms).
[11:25:20.204] <TB2>     INFO: 3140800 events read in total (124056ms).
[11:25:20.245] <TB2>     INFO: Test took 125154ms.
[11:25:20.326] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:25:20.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:25:22.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:25:23.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:25:25.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:25:26.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:25:28.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:25:30.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:25:31.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:25:33.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:25:35.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:25:36.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:25:38.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:25:40.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:25:41.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:25:43.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:25:44.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:25:46.608] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367173632
[11:25:46.609] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.64703, thr difference RMS: 1.87374
[11:25:46.609] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.36096, thr difference RMS: 1.59401
[11:25:46.609] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.32928, thr difference RMS: 1.14896
[11:25:46.609] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.82986, thr difference RMS: 1.27285
[11:25:46.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.81366, thr difference RMS: 1.15753
[11:25:46.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.18311, thr difference RMS: 1.2229
[11:25:46.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.99824, thr difference RMS: 1.24064
[11:25:46.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.81833, thr difference RMS: 1.50405
[11:25:46.610] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.14195, thr difference RMS: 1.50604
[11:25:46.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.92228, thr difference RMS: 1.69208
[11:25:46.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.7255, thr difference RMS: 1.32081
[11:25:46.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.62596, thr difference RMS: 1.64944
[11:25:46.611] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.95048, thr difference RMS: 1.34904
[11:25:46.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.24402, thr difference RMS: 1.25938
[11:25:46.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.21477, thr difference RMS: 1.6025
[11:25:46.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.10403, thr difference RMS: 1.30632
[11:25:46.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.77394, thr difference RMS: 1.86633
[11:25:46.612] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.2295, thr difference RMS: 1.59278
[11:25:46.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.28402, thr difference RMS: 1.14891
[11:25:46.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.709, thr difference RMS: 1.27757
[11:25:46.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.80145, thr difference RMS: 1.14239
[11:25:46.613] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.12079, thr difference RMS: 1.22323
[11:25:46.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.97004, thr difference RMS: 1.22956
[11:25:46.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.79215, thr difference RMS: 1.50818
[11:25:46.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.14785, thr difference RMS: 1.49383
[11:25:46.614] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.93907, thr difference RMS: 1.70244
[11:25:46.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.70287, thr difference RMS: 1.29557
[11:25:46.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.65269, thr difference RMS: 1.647
[11:25:46.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.82948, thr difference RMS: 1.34095
[11:25:46.615] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.16886, thr difference RMS: 1.24829
[11:25:46.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.2139, thr difference RMS: 1.57744
[11:25:46.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.13552, thr difference RMS: 1.30195
[11:25:46.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.9488, thr difference RMS: 1.86576
[11:25:46.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.20573, thr difference RMS: 1.57179
[11:25:46.616] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.37418, thr difference RMS: 1.14359
[11:25:46.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.77692, thr difference RMS: 1.24498
[11:25:46.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.88372, thr difference RMS: 1.15105
[11:25:46.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.12446, thr difference RMS: 1.20371
[11:25:46.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.11173, thr difference RMS: 1.23954
[11:25:46.617] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.73103, thr difference RMS: 1.50595
[11:25:46.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.13592, thr difference RMS: 1.50224
[11:25:46.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.05154, thr difference RMS: 1.70024
[11:25:46.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.89135, thr difference RMS: 1.31135
[11:25:46.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.69253, thr difference RMS: 1.65005
[11:25:46.618] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.8877, thr difference RMS: 1.33202
[11:25:46.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.13548, thr difference RMS: 1.23628
[11:25:46.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.30179, thr difference RMS: 1.60027
[11:25:46.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.25583, thr difference RMS: 1.30704
[11:25:46.619] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.1189, thr difference RMS: 1.84082
[11:25:46.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.23507, thr difference RMS: 1.58531
[11:25:46.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.51842, thr difference RMS: 1.13648
[11:25:46.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.89768, thr difference RMS: 1.24736
[11:25:46.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.96667, thr difference RMS: 1.13685
[11:25:46.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.20799, thr difference RMS: 1.18475
[11:25:46.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.2259, thr difference RMS: 1.20492
[11:25:46.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.81097, thr difference RMS: 1.49202
[11:25:46.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.27303, thr difference RMS: 1.48229
[11:25:46.621] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.14654, thr difference RMS: 1.7031
[11:25:46.622] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.06687, thr difference RMS: 1.3146
[11:25:46.622] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.7642, thr difference RMS: 1.64616
[11:25:46.622] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.90958, thr difference RMS: 1.3329
[11:25:46.622] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.32207, thr difference RMS: 1.2412
[11:25:46.622] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.39304, thr difference RMS: 1.58044
[11:25:46.623] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.32991, thr difference RMS: 1.29811
[11:25:46.726] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[11:25:46.730] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2243 seconds
[11:25:46.730] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:25:47.437] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:25:47.438] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:25:47.442] <TB2>     INFO: ######################################################################
[11:25:47.442] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[11:25:47.442] <TB2>     INFO: ######################################################################
[11:25:47.443] <TB2>     INFO:    ----------------------------------------------------------------------
[11:25:47.443] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:25:47.443] <TB2>     INFO:    ----------------------------------------------------------------------
[11:25:47.443] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:25:47.455] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:25:47.455] <TB2>     INFO:     run 1 of 1
[11:25:47.455] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:25:47.806] <TB2>     INFO: Expecting 59072000 events.
[11:26:17.407] <TB2>     INFO: 1071800 events read in total (28886ms).
[11:26:45.795] <TB2>     INFO: 2140200 events read in total (57274ms).
[11:27:14.935] <TB2>     INFO: 3208400 events read in total (86414ms).
[11:27:45.648] <TB2>     INFO: 4279600 events read in total (117127ms).
[11:28:14.172] <TB2>     INFO: 5348600 events read in total (145651ms).
[11:28:42.843] <TB2>     INFO: 6417000 events read in total (174322ms).
[11:29:11.590] <TB2>     INFO: 7488400 events read in total (203069ms).
[11:29:39.936] <TB2>     INFO: 8558000 events read in total (231415ms).
[11:30:08.817] <TB2>     INFO: 9626000 events read in total (260296ms).
[11:30:37.475] <TB2>     INFO: 10696000 events read in total (288954ms).
[11:31:06.060] <TB2>     INFO: 11766200 events read in total (317539ms).
[11:31:34.470] <TB2>     INFO: 12834800 events read in total (345949ms).
[11:32:03.408] <TB2>     INFO: 13904200 events read in total (374887ms).
[11:32:31.830] <TB2>     INFO: 14974800 events read in total (403309ms).
[11:33:00.596] <TB2>     INFO: 16043000 events read in total (432075ms).
[11:33:29.403] <TB2>     INFO: 17111200 events read in total (460882ms).
[11:33:57.998] <TB2>     INFO: 18183200 events read in total (489477ms).
[11:34:26.722] <TB2>     INFO: 19251400 events read in total (518201ms).
[11:34:55.059] <TB2>     INFO: 20319200 events read in total (546538ms).
[11:35:23.870] <TB2>     INFO: 21390000 events read in total (575349ms).
[11:35:52.687] <TB2>     INFO: 22459800 events read in total (604166ms).
[11:36:21.361] <TB2>     INFO: 23528000 events read in total (632840ms).
[11:36:50.121] <TB2>     INFO: 24598000 events read in total (661600ms).
[11:37:18.871] <TB2>     INFO: 25668000 events read in total (690350ms).
[11:37:47.665] <TB2>     INFO: 26736400 events read in total (719144ms).
[11:38:16.381] <TB2>     INFO: 27806200 events read in total (747860ms).
[11:38:44.976] <TB2>     INFO: 28877400 events read in total (776455ms).
[11:39:13.679] <TB2>     INFO: 29945600 events read in total (805158ms).
[11:39:42.357] <TB2>     INFO: 31013600 events read in total (833836ms).
[11:40:10.991] <TB2>     INFO: 32085400 events read in total (862470ms).
[11:40:39.738] <TB2>     INFO: 33153600 events read in total (891217ms).
[11:41:08.494] <TB2>     INFO: 34222000 events read in total (919973ms).
[11:41:37.254] <TB2>     INFO: 35293400 events read in total (948734ms).
[11:42:05.938] <TB2>     INFO: 36361200 events read in total (977417ms).
[11:42:34.593] <TB2>     INFO: 37429000 events read in total (1006072ms).
[11:43:03.299] <TB2>     INFO: 38498200 events read in total (1034778ms).
[11:43:32.077] <TB2>     INFO: 39568600 events read in total (1063556ms).
[11:44:00.782] <TB2>     INFO: 40636600 events read in total (1092261ms).
[11:44:29.497] <TB2>     INFO: 41704200 events read in total (1120976ms).
[11:44:58.220] <TB2>     INFO: 42772600 events read in total (1149699ms).
[11:45:26.964] <TB2>     INFO: 43842800 events read in total (1178443ms).
[11:45:55.647] <TB2>     INFO: 44910400 events read in total (1207126ms).
[11:46:24.434] <TB2>     INFO: 45977600 events read in total (1235913ms).
[11:46:53.066] <TB2>     INFO: 47044200 events read in total (1264545ms).
[11:47:21.913] <TB2>     INFO: 48114400 events read in total (1293392ms).
[11:47:50.717] <TB2>     INFO: 49183400 events read in total (1322196ms).
[11:48:19.650] <TB2>     INFO: 50250200 events read in total (1351129ms).
[11:48:48.450] <TB2>     INFO: 51317200 events read in total (1379929ms).
[11:49:16.924] <TB2>     INFO: 52385400 events read in total (1408403ms).
[11:49:45.438] <TB2>     INFO: 53454200 events read in total (1436917ms).
[11:50:13.983] <TB2>     INFO: 54522200 events read in total (1465462ms).
[11:50:42.481] <TB2>     INFO: 55589000 events read in total (1493960ms).
[11:51:10.990] <TB2>     INFO: 56655600 events read in total (1522469ms).
[11:51:39.529] <TB2>     INFO: 57723000 events read in total (1551008ms).
[11:52:07.920] <TB2>     INFO: 58795600 events read in total (1579399ms).
[11:52:15.616] <TB2>     INFO: 59072000 events read in total (1587096ms).
[11:52:15.637] <TB2>     INFO: Test took 1588183ms.
[11:52:15.694] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:15.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:52:15.826] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:16.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:52:16.977] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:18.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:52:18.159] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:19.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:52:19.333] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:20.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:52:20.508] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:21.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:52:21.689] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:22.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:52:22.854] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:24.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:52:24.024] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:25.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:52:25.199] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:26.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:52:26.364] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:27.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:52:27.515] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:28.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:52:28.697] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:29.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:52:29.860] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:31.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:52:31.005] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:32.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:52:32.188] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:33.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:52:33.340] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:34.511] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497905664
[11:52:34.545] <TB2>     INFO: PixTestScurves::scurves() done 
[11:52:34.545] <TB2>     INFO: Vcal mean:  34.99  34.99  34.99  35.03  35.06  35.09  35.02  34.96  34.97  35.09  35.02  35.02  35.02  35.05  35.06  35.09 
[11:52:34.545] <TB2>     INFO: Vcal RMS:    0.77   0.83   0.75   0.66   1.10   0.66   0.69   0.79   1.54   0.61   0.71   0.72   0.67   0.64   0.60   0.68 
[11:52:34.545] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:52:34.624] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:52:34.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:52:34.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:52:34.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:52:34.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:52:34.624] <TB2>     INFO: ######################################################################
[11:52:34.624] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:52:34.624] <TB2>     INFO: ######################################################################
[11:52:34.627] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:52:34.971] <TB2>     INFO: Expecting 41600 events.
[11:52:39.057] <TB2>     INFO: 41600 events read in total (3354ms).
[11:52:39.057] <TB2>     INFO: Test took 4429ms.
[11:52:39.065] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:39.065] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[11:52:39.065] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:52:39.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 0, 56] has eff 0/10
[11:52:39.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 0, 56]
[11:52:39.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 51, 25] has eff 1/10
[11:52:39.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 51, 25]
[11:52:39.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 43, 34] has eff 0/10
[11:52:39.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 43, 34]
[11:52:39.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 40, 43] has eff 0/10
[11:52:39.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 40, 43]
[11:52:39.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 44, 52] has eff 0/10
[11:52:39.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 44, 52]
[11:52:39.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 41, 56] has eff 0/10
[11:52:39.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 41, 56]
[11:52:39.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 42, 65] has eff 0/10
[11:52:39.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 42, 65]
[11:52:39.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 7
[11:52:39.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:52:39.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:52:39.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:52:39.412] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:52:39.756] <TB2>     INFO: Expecting 41600 events.
[11:52:43.891] <TB2>     INFO: 41600 events read in total (3421ms).
[11:52:43.892] <TB2>     INFO: Test took 4480ms.
[11:52:43.899] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:43.899] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66553
[11:52:43.900] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.369
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.827
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.434
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 197
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.214
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 188
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.45
[11:52:43.905] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,6] phvalue 177
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.742
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 196
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.123
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.33
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.884
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.064
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 169
[11:52:43.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.361
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 183
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.677
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 181
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.533
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.02
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.538
[11:52:43.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[11:52:43.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.598
[11:52:43.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 178
[11:52:43.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:52:43.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:52:43.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:52:43.992] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:52:44.342] <TB2>     INFO: Expecting 41600 events.
[11:52:48.465] <TB2>     INFO: 41600 events read in total (3408ms).
[11:52:48.466] <TB2>     INFO: Test took 4474ms.
[11:52:48.473] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:48.473] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66553
[11:52:48.473] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:52:48.477] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:52:48.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 9
[11:52:48.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.965
[11:52:48.478] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 61
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0358
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 76
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.9688
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 95
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.007
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 93
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9408
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 66
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.6633
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 97
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8177
[11:52:48.479] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 81
[11:52:48.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0169
[11:52:48.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 78
[11:52:48.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6441
[11:52:48.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 82
[11:52:48.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.4553
[11:52:48.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 60
[11:52:48.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2688
[11:52:48.480] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 72
[11:52:48.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8257
[11:52:48.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 81
[11:52:48.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.8907
[11:52:48.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 87
[11:52:48.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.6593
[11:52:48.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 85
[11:52:48.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6701
[11:52:48.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 87
[11:52:48.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6732
[11:52:48.482] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[11:52:48.487] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 0 0
[11:52:48.892] <TB2>     INFO: Expecting 2560 events.
[11:52:49.849] <TB2>     INFO: 2560 events read in total (243ms).
[11:52:49.850] <TB2>     INFO: Test took 1362ms.
[11:52:49.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:52:49.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 1 1
[11:52:50.359] <TB2>     INFO: Expecting 2560 events.
[11:52:51.317] <TB2>     INFO: 2560 events read in total (243ms).
[11:52:51.317] <TB2>     INFO: Test took 1467ms.
[11:52:51.317] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:52:51.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 2 2
[11:52:51.825] <TB2>     INFO: Expecting 2560 events.
[11:52:52.781] <TB2>     INFO: 2560 events read in total (241ms).
[11:52:52.782] <TB2>     INFO: Test took 1464ms.
[11:52:52.782] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:52:52.782] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[11:52:53.289] <TB2>     INFO: Expecting 2560 events.
[11:52:54.247] <TB2>     INFO: 2560 events read in total (243ms).
[11:52:54.247] <TB2>     INFO: Test took 1465ms.
[11:52:54.247] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:52:54.247] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 4 4
[11:52:54.755] <TB2>     INFO: Expecting 2560 events.
[11:52:55.716] <TB2>     INFO: 2560 events read in total (242ms).
[11:52:55.717] <TB2>     INFO: Test took 1470ms.
[11:52:55.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:52:55.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[11:52:56.224] <TB2>     INFO: Expecting 2560 events.
[11:52:57.181] <TB2>     INFO: 2560 events read in total (241ms).
[11:52:57.181] <TB2>     INFO: Test took 1464ms.
[11:52:57.182] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:52:57.182] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 6 6
[11:52:57.689] <TB2>     INFO: Expecting 2560 events.
[11:52:58.646] <TB2>     INFO: 2560 events read in total (242ms).
[11:52:58.647] <TB2>     INFO: Test took 1465ms.
[11:52:58.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:52:58.649] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 7 7
[11:52:59.154] <TB2>     INFO: Expecting 2560 events.
[11:53:00.111] <TB2>     INFO: 2560 events read in total (242ms).
[11:53:00.111] <TB2>     INFO: Test took 1462ms.
[11:53:00.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:00.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[11:53:00.621] <TB2>     INFO: Expecting 2560 events.
[11:53:01.580] <TB2>     INFO: 2560 events read in total (244ms).
[11:53:01.580] <TB2>     INFO: Test took 1466ms.
[11:53:01.580] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:01.580] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 9 9
[11:53:02.088] <TB2>     INFO: Expecting 2560 events.
[11:53:03.046] <TB2>     INFO: 2560 events read in total (244ms).
[11:53:03.046] <TB2>     INFO: Test took 1466ms.
[11:53:03.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:03.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 10 10
[11:53:03.554] <TB2>     INFO: Expecting 2560 events.
[11:53:04.513] <TB2>     INFO: 2560 events read in total (244ms).
[11:53:04.513] <TB2>     INFO: Test took 1466ms.
[11:53:04.513] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:04.513] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 11 11
[11:53:05.021] <TB2>     INFO: Expecting 2560 events.
[11:53:05.979] <TB2>     INFO: 2560 events read in total (244ms).
[11:53:05.979] <TB2>     INFO: Test took 1465ms.
[11:53:05.980] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:05.980] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 12 12
[11:53:06.487] <TB2>     INFO: Expecting 2560 events.
[11:53:07.445] <TB2>     INFO: 2560 events read in total (243ms).
[11:53:07.445] <TB2>     INFO: Test took 1465ms.
[11:53:07.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:07.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 13 13
[11:53:07.953] <TB2>     INFO: Expecting 2560 events.
[11:53:08.911] <TB2>     INFO: 2560 events read in total (243ms).
[11:53:08.911] <TB2>     INFO: Test took 1465ms.
[11:53:08.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:08.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[11:53:09.419] <TB2>     INFO: Expecting 2560 events.
[11:53:10.378] <TB2>     INFO: 2560 events read in total (244ms).
[11:53:10.378] <TB2>     INFO: Test took 1464ms.
[11:53:10.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:10.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[11:53:10.886] <TB2>     INFO: Expecting 2560 events.
[11:53:11.844] <TB2>     INFO: 2560 events read in total (244ms).
[11:53:11.844] <TB2>     INFO: Test took 1466ms.
[11:53:11.844] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC2
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC7
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[11:53:11.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[11:53:11.850] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:53:12.354] <TB2>     INFO: Expecting 655360 events.
[11:53:24.161] <TB2>     INFO: 655360 events read in total (11093ms).
[11:53:24.173] <TB2>     INFO: Expecting 655360 events.
[11:53:35.831] <TB2>     INFO: 655360 events read in total (11091ms).
[11:53:35.846] <TB2>     INFO: Expecting 655360 events.
[11:53:47.534] <TB2>     INFO: 655360 events read in total (11130ms).
[11:53:47.555] <TB2>     INFO: Expecting 655360 events.
[11:53:59.131] <TB2>     INFO: 655360 events read in total (11016ms).
[11:53:59.155] <TB2>     INFO: Expecting 655360 events.
[11:54:10.945] <TB2>     INFO: 655360 events read in total (11237ms).
[11:54:10.973] <TB2>     INFO: Expecting 655360 events.
[11:54:22.539] <TB2>     INFO: 655360 events read in total (11014ms).
[11:54:22.573] <TB2>     INFO: Expecting 655360 events.
[11:54:34.127] <TB2>     INFO: 655360 events read in total (11012ms).
[11:54:34.163] <TB2>     INFO: Expecting 655360 events.
[11:54:45.792] <TB2>     INFO: 655360 events read in total (11085ms).
[11:54:45.834] <TB2>     INFO: Expecting 655360 events.
[11:54:57.488] <TB2>     INFO: 655360 events read in total (11116ms).
[11:54:57.533] <TB2>     INFO: Expecting 655360 events.
[11:55:09.184] <TB2>     INFO: 655360 events read in total (11123ms).
[11:55:09.236] <TB2>     INFO: Expecting 655360 events.
[11:55:20.881] <TB2>     INFO: 655360 events read in total (11117ms).
[11:55:20.938] <TB2>     INFO: Expecting 655360 events.
[11:55:32.632] <TB2>     INFO: 655360 events read in total (11167ms).
[11:55:32.715] <TB2>     INFO: Expecting 655360 events.
[11:55:44.348] <TB2>     INFO: 655360 events read in total (11107ms).
[11:55:44.437] <TB2>     INFO: Expecting 655360 events.
[11:55:56.181] <TB2>     INFO: 655360 events read in total (11218ms).
[11:55:56.253] <TB2>     INFO: Expecting 655360 events.
[11:56:07.859] <TB2>     INFO: 655360 events read in total (11079ms).
[11:56:07.934] <TB2>     INFO: Expecting 655360 events.
[11:56:19.523] <TB2>     INFO: 655360 events read in total (11063ms).
[11:56:19.599] <TB2>     INFO: Test took 187749ms.
[11:56:19.698] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:19.000] <TB2>     INFO: Expecting 655360 events.
[11:56:31.776] <TB2>     INFO: 655360 events read in total (11061ms).
[11:56:31.787] <TB2>     INFO: Expecting 655360 events.
[11:56:43.377] <TB2>     INFO: 655360 events read in total (11018ms).
[11:56:43.394] <TB2>     INFO: Expecting 655360 events.
[11:56:55.068] <TB2>     INFO: 655360 events read in total (11112ms).
[11:56:55.087] <TB2>     INFO: Expecting 655360 events.
[11:57:06.661] <TB2>     INFO: 655360 events read in total (11012ms).
[11:57:06.684] <TB2>     INFO: Expecting 655360 events.
[11:57:18.319] <TB2>     INFO: 655360 events read in total (11077ms).
[11:57:18.349] <TB2>     INFO: Expecting 655360 events.
[11:57:29.908] <TB2>     INFO: 655360 events read in total (11010ms).
[11:57:29.940] <TB2>     INFO: Expecting 655360 events.
[11:57:41.527] <TB2>     INFO: 655360 events read in total (11038ms).
[11:57:41.564] <TB2>     INFO: Expecting 655360 events.
[11:57:53.265] <TB2>     INFO: 655360 events read in total (11159ms).
[11:57:53.310] <TB2>     INFO: Expecting 655360 events.
[11:58:04.988] <TB2>     INFO: 655360 events read in total (11145ms).
[11:58:05.033] <TB2>     INFO: Expecting 655360 events.
[11:58:16.764] <TB2>     INFO: 655360 events read in total (11197ms).
[11:58:16.817] <TB2>     INFO: Expecting 655360 events.
[11:58:28.393] <TB2>     INFO: 655360 events read in total (11049ms).
[11:58:28.448] <TB2>     INFO: Expecting 655360 events.
[11:58:40.110] <TB2>     INFO: 655360 events read in total (11135ms).
[11:58:40.176] <TB2>     INFO: Expecting 655360 events.
[11:58:51.862] <TB2>     INFO: 655360 events read in total (11160ms).
[11:58:51.983] <TB2>     INFO: Expecting 655360 events.
[11:59:03.619] <TB2>     INFO: 655360 events read in total (11109ms).
[11:59:03.685] <TB2>     INFO: Expecting 655360 events.
[11:59:15.040] <TB2>     INFO: 655360 events read in total (10828ms).
[11:59:15.112] <TB2>     INFO: Expecting 655360 events.
[11:59:26.551] <TB2>     INFO: 655360 events read in total (10912ms).
[11:59:26.637] <TB2>     INFO: Test took 186939ms.
[11:59:26.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.814] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[11:59:26.814] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.814] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[11:59:26.814] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[11:59:26.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[11:59:26.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[11:59:26.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[11:59:26.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.817] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[11:59:26.817] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.817] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[11:59:26.817] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[11:59:26.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[11:59:26.818] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.819] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[11:59:26.819] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.819] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[11:59:26.819] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.820] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[11:59:26.820] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.820] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[11:59:26.820] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.821] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[11:59:26.821] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:26.821] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[11:59:26.821] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.829] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.837] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.844] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.851] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[11:59:26.858] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[11:59:26.865] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[11:59:26.872] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.880] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.887] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.894] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.901] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.908] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.915] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.922] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.929] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.936] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.944] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.951] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:26.958] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[11:59:26.001] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C0.dat
[11:59:26.001] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C1.dat
[11:59:26.001] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C2.dat
[11:59:26.001] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C3.dat
[11:59:26.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C4.dat
[11:59:26.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C5.dat
[11:59:26.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C6.dat
[11:59:26.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C7.dat
[11:59:26.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C8.dat
[11:59:26.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C9.dat
[11:59:26.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C10.dat
[11:59:26.002] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C11.dat
[11:59:26.003] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C12.dat
[11:59:26.003] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C13.dat
[11:59:26.003] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C14.dat
[11:59:26.003] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//dacParameters35_C15.dat
[11:59:27.359] <TB2>     INFO: Expecting 41600 events.
[11:59:31.161] <TB2>     INFO: 41600 events read in total (3087ms).
[11:59:31.162] <TB2>     INFO: Test took 4155ms.
[11:59:31.815] <TB2>     INFO: Expecting 41600 events.
[11:59:35.609] <TB2>     INFO: 41600 events read in total (3079ms).
[11:59:35.610] <TB2>     INFO: Test took 4138ms.
[11:59:36.267] <TB2>     INFO: Expecting 41600 events.
[11:59:40.074] <TB2>     INFO: 41600 events read in total (3093ms).
[11:59:40.075] <TB2>     INFO: Test took 4155ms.
[11:59:40.384] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:40.516] <TB2>     INFO: Expecting 2560 events.
[11:59:41.473] <TB2>     INFO: 2560 events read in total (242ms).
[11:59:41.473] <TB2>     INFO: Test took 1089ms.
[11:59:41.477] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:41.982] <TB2>     INFO: Expecting 2560 events.
[11:59:42.940] <TB2>     INFO: 2560 events read in total (243ms).
[11:59:42.940] <TB2>     INFO: Test took 1464ms.
[11:59:42.942] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:43.450] <TB2>     INFO: Expecting 2560 events.
[11:59:44.406] <TB2>     INFO: 2560 events read in total (241ms).
[11:59:44.407] <TB2>     INFO: Test took 1465ms.
[11:59:44.409] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:44.915] <TB2>     INFO: Expecting 2560 events.
[11:59:45.873] <TB2>     INFO: 2560 events read in total (243ms).
[11:59:45.874] <TB2>     INFO: Test took 1465ms.
[11:59:45.876] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:46.382] <TB2>     INFO: Expecting 2560 events.
[11:59:47.340] <TB2>     INFO: 2560 events read in total (243ms).
[11:59:47.341] <TB2>     INFO: Test took 1465ms.
[11:59:47.343] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:47.854] <TB2>     INFO: Expecting 2560 events.
[11:59:48.813] <TB2>     INFO: 2560 events read in total (244ms).
[11:59:48.814] <TB2>     INFO: Test took 1471ms.
[11:59:48.816] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:49.322] <TB2>     INFO: Expecting 2560 events.
[11:59:50.280] <TB2>     INFO: 2560 events read in total (244ms).
[11:59:50.282] <TB2>     INFO: Test took 1466ms.
[11:59:50.286] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:50.789] <TB2>     INFO: Expecting 2560 events.
[11:59:51.748] <TB2>     INFO: 2560 events read in total (244ms).
[11:59:51.748] <TB2>     INFO: Test took 1462ms.
[11:59:51.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:52.256] <TB2>     INFO: Expecting 2560 events.
[11:59:53.218] <TB2>     INFO: 2560 events read in total (244ms).
[11:59:53.218] <TB2>     INFO: Test took 1466ms.
[11:59:53.220] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:53.727] <TB2>     INFO: Expecting 2560 events.
[11:59:54.685] <TB2>     INFO: 2560 events read in total (243ms).
[11:59:54.685] <TB2>     INFO: Test took 1465ms.
[11:59:54.687] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:55.194] <TB2>     INFO: Expecting 2560 events.
[11:59:56.152] <TB2>     INFO: 2560 events read in total (243ms).
[11:59:56.153] <TB2>     INFO: Test took 1466ms.
[11:59:56.155] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:56.661] <TB2>     INFO: Expecting 2560 events.
[11:59:57.620] <TB2>     INFO: 2560 events read in total (244ms).
[11:59:57.620] <TB2>     INFO: Test took 1465ms.
[11:59:57.624] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:58.128] <TB2>     INFO: Expecting 2560 events.
[11:59:59.086] <TB2>     INFO: 2560 events read in total (243ms).
[11:59:59.087] <TB2>     INFO: Test took 1463ms.
[11:59:59.089] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:59.595] <TB2>     INFO: Expecting 2560 events.
[12:00:00.553] <TB2>     INFO: 2560 events read in total (243ms).
[12:00:00.554] <TB2>     INFO: Test took 1465ms.
[12:00:00.556] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:01.062] <TB2>     INFO: Expecting 2560 events.
[12:00:02.018] <TB2>     INFO: 2560 events read in total (241ms).
[12:00:02.018] <TB2>     INFO: Test took 1462ms.
[12:00:02.022] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:02.527] <TB2>     INFO: Expecting 2560 events.
[12:00:03.484] <TB2>     INFO: 2560 events read in total (242ms).
[12:00:03.485] <TB2>     INFO: Test took 1463ms.
[12:00:03.487] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:03.993] <TB2>     INFO: Expecting 2560 events.
[12:00:04.951] <TB2>     INFO: 2560 events read in total (243ms).
[12:00:04.951] <TB2>     INFO: Test took 1464ms.
[12:00:04.954] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:05.460] <TB2>     INFO: Expecting 2560 events.
[12:00:06.420] <TB2>     INFO: 2560 events read in total (245ms).
[12:00:06.421] <TB2>     INFO: Test took 1467ms.
[12:00:06.422] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:06.929] <TB2>     INFO: Expecting 2560 events.
[12:00:07.888] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:07.889] <TB2>     INFO: Test took 1467ms.
[12:00:07.900] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:08.397] <TB2>     INFO: Expecting 2560 events.
[12:00:09.357] <TB2>     INFO: 2560 events read in total (245ms).
[12:00:09.357] <TB2>     INFO: Test took 1457ms.
[12:00:09.360] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:09.866] <TB2>     INFO: Expecting 2560 events.
[12:00:10.825] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:10.826] <TB2>     INFO: Test took 1466ms.
[12:00:10.828] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:11.335] <TB2>     INFO: Expecting 2560 events.
[12:00:12.293] <TB2>     INFO: 2560 events read in total (243ms).
[12:00:12.293] <TB2>     INFO: Test took 1465ms.
[12:00:12.297] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:12.802] <TB2>     INFO: Expecting 2560 events.
[12:00:13.759] <TB2>     INFO: 2560 events read in total (243ms).
[12:00:13.759] <TB2>     INFO: Test took 1462ms.
[12:00:13.762] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:14.268] <TB2>     INFO: Expecting 2560 events.
[12:00:15.225] <TB2>     INFO: 2560 events read in total (242ms).
[12:00:15.226] <TB2>     INFO: Test took 1465ms.
[12:00:15.227] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:15.734] <TB2>     INFO: Expecting 2560 events.
[12:00:16.693] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:16.694] <TB2>     INFO: Test took 1467ms.
[12:00:16.697] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:17.202] <TB2>     INFO: Expecting 2560 events.
[12:00:18.175] <TB2>     INFO: 2560 events read in total (258ms).
[12:00:18.175] <TB2>     INFO: Test took 1478ms.
[12:00:18.179] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:18.684] <TB2>     INFO: Expecting 2560 events.
[12:00:19.642] <TB2>     INFO: 2560 events read in total (243ms).
[12:00:19.643] <TB2>     INFO: Test took 1464ms.
[12:00:19.645] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:20.151] <TB2>     INFO: Expecting 2560 events.
[12:00:21.109] <TB2>     INFO: 2560 events read in total (243ms).
[12:00:21.109] <TB2>     INFO: Test took 1464ms.
[12:00:21.111] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:21.618] <TB2>     INFO: Expecting 2560 events.
[12:00:22.575] <TB2>     INFO: 2560 events read in total (242ms).
[12:00:22.575] <TB2>     INFO: Test took 1464ms.
[12:00:22.577] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:23.093] <TB2>     INFO: Expecting 2560 events.
[12:00:24.052] <TB2>     INFO: 2560 events read in total (244ms).
[12:00:24.052] <TB2>     INFO: Test took 1475ms.
[12:00:24.054] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:24.564] <TB2>     INFO: Expecting 2560 events.
[12:00:25.521] <TB2>     INFO: 2560 events read in total (242ms).
[12:00:25.521] <TB2>     INFO: Test took 1467ms.
[12:00:25.523] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:26.030] <TB2>     INFO: Expecting 2560 events.
[12:00:26.987] <TB2>     INFO: 2560 events read in total (242ms).
[12:00:26.988] <TB2>     INFO: Test took 1465ms.
[12:00:28.010] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[12:00:28.010] <TB2>     INFO: PH scale (per ROC):    70  80  86  80  82  84  80  75  78  78  84  73  82  82  80  75
[12:00:28.010] <TB2>     INFO: PH offset (per ROC):  189 173 149 157 177 152 163 173 167 186 173 172 160 161 160 170
[12:00:28.183] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:00:28.186] <TB2>     INFO: ######################################################################
[12:00:28.186] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:00:28.186] <TB2>     INFO: ######################################################################
[12:00:28.186] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:00:28.199] <TB2>     INFO: scanning low vcal = 10
[12:00:28.542] <TB2>     INFO: Expecting 41600 events.
[12:00:32.252] <TB2>     INFO: 41600 events read in total (2995ms).
[12:00:32.252] <TB2>     INFO: Test took 4053ms.
[12:00:32.254] <TB2>     INFO: scanning low vcal = 20
[12:00:32.762] <TB2>     INFO: Expecting 41600 events.
[12:00:36.482] <TB2>     INFO: 41600 events read in total (3005ms).
[12:00:36.482] <TB2>     INFO: Test took 4228ms.
[12:00:36.485] <TB2>     INFO: scanning low vcal = 30
[12:00:36.991] <TB2>     INFO: Expecting 41600 events.
[12:00:40.728] <TB2>     INFO: 41600 events read in total (3022ms).
[12:00:40.729] <TB2>     INFO: Test took 4244ms.
[12:00:40.733] <TB2>     INFO: scanning low vcal = 40
[12:00:41.234] <TB2>     INFO: Expecting 41600 events.
[12:00:45.473] <TB2>     INFO: 41600 events read in total (3524ms).
[12:00:45.474] <TB2>     INFO: Test took 4741ms.
[12:00:45.478] <TB2>     INFO: scanning low vcal = 50
[12:00:45.898] <TB2>     INFO: Expecting 41600 events.
[12:00:50.140] <TB2>     INFO: 41600 events read in total (3527ms).
[12:00:50.141] <TB2>     INFO: Test took 4663ms.
[12:00:50.144] <TB2>     INFO: scanning low vcal = 60
[12:00:50.563] <TB2>     INFO: Expecting 41600 events.
[12:00:54.854] <TB2>     INFO: 41600 events read in total (3576ms).
[12:00:54.854] <TB2>     INFO: Test took 4710ms.
[12:00:54.857] <TB2>     INFO: scanning low vcal = 70
[12:00:55.282] <TB2>     INFO: Expecting 41600 events.
[12:00:59.571] <TB2>     INFO: 41600 events read in total (3574ms).
[12:00:59.572] <TB2>     INFO: Test took 4715ms.
[12:00:59.576] <TB2>     INFO: scanning low vcal = 80
[12:00:59.997] <TB2>     INFO: Expecting 41600 events.
[12:01:04.323] <TB2>     INFO: 41600 events read in total (3611ms).
[12:01:04.324] <TB2>     INFO: Test took 4748ms.
[12:01:04.327] <TB2>     INFO: scanning low vcal = 90
[12:01:04.750] <TB2>     INFO: Expecting 41600 events.
[12:01:09.045] <TB2>     INFO: 41600 events read in total (3581ms).
[12:01:09.046] <TB2>     INFO: Test took 4719ms.
[12:01:09.053] <TB2>     INFO: scanning low vcal = 100
[12:01:09.473] <TB2>     INFO: Expecting 41600 events.
[12:01:13.827] <TB2>     INFO: 41600 events read in total (3637ms).
[12:01:13.827] <TB2>     INFO: Test took 4774ms.
[12:01:13.831] <TB2>     INFO: scanning low vcal = 110
[12:01:14.255] <TB2>     INFO: Expecting 41600 events.
[12:01:18.489] <TB2>     INFO: 41600 events read in total (3519ms).
[12:01:18.490] <TB2>     INFO: Test took 4659ms.
[12:01:18.495] <TB2>     INFO: scanning low vcal = 120
[12:01:18.914] <TB2>     INFO: Expecting 41600 events.
[12:01:23.142] <TB2>     INFO: 41600 events read in total (3513ms).
[12:01:23.143] <TB2>     INFO: Test took 4648ms.
[12:01:23.146] <TB2>     INFO: scanning low vcal = 130
[12:01:23.571] <TB2>     INFO: Expecting 41600 events.
[12:01:27.789] <TB2>     INFO: 41600 events read in total (3503ms).
[12:01:27.790] <TB2>     INFO: Test took 4644ms.
[12:01:27.795] <TB2>     INFO: scanning low vcal = 140
[12:01:28.222] <TB2>     INFO: Expecting 41600 events.
[12:01:32.465] <TB2>     INFO: 41600 events read in total (3528ms).
[12:01:32.465] <TB2>     INFO: Test took 4670ms.
[12:01:32.468] <TB2>     INFO: scanning low vcal = 150
[12:01:32.893] <TB2>     INFO: Expecting 41600 events.
[12:01:37.153] <TB2>     INFO: 41600 events read in total (3544ms).
[12:01:37.154] <TB2>     INFO: Test took 4686ms.
[12:01:37.165] <TB2>     INFO: scanning low vcal = 160
[12:01:37.578] <TB2>     INFO: Expecting 41600 events.
[12:01:41.833] <TB2>     INFO: 41600 events read in total (3539ms).
[12:01:41.834] <TB2>     INFO: Test took 4669ms.
[12:01:41.837] <TB2>     INFO: scanning low vcal = 170
[12:01:42.258] <TB2>     INFO: Expecting 41600 events.
[12:01:46.512] <TB2>     INFO: 41600 events read in total (3540ms).
[12:01:46.513] <TB2>     INFO: Test took 4676ms.
[12:01:46.519] <TB2>     INFO: scanning low vcal = 180
[12:01:46.937] <TB2>     INFO: Expecting 41600 events.
[12:01:51.164] <TB2>     INFO: 41600 events read in total (3512ms).
[12:01:51.165] <TB2>     INFO: Test took 4646ms.
[12:01:51.169] <TB2>     INFO: scanning low vcal = 190
[12:01:51.596] <TB2>     INFO: Expecting 41600 events.
[12:01:55.817] <TB2>     INFO: 41600 events read in total (3507ms).
[12:01:55.817] <TB2>     INFO: Test took 4647ms.
[12:01:55.821] <TB2>     INFO: scanning low vcal = 200
[12:01:56.243] <TB2>     INFO: Expecting 41600 events.
[12:02:00.469] <TB2>     INFO: 41600 events read in total (3511ms).
[12:02:00.470] <TB2>     INFO: Test took 4649ms.
[12:02:00.474] <TB2>     INFO: scanning low vcal = 210
[12:02:00.896] <TB2>     INFO: Expecting 41600 events.
[12:02:05.118] <TB2>     INFO: 41600 events read in total (3508ms).
[12:02:05.119] <TB2>     INFO: Test took 4645ms.
[12:02:05.123] <TB2>     INFO: scanning low vcal = 220
[12:02:05.547] <TB2>     INFO: Expecting 41600 events.
[12:02:09.768] <TB2>     INFO: 41600 events read in total (3506ms).
[12:02:09.769] <TB2>     INFO: Test took 4646ms.
[12:02:09.773] <TB2>     INFO: scanning low vcal = 230
[12:02:10.196] <TB2>     INFO: Expecting 41600 events.
[12:02:14.462] <TB2>     INFO: 41600 events read in total (3551ms).
[12:02:14.463] <TB2>     INFO: Test took 4689ms.
[12:02:14.466] <TB2>     INFO: scanning low vcal = 240
[12:02:14.886] <TB2>     INFO: Expecting 41600 events.
[12:02:19.157] <TB2>     INFO: 41600 events read in total (3556ms).
[12:02:19.158] <TB2>     INFO: Test took 4692ms.
[12:02:19.161] <TB2>     INFO: scanning low vcal = 250
[12:02:19.582] <TB2>     INFO: Expecting 41600 events.
[12:02:23.836] <TB2>     INFO: 41600 events read in total (3539ms).
[12:02:23.836] <TB2>     INFO: Test took 4675ms.
[12:02:23.841] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:02:24.263] <TB2>     INFO: Expecting 41600 events.
[12:02:28.521] <TB2>     INFO: 41600 events read in total (3543ms).
[12:02:28.522] <TB2>     INFO: Test took 4681ms.
[12:02:28.525] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:02:28.946] <TB2>     INFO: Expecting 41600 events.
[12:02:33.213] <TB2>     INFO: 41600 events read in total (3552ms).
[12:02:33.213] <TB2>     INFO: Test took 4688ms.
[12:02:33.217] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:02:33.639] <TB2>     INFO: Expecting 41600 events.
[12:02:37.888] <TB2>     INFO: 41600 events read in total (3535ms).
[12:02:37.889] <TB2>     INFO: Test took 4672ms.
[12:02:37.894] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:02:38.315] <TB2>     INFO: Expecting 41600 events.
[12:02:42.590] <TB2>     INFO: 41600 events read in total (3560ms).
[12:02:42.591] <TB2>     INFO: Test took 4697ms.
[12:02:42.594] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:02:43.014] <TB2>     INFO: Expecting 41600 events.
[12:02:47.277] <TB2>     INFO: 41600 events read in total (3548ms).
[12:02:47.278] <TB2>     INFO: Test took 4684ms.
[12:02:47.834] <TB2>     INFO: PixTestGainPedestal::measure() done 
[12:02:47.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:02:47.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:02:47.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:02:47.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:02:47.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:02:47.840] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:02:47.840] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:02:47.840] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:02:47.840] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:02:47.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:02:47.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:02:47.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:02:47.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:02:47.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:02:47.841] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:02:47.842] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:03:26.693] <TB2>     INFO: PixTestGainPedestal::fit() done
[12:03:26.693] <TB2>     INFO: non-linearity mean:  0.959 0.957 0.950 0.959 0.960 0.954 0.950 0.958 0.961 0.954 0.961 0.956 0.954 0.954 0.952 0.959
[12:03:26.693] <TB2>     INFO: non-linearity RMS:   0.006 0.005 0.007 0.006 0.007 0.007 0.008 0.007 0.006 0.007 0.005 0.006 0.005 0.006 0.005 0.007
[12:03:26.693] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:03:26.716] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:03:26.738] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:03:26.761] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:03:26.784] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:03:26.807] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:03:26.830] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:03:26.853] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:03:26.876] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:03:26.898] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:03:26.921] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:03:26.944] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:03:26.967] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:03:26.990] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:03:27.013] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:03:27.035] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-B-NA_FPIXTest-17C-Nebraska-160527-1029_2016-05-27_10h37m_1464363439//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:03:27.058] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[12:03:27.058] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:03:27.065] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:03:27.065] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:03:27.068] <TB2>     INFO: ######################################################################
[12:03:27.068] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:03:27.068] <TB2>     INFO: ######################################################################
[12:03:27.070] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:03:27.082] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:03:27.082] <TB2>     INFO:     run 1 of 1
[12:03:27.082] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:27.428] <TB2>     INFO: Expecting 3120000 events.
[12:04:18.179] <TB2>     INFO: 1285195 events read in total (50036ms).
[12:05:07.600] <TB2>     INFO: 2564070 events read in total (99457ms).
[12:05:29.459] <TB2>     INFO: 3120000 events read in total (121317ms).
[12:05:29.509] <TB2>     INFO: Test took 122428ms.
[12:05:29.597] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:29.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:05:31.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:05:32.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:05:34.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:05:35.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:05:37.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:05:38.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:05:40.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:05:41.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:05:43.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:05:44.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:05:46.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:05:47.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:05:49.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:05:50.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:05:51.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:05:53.264] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390537216
[12:05:53.295] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:05:53.295] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0044, RMS = 2.14043
[12:05:53.295] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[12:05:53.295] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:05:53.295] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.5852, RMS = 2.09071
[12:05:53.295] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[12:05:53.296] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:05:53.297] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1788, RMS = 2.05427
[12:05:53.297] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[12:05:53.297] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:05:53.297] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.48, RMS = 1.69621
[12:05:53.297] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[12:05:53.298] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:05:53.298] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7429, RMS = 1.29376
[12:05:53.298] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:05:53.298] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:05:53.298] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4668, RMS = 1.24417
[12:05:53.298] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:05:53.299] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:05:53.299] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8657, RMS = 1.02307
[12:05:53.299] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:05:53.299] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:05:53.299] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5195, RMS = 1.00323
[12:05:53.299] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:05:53.301] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:05:53.301] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8242, RMS = 1.0801
[12:05:53.301] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:05:53.301] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:05:53.301] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7317, RMS = 1.04528
[12:05:53.301] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:05:53.302] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:05:53.302] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8435, RMS = 1.19034
[12:05:53.302] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:05:53.302] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:05:53.302] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7053, RMS = 1.4612
[12:05:53.302] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:05:53.303] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:05:53.303] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0657, RMS = 1.72843
[12:05:53.303] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[12:05:53.303] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:05:53.303] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8786, RMS = 1.54532
[12:05:53.303] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:05:53.305] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:05:53.305] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2321, RMS = 1.66959
[12:05:53.305] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[12:05:53.305] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:05:53.305] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9522, RMS = 1.66823
[12:05:53.305] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[12:05:53.306] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:05:53.306] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3669, RMS = 1.25064
[12:05:53.306] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:05:53.306] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:05:53.306] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3988, RMS = 1.31883
[12:05:53.306] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:05:53.307] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:05:53.307] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.262, RMS = 1.60848
[12:05:53.307] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[12:05:53.307] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:05:53.307] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.272, RMS = 1.51056
[12:05:53.307] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[12:05:53.308] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:05:53.308] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8133, RMS = 1.32004
[12:05:53.309] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:05:53.309] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:05:53.309] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7213, RMS = 1.44255
[12:05:53.309] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[12:05:53.310] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:05:53.310] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6141, RMS = 0.943615
[12:05:53.310] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:05:53.310] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:05:53.310] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4406, RMS = 1.20649
[12:05:53.310] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:05:53.311] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:05:53.311] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1679, RMS = 1.33932
[12:05:53.311] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[12:05:53.311] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:05:53.311] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5522, RMS = 1.31567
[12:05:53.311] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:05:53.312] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:05:53.312] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4926, RMS = 1.41981
[12:05:53.312] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:05:53.312] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:05:53.312] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4412, RMS = 1.31475
[12:05:53.312] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[12:05:53.313] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:05:53.313] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.6238, RMS = 1.65184
[12:05:53.313] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[12:05:53.313] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:05:53.313] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.5141, RMS = 1.58588
[12:05:53.313] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[12:05:53.314] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:05:53.314] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0272, RMS = 0.97855
[12:05:53.314] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:05:53.314] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:05:53.314] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8584, RMS = 1.07947
[12:05:53.314] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:05:53.317] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[12:05:53.317] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[12:05:53.317] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:05:53.415] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:05:53.415] <TB2>     INFO: enter test to run
[12:05:53.415] <TB2>     INFO:   test:  no parameter change
[12:05:53.415] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[12:05:53.416] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[12:05:53.416] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[12:05:53.416] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:05:53.871] <TB2>    QUIET: Connection to board 141 closed.
[12:05:53.879] <TB2>     INFO: pXar: this is the end, my friend
[12:05:53.879] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
