0.6
2019.1
May 24 2019
15:06:07
C:/Users/lifei/Desktop/FPGA/state/State.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/lifei/Desktop/FPGA/state/State.srcs/sim_1/new/All_TB.v,1681221646,verilog,,,,All_TB,,,,,,,,
C:/Users/lifei/Desktop/FPGA/state/State.srcs/sources_1/new/All.v,1683877660,verilog,,C:/Users/lifei/Desktop/FPGA/state/State.srcs/sources_1/new/Det.v,,All,,,,,,,,
C:/Users/lifei/Desktop/FPGA/state/State.srcs/sources_1/new/Det.v,1681268779,verilog,,C:/Users/lifei/Desktop/FPGA/state/State.srcs/sources_1/new/Gen.v,,Det,,,,,,,,
C:/Users/lifei/Desktop/FPGA/state/State.srcs/sources_1/new/Gen.v,1681267908,verilog,,C:/Users/lifei/Desktop/FPGA/state/State.srcs/sim_1/new/All_TB.v,,Gen,,,,,,,,
