/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)  */
/*
 * Copyright (c) 2024 MediaTek Inc.
 * Author: Qiqi Wang <qiqi.wang@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT8189_H
#define _DT_BINDINGS_CLK_MT8189_H

/* TOPCKGEN */
#define CLK_TOP_AXI_SEL					0
#define CLK_TOP_AXI_PERI_SEL				1
#define CLK_TOP_AXI_U_SEL				2
#define CLK_TOP_BUS_AXIMEM_SEL				3
#define CLK_TOP_DISP0_SEL				4
#define CLK_TOP_MMINFRA_SEL				5
#define CLK_TOP_UART_SEL				6
#define CLK_TOP_SPI0_SEL				7
#define CLK_TOP_SPI1_SEL				8
#define CLK_TOP_SPI2_SEL				9
#define CLK_TOP_SPI3_SEL				10
#define CLK_TOP_SPI4_SEL				11
#define CLK_TOP_SPI5_SEL				12
#define CLK_TOP_MSDC_MACRO_0P_SEL			13
#define CLK_TOP_MSDC50_0_HCLK_SEL			14
#define CLK_TOP_MSDC50_0_SEL				15
#define CLK_TOP_AES_MSDCFDE_SEL				16
#define CLK_TOP_MSDC_MACRO_1P_SEL			17
#define CLK_TOP_MSDC30_1_SEL				18
#define CLK_TOP_MSDC30_1_HCLK_SEL			19
#define CLK_TOP_MSDC_MACRO_2P_SEL			20
#define CLK_TOP_MSDC30_2_SEL				21
#define CLK_TOP_MSDC30_2_HCLK_SEL			22
#define CLK_TOP_AUD_INTBUS_SEL				23
#define CLK_TOP_ATB_SEL					24
#define CLK_TOP_DISP_PWM_SEL				25
#define CLK_TOP_USB_TOP_P0_SEL				26
#define CLK_TOP_USB_XHCI_P0_SEL				27
#define CLK_TOP_USB_TOP_P1_SEL				28
#define CLK_TOP_USB_XHCI_P1_SEL				29
#define CLK_TOP_USB_TOP_P2_SEL				30
#define CLK_TOP_USB_XHCI_P2_SEL				31
#define CLK_TOP_USB_TOP_P3_SEL				32
#define CLK_TOP_USB_XHCI_P3_SEL				33
#define CLK_TOP_USB_TOP_P4_SEL				34
#define CLK_TOP_USB_XHCI_P4_SEL				35
#define CLK_TOP_I2C_SEL					36
#define CLK_TOP_SENINF_SEL				37
#define CLK_TOP_SENINF1_SEL				38
#define CLK_TOP_AUD_ENGEN1_SEL				39
#define CLK_TOP_AUD_ENGEN2_SEL				40
#define CLK_TOP_AES_UFSFDE_SEL				41
#define CLK_TOP_U_SEL					42
#define CLK_TOP_U_MBIST_SEL				43
#define CLK_TOP_AUD_1_SEL				44
#define CLK_TOP_AUD_2_SEL				45
#define CLK_TOP_VENC_SEL				46
#define CLK_TOP_VDEC_SEL				47
#define CLK_TOP_PWM_SEL					48
#define CLK_TOP_AUDIO_H_SEL				49
#define CLK_TOP_MCUPM_SEL				50
#define CLK_TOP_MEM_SUB_SEL				51
#define CLK_TOP_MEM_SUB_PERI_SEL			52
#define CLK_TOP_MEM_SUB_U_SEL				53
#define CLK_TOP_EMI_N_SEL				54
#define CLK_TOP_DSI_OCC_SEL				55
#define CLK_TOP_AP2CONN_HOST_SEL			56
#define CLK_TOP_IMG1_SEL				57
#define CLK_TOP_IPE_SEL					58
#define CLK_TOP_CAM_SEL					59
#define CLK_TOP_CAMTM_SEL				60
#define CLK_TOP_DSP_SEL					61
#define CLK_TOP_SR_PKA_SEL				62
#define CLK_TOP_DXCC_SEL				63
#define CLK_TOP_MFG_REF_SEL				64
#define CLK_TOP_MDP0_SEL				65
#define CLK_TOP_DP_SEL					66
#define CLK_TOP_EDP_SEL					67
#define CLK_TOP_EDP_FAVT_SEL				68
#define CLK_TOP_ETH_250M_SEL				69
#define CLK_TOP_ETH_62P4M_PTP_SEL			70
#define CLK_TOP_ETH_50M_RMII_SEL			71
#define CLK_TOP_SFLASH_SEL				72
#define CLK_TOP_GCPU_SEL				73
#define CLK_TOP_MAC_TL_SEL				74
#define CLK_TOP_VDSTX_DG_CTS_SEL			75
#define CLK_TOP_PLL_DPIX_SEL				76
#define CLK_TOP_ECC_SEL					77
#define CLK_TOP_APLL_I2SIN0_MCK_SEL			78
#define CLK_TOP_APLL_I2SIN1_MCK_SEL			79
#define CLK_TOP_APLL_I2SIN2_MCK_SEL			80
#define CLK_TOP_APLL_I2SIN3_MCK_SEL			81
#define CLK_TOP_APLL_I2SIN4_MCK_SEL			82
#define CLK_TOP_APLL_I2SIN6_MCK_SEL			83
#define CLK_TOP_APLL_I2SOUT0_MCK_SEL			84
#define CLK_TOP_APLL_I2SOUT1_MCK_SEL			85
#define CLK_TOP_APLL_I2SOUT2_MCK_SEL			86
#define CLK_TOP_APLL_I2SOUT3_MCK_SEL			87
#define CLK_TOP_APLL_I2SOUT4_MCK_SEL			88
#define CLK_TOP_APLL_I2SOUT6_MCK_SEL			89
#define CLK_TOP_APLL_FMI2S_MCK_SEL			90
#define CLK_TOP_APLL_TDMOUT_MCK_SEL			91
#define CLK_TOP_MFG_SEL_MFGPLL				92
#define CLK_TOP_APLL12_CK_DIV_I2SIN0			93
#define CLK_TOP_APLL12_CK_DIV_I2SIN1			94
#define CLK_TOP_APLL12_CK_DIV_I2SOUT0			95
#define CLK_TOP_APLL12_CK_DIV_I2SOUT1			96
#define CLK_TOP_APLL12_CK_DIV_FMI2S			97
#define CLK_TOP_APLL12_CK_DIV_TDMOUT_M			98
#define CLK_TOP_CCIPLL					99
#define CLK_TOP_MAINPLL					100
#define CLK_TOP_MAINPLL_D3				101
#define CLK_TOP_MAINPLL_D4				102
#define CLK_TOP_MAINPLL_D4_D2				103
#define CLK_TOP_MAINPLL_D4_D4				104
#define CLK_TOP_MAINPLL_D4_D8				105
#define CLK_TOP_MAINPLL_D5				106
#define CLK_TOP_MAINPLL_D5_D2				107
#define CLK_TOP_MAINPLL_D5_D4				108
#define CLK_TOP_MAINPLL_D5_D8				109
#define CLK_TOP_MAINPLL_D6				110
#define CLK_TOP_MAINPLL_D6_D2				111
#define CLK_TOP_MAINPLL_D6_D4				112
#define CLK_TOP_MAINPLL_D6_D8				113
#define CLK_TOP_MAINPLL_D7				114
#define CLK_TOP_MAINPLL_D7_D2				115
#define CLK_TOP_MAINPLL_D7_D4				116
#define CLK_TOP_MAINPLL_D7_D8				117
#define CLK_TOP_MAINPLL_D9				118
#define CLK_TOP_UNIVPLL					119
#define CLK_TOP_UNIVPLL_D2				120
#define CLK_TOP_UNIVPLL_D3				121
#define CLK_TOP_UNIVPLL_D4				122
#define CLK_TOP_UNIVPLL_D4_D2				123
#define CLK_TOP_UNIVPLL_D4_D4				124
#define CLK_TOP_UNIVPLL_D4_D8				125
#define CLK_TOP_UNIVPLL_D5				126
#define CLK_TOP_UNIVPLL_D5_D2				127
#define CLK_TOP_UNIVPLL_D5_D4				128
#define CLK_TOP_UNIVPLL_D6				129
#define CLK_TOP_UNIVPLL_D6_D2				130
#define CLK_TOP_UNIVPLL_D6_D4				131
#define CLK_TOP_UNIVPLL_D6_D8				132
#define CLK_TOP_UNIVPLL_D6_D16				133
#define CLK_TOP_UNIVPLL_D7				134
#define CLK_TOP_UNIVPLL_D7_D2				135
#define CLK_TOP_UNIVPLL_D7_D3				136
#define CLK_TOP_LVDSTX_DG_CTS				137
#define CLK_TOP_UNIVPLL_192M				138
#define CLK_TOP_UNIVPLL_192M_D2				139
#define CLK_TOP_UNIVPLL_192M_D4				140
#define CLK_TOP_UNIVPLL_192M_D8				141
#define CLK_TOP_UNIVPLL_192M_D10			142
#define CLK_TOP_UNIVPLL_192M_D16			143
#define CLK_TOP_UNIVPLL_192M_D32			144
#define CLK_TOP_APLL1					145
#define CLK_TOP_APLL1_D2				146
#define CLK_TOP_APLL1_D4				147
#define CLK_TOP_APLL1_D8				148
#define CLK_TOP_APLL1_D3				149
#define CLK_TOP_APLL2					150
#define CLK_TOP_APLL2_D2				151
#define CLK_TOP_APLL2_D4				152
#define CLK_TOP_APLL2_D8				153
#define CLK_TOP_APLL2_D3				154
#define CLK_TOP_MFGPLL					155
#define CLK_TOP_MMPLL					156
#define CLK_TOP_MMPLL_D4				157
#define CLK_TOP_MMPLL_D4_D2				158
#define CLK_TOP_MMPLL_D4_D4				159
#define CLK_TOP_VPLL_DPIX				160
#define CLK_TOP_MMPLL_D5				161
#define CLK_TOP_MMPLL_D5_D2				162
#define CLK_TOP_MMPLL_D5_D4				163
#define CLK_TOP_MMPLL_D6				164
#define CLK_TOP_MMPLL_D6_D2				165
#define CLK_TOP_MMPLL_D7				166
#define CLK_TOP_MMPLL_D9				167
#define CLK_TOP_TVDPLL1					168
#define CLK_TOP_TVDPLL1_D2				169
#define CLK_TOP_TVDPLL1_D4				170
#define CLK_TOP_TVDPLL1_D8				171
#define CLK_TOP_TVDPLL1_D16				172
#define CLK_TOP_TVDPLL2					173
#define CLK_TOP_TVDPLL2_D2				174
#define CLK_TOP_TVDPLL2_D4				175
#define CLK_TOP_TVDPLL2_D8				176
#define CLK_TOP_TVDPLL2_D16				177
#define CLK_TOP_ETHPLL					178
#define CLK_TOP_ETHPLL_D2				179
#define CLK_TOP_ETHPLL_D8				180
#define CLK_TOP_ETHPLL_D10				181
#define CLK_TOP_EMIPLL					182
#define CLK_TOP_MSDCPLL					183
#define CLK_TOP_MSDCPLL_D2				184
#define CLK_TOP_UFSPLL					185
#define CLK_TOP_UFSPLL_D2				186
#define CLK_TOP_APUPLL					187
#define CLK_TOP_CLKRTC					188
#define CLK_TOP_RTC32K_CK_I				189
#define CLK_TOP_TCK_26M_MX9				190
#define CLK_TOP_VOWPLL					191
#define CLK_TOP_F26M_CK_D2				192
#define CLK_TOP_OSC					193
#define CLK_TOP_OSC_D2					194
#define CLK_TOP_OSC_D4					195
#define CLK_TOP_OSC_D8					196
#define CLK_TOP_OSC_D16					197
#define CLK_TOP_OSC_D3					198
#define CLK_TOP_OSC_D7					199
#define CLK_TOP_OSC_D10					200
#define CLK_TOP_OSC_D20					201
#define CLK_TOP_F26M					202
#define CLK_TOP_RTC					203
#define CLK_TOP_AXI					204
#define CLK_TOP_AXI_PERI				205
#define CLK_TOP_AXI_UFS					206
#define CLK_TOP_BUS_AXIMEM				207
#define CLK_TOP_DISP0					208
#define CLK_TOP_MMINFRA					209
#define CLK_TOP_UART					210
#define CLK_TOP_SPI0					211
#define CLK_TOP_SPI1					212
#define CLK_TOP_SPI2					213
#define CLK_TOP_SPI3					214
#define CLK_TOP_SPI4					215
#define CLK_TOP_SPI5					216
#define CLK_TOP_MSDC50_0_HCLK				217
#define CLK_TOP_MSDC50_0				218
#define CLK_TOP_AES_MSDCFDE				219
#define CLK_TOP_MSDC30_1				220
#define CLK_TOP_MSDC30_1_HCLK				221
#define CLK_TOP_MSDC30_2				222
#define CLK_TOP_MSDC30_2_HCLK				223
#define CLK_TOP_AUD_INTBUS				224
#define CLK_TOP_ATB					225
#define CLK_TOP_DISP_PWM				226
#define CLK_TOP_USB_TOP_P0				227
#define CLK_TOP_USB_XHCI_P0				228
#define CLK_TOP_USB_TOP_P1				229
#define CLK_TOP_USB_XHCI_P1				230
#define CLK_TOP_USB_TOP_P2				231
#define CLK_TOP_USB_XHCI_P2				232
#define CLK_TOP_USB_TOP_P3				233
#define CLK_TOP_USB_XHCI_P3				234
#define CLK_TOP_USB_TOP_P4				235
#define CLK_TOP_USB_XHCI_P4				236
#define CLK_TOP_I2C					237
#define CLK_TOP_AUD_ENGEN1				238
#define CLK_TOP_AUD_ENGEN2				239
#define CLK_TOP_AES_UFSFDE				240
#define CLK_TOP_UFS					241
#define CLK_TOP_AUD_1					242
#define CLK_TOP_AUD_2					243
#define CLK_TOP_VENC					244
#define CLK_TOP_VDEC					245
#define CLK_TOP_PWM					246
#define CLK_TOP_AUDIO_H					247
#define CLK_TOP_MEM_SUB					248
#define CLK_TOP_MEM_SUB_PERI				249
#define CLK_TOP_MEM_SUB_UFS				250
#define CLK_TOP_DSI_OCC					251
#define CLK_TOP_IMG1					252
#define CLK_TOP_IPE					253
#define CLK_TOP_CAM					254
#define CLK_TOP_DXCC					255
#define CLK_TOP_MDP0					256
#define CLK_TOP_DP					257
#define CLK_TOP_EDP					258
#define CLK_TOP_EDP_FAVT				259
#define CLK_TOP_SFLASH					260
#define CLK_TOP_MAC_TL					261
#define CLK_TOP_VDSTX_DG_CTS				262
#define CLK_TOP_PLL_DPIX				263
#define CLK_TOP_ECC					264
#define CLK_TOP_USB_FRMCNT_CK_P0			265
#define CLK_TOP_USB_FRMCNT_CK_P1			266
#define CLK_TOP_USB_FRMCNT_CK_P2			267
#define CLK_TOP_USB_FRMCNT_CK_P3			268
#define CLK_TOP_USB_FRMCNT_CK_P4			269
#define CLK_TOP_FMCNT_P0_EN				270
#define CLK_TOP_FMCNT_P1_EN				271
#define CLK_TOP_FMCNT_P2_EN				272
#define CLK_TOP_FMCNT_P3_EN				273
#define CLK_TOP_FMCNT_P4_EN				274
#define CLK_TOP_USB_F26M_CK_EN				275
#define CLK_TOP_SSPXTP_F26M_CK_EN			276
#define CLK_TOP_USB2_PHY_RF_P0_EN			277
#define CLK_TOP_USB2_PHY_RF_P1_EN			278
#define CLK_TOP_USB2_PHY_RF_P2_EN			279
#define CLK_TOP_USB2_PHY_RF_P3_EN			280
#define CLK_TOP_USB2_PHY_RF_P4_EN			281
#define CLK_TOP_USB2_26M_CK_P0_EN			282
#define CLK_TOP_USB2_26M_CK_P1_EN			283
#define CLK_TOP_USB2_26M_CK_P2_EN			284
#define CLK_TOP_USB2_26M_CK_P3_EN			285
#define CLK_TOP_USB2_26M_CK_P4_EN			286
#define CLK_TOP_F26M_CK_EN				287
#define CLK_TOP_AP2CON_EN				288
#define CLK_TOP_EINT_N_EN				289
#define CLK_TOP_TOPCKGEN_FMIPI_CSI_UP26M_CK_EN		290
#define CLK_TOP_DRAMULP_CK_EN				291
#define CLK_TOP_EINT_E_EN				292
#define CLK_TOP_EINT_W_EN				293
#define CLK_TOP_EINT_S_EN				294
#define CLK_TOP_NR_CLK					295

/* INFRACFG_AO */
#define CLK_IFRAO_CQ_DMA_FPC				0
#define CLK_IFRAO_DEBUGSYS				1
#define CLK_IFRAO_DBG_TRACE				2
#define CLK_IFRAO_CQ_DMA				3
#define CLK_IFRAO_NR_CLK				4

/* APMIXEDSYS */
#define CLK_APMIXED_ARMPLL_LL				0
#define CLK_APMIXED_ARMPLL_BL				1
#define CLK_APMIXED_CCIPLL				2
#define CLK_APMIXED_MAINPLL				3
#define CLK_APMIXED_UNIVPLL				4
#define CLK_APMIXED_MMPLL				5
#define CLK_APMIXED_MFGPLL				6
#define CLK_APMIXED_APLL1				7
#define CLK_APMIXED_APLL2				8
#define CLK_APMIXED_EMIPLL				9
#define CLK_APMIXED_APUPLL2				10
#define CLK_APMIXED_APUPLL				11
#define CLK_APMIXED_TVDPLL1				12
#define CLK_APMIXED_TVDPLL2				13
#define CLK_APMIXED_ETHPLL				14
#define CLK_APMIXED_MSDCPLL				15
#define CLK_APMIXED_UFSPLL				16
#define CLK_APMIXED_NR_CLK				17

/* PERICFG_AO */
#define CLK_PERAO_UART0				0
#define CLK_PERAO_UART1				1
#define CLK_PERAO_UART2				2
#define CLK_PERAO_UART3				3
#define CLK_PERAO_PWM_H				4
#define CLK_PERAO_PWM_B				5
#define CLK_PERAO_PWM_FB1				6
#define CLK_PERAO_PWM_FB2				7
#define CLK_PERAO_PWM_FB3				8
#define CLK_PERAO_PWM_FB4				9
#define CLK_PERAO_DISP_PWM0			10
#define CLK_PERAO_DISP_PWM1			11
#define CLK_PERAO_SPI0_B				12
#define CLK_PERAO_SPI1_B				13
#define CLK_PERAO_SPI2_B				14
#define CLK_PERAO_SPI3_B				15
#define CLK_PERAO_SPI4_B				16
#define CLK_PERAO_SPI5_B				17
#define CLK_PERAO_SPI0_H				18
#define CLK_PERAO_SPI1_H				19
#define CLK_PERAO_SPI2_H				20
#define CLK_PERAO_SPI3_H				21
#define CLK_PERAO_SPI4_H				22
#define CLK_PERAO_SPI5_H				23
#define CLK_PERAO_AXI				24
#define CLK_PERAO_AHB_APB				25
#define CLK_PERAO_TL				26
#define CLK_PERAO_REF				27
#define CLK_PERAO_I2C				28
#define CLK_PERAO_DMA_B				29
#define CLK_PERAO_SSUSB0_REF			30
#define CLK_PERAO_SSUSB0_FRMCNT			31
#define CLK_PERAO_SSUSB0_SYS			32
#define CLK_PERAO_SSUSB0_XHCI			33
#define CLK_PERAO_SSUSB0_F				34
#define CLK_PERAO_SSUSB0_H				35
#define CLK_PERAO_SSUSB1_REF			36
#define CLK_PERAO_SSUSB1_FRMCNT			37
#define CLK_PERAO_SSUSB1_SYS			38
#define CLK_PERAO_SSUSB1_XHCI			39
#define CLK_PERAO_SSUSB1_F				40
#define CLK_PERAO_SSUSB1_H				41
#define CLK_PERAO_SSUSB2_REF			42
#define CLK_PERAO_SSUSB2_FRMCNT			43
#define CLK_PERAO_SSUSB2_SYS			44
#define CLK_PERAO_SSUSB2_XHCI			45
#define CLK_PERAO_SSUSB2_F				46
#define CLK_PERAO_SSUSB2_H				47
#define CLK_PERAO_SSUSB3_REF			48
#define CLK_PERAO_SSUSB3_FRMCNT			49
#define CLK_PERAO_SSUSB3_SYS			50
#define CLK_PERAO_SSUSB3_XHCI			51
#define CLK_PERAO_SSUSB3_F				52
#define CLK_PERAO_SSUSB3_H				53
#define CLK_PERAO_SSUSB4_REF			54
#define CLK_PERAO_SSUSB4_FRMCNT			55
#define CLK_PERAO_SSUSB4_SYS			56
#define CLK_PERAO_SSUSB4_XHCI			57
#define CLK_PERAO_SSUSB4_F				58
#define CLK_PERAO_SSUSB4_H				59
#define CLK_PERAO_MSDC0				60
#define CLK_PERAO_MSDC0_H				61
#define CLK_PERAO_MSDC0_FAES			62
#define CLK_PERAO_MSDC0_MST_F			63
#define CLK_PERAO_MSDC0_SLV_H			64
#define CLK_PERAO_MSDC1				65
#define CLK_PERAO_MSDC1_H				66
#define CLK_PERAO_MSDC1_MST_F			67
#define CLK_PERAO_MSDC1_SLV_H			68
#define CLK_PERAO_MSDC2				69
#define CLK_PERAO_MSDC2_H				70
#define CLK_PERAO_MSDC2_MST_F			71
#define CLK_PERAO_MSDC2_SLV_H			72
#define CLK_PERAO_SFLASH				73
#define CLK_PERAO_SFLASH_F				74
#define CLK_PERAO_SFLASH_H				75
#define CLK_PERAO_SFLASH_P				76
#define CLK_PERAO_AUDIO0				77
#define CLK_PERAO_AUDIO1				78
#define CLK_PERAO_AUDIO2				79
#define CLK_PERAO_AUXADC_26M			80
#define CLK_PERAO_NR_CLK				81

/* AFE */
#define CLK_AFE_DL0_DAC_TML				0
#define CLK_AFE_DL0_DAC_HIRES				1
#define CLK_AFE_DL0_DAC					2
#define CLK_AFE_DL0_PREDIS				3
#define CLK_AFE_DL0_NLE					4
#define CLK_AFE_PCM0					5
#define CLK_AFE_CM1					6
#define CLK_AFE_CM0					7
#define CLK_AFE_HW_GAIN23				8
#define CLK_AFE_HW_GAIN01				9
#define CLK_AFE_FM_I2S					10
#define CLK_AFE_MTKAIFV4				11
#define CLK_AFE_DMIC1_ADC_HIRES_TML			12
#define CLK_AFE_DMIC1_ADC_HIRES				13
#define CLK_AFE_DMIC1_TML				14
#define CLK_AFE_DMIC1_ADC				15
#define CLK_AFE_DMIC0_ADC_HIRES_TML			16
#define CLK_AFE_DMIC0_ADC_HIRES				17
#define CLK_AFE_DMIC0_TML				18
#define CLK_AFE_DMIC0_ADC				19
#define CLK_AFE_UL0_ADC_HIRES_TML			20
#define CLK_AFE_UL0_ADC_HIRES				21
#define CLK_AFE_UL0_TML					22
#define CLK_AFE_UL0_ADC					23
#define CLK_AFE_ETDM_IN1				24
#define CLK_AFE_ETDM_IN0				25
#define CLK_AFE_ETDM_OUT4				26
#define CLK_AFE_ETDM_OUT1				27
#define CLK_AFE_ETDM_OUT0				28
#define CLK_AFE_TDM_OUT					29
#define CLK_AFE_GENERAL4_ASRC				30
#define CLK_AFE_GENERAL3_ASRC				31
#define CLK_AFE_GENERAL2_ASRC				32
#define CLK_AFE_GENERAL1_ASRC				33
#define CLK_AFE_GENERAL0_ASRC				34
#define CLK_AFE_CONNSYS_I2S_ASRC			35
#define CLK_AFE_AUDIO_HOPPING				36
#define CLK_AFE_AUDIO_F26M				37
#define CLK_AFE_APLL1					38
#define CLK_AFE_APLL2					39
#define CLK_AFE_H208M					40
#define CLK_AFE_APLL_TUNER2				41
#define CLK_AFE_APLL_TUNER1				42
#define CLK_AFE_NR_CLK					43

/* UFSCFG_AO_REG */
#define CLK_UFSCFG_AO_REG_UNIPRO_TX_SYM			0
#define CLK_UFSCFG_AO_REG_UNIPRO_RX_SYM0		1
#define CLK_UFSCFG_AO_REG_UNIPRO_RX_SYM1		2
#define CLK_UFSCFG_AO_REG_UNIPRO_SYS			3
#define CLK_UFSCFG_AO_REG_U_SAP_CFG			4
#define CLK_UFSCFG_AO_REG_U_PHY_TOP_AHB_S_BUS		5
#define CLK_UFSCFG_AO_REG_NR_CLK			6

/* UFSCFG_PDN_REG */
#define CLK_UFSCFG_REG_UFSHCI_UFS			0
#define CLK_UFSCFG_REG_UFSHCI_AES			1
#define CLK_UFSCFG_REG_UFSHCI_U_AHB			2
#define CLK_UFSCFG_REG_UFSHCI_U_AXI			3
#define CLK_UFSCFG_PDN_REG_NR_CLK			4

/* IMP_IIC_WRAP_WS */
#define CLK_IMPWS_I2C2					0
#define CLK_IMPWS_NR_CLK				1

/* IMP_IIC_WRAP_E */
#define CLK_IMPE_I2C0					0
#define CLK_IMPE_I2C1					1
#define CLK_IMPE_NR_CLK					2

/* IMP_IIC_WRAP_S */
#define CLK_IMPS_I2C3					0
#define CLK_IMPS_I2C4					1
#define CLK_IMPS_I2C5					2
#define CLK_IMPS_I2C6					3
#define CLK_IMPS_NR_CLK					4

/* IMP_IIC_WRAP_EN */
#define CLK_IMPEN_I2C7					0
#define CLK_IMPEN_I2C8					1
#define CLK_IMPEN_NR_CLK				2

/* MFG */
#define CLK_MFG_BG3D					0
#define CLK_MFG_NR_CLK					1

/* DISPSYS_CONFIG */
#define CLK_MM_DISP_OVL0_4L				0
#define CLK_MM_DISP_OVL1_4L				1
#define CLK_MM_VPP_RSZ0					2
#define CLK_MM_VPP_RSZ1					3
#define CLK_MM_DISP_RDMA0				4
#define CLK_MM_DISP_RDMA1				5
#define CLK_MM_DISP_COLOR0				6
#define CLK_MM_DISP_COLOR1				7
#define CLK_MM_DISP_CCORR0				8
#define CLK_MM_DISP_CCORR1				9
#define CLK_MM_DISP_CCORR2				10
#define CLK_MM_DISP_CCORR3				11
#define CLK_MM_DISP_AAL0				12
#define CLK_MM_DISP_AAL1				13
#define CLK_MM_DISP_GAMMA0				14
#define CLK_MM_DISP_GAMMA1				15
#define CLK_MM_DISP_DITHER0				16
#define CLK_MM_DISP_DITHER1				17
#define CLK_MM_DISP_DSC_WRAP0				18
#define CLK_MM_VPP_MERGE0				19
#define CLK_MMSYS_0_DISP_DVO				20
#define CLK_MMSYS_0_DISP_DSI0				21
#define CLK_MM_DP_INTF0					22
#define CLK_MM_DPI0                     23
#define CLK_MM_DISP_WDMA0				24
#define CLK_MM_DISP_WDMA1				25
#define CLK_MM_DISP_FAKE_ENG0				26
#define CLK_MM_DISP_FAKE_ENG1				27
#define CLK_MM_SMI_LARB					28
#define CLK_MM_DISP_MUTEX0				29
#define CLK_MM_DIPSYS_CONFIG				30
#define CLK_MM_DUMMY					31
#define CLK_MMSYS_1_DISP_DSI0				32
#define CLK_MMSYS_1_LVDS_ENCODER			33
#define CLK_MMSYS_1_DPI0               34
#define CLK_MMSYS_1_DISP_DVO				35
#define CLK_MM_DP_INTF					36
#define CLK_MMSYS_1_LVDS_ENCODER_CTS			37
#define CLK_MMSYS_1_DISP_DVO_AVT			38
#define CLK_MM_NR_CLK					39

/* IMGSYS1 */
#define CLK_IMGSYS1_LARB9				0
#define CLK_IMGSYS1_LARB11				1
#define CLK_IMGSYS1_DIP					2
#define CLK_IMGSYS1_GALS				3
#define CLK_IMGSYS1_NR_CLK				4

/* IMGSYS2 */
#define CLK_IMGSYS2_LARB9				0
#define CLK_IMGSYS2_LARB11				1
#define CLK_IMGSYS2_MFB					2
#define CLK_IMGSYS2_WPE					3
#define CLK_IMGSYS2_MSS					4
#define CLK_IMGSYS2_GALS				5
#define CLK_IMGSYS2_NR_CLK				6

/* VDEC_CORE */
#define CLK_VDEC_CORE_LARB_CKEN				0
#define CLK_VDEC_CORE_VDEC_CKEN				1
#define CLK_VDEC_CORE_VDEC_ACTIVE			2
#define CLK_VDEC_CORE_NR_CLK				3

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE1_VENC				1
#define CLK_VEN1_CKE2_JPGENC				2
#define CLK_VEN1_CKE3_JPGDEC				3
#define CLK_VEN1_CKE4_JPGDEC_C1				4
#define CLK_VEN1_CKE5_GALS				5
#define CLK_VEN1_CKE6_GALS_SRAM				6
#define CLK_VEN1_NR_CLK					7

/* VLPCFG_REG */
#define CLK_VLPCFG_REG_SCP				0
#define CLK_VLPCFG_REG_RG_R_APXGPT_26M		1
#define CLK_VLPCFG_REG_DPMSRCK_TEST			2
#define CLK_VLPCFG_REG_RG_DPMSRRTC_TEST			3
#define CLK_VLPCFG_REG_DPMSRULP_TEST			4
#define CLK_VLPCFG_REG_SPMI_P_MST			5
#define CLK_VLPCFG_REG_SPMI_P_MST_32K			6
#define CLK_VLPCFG_REG_PMIF_SPMI_P_SYS			7
#define CLK_VLPCFG_REG_PMIF_SPMI_P_TMR			8
#define CLK_VLPCFG_REG_PMIF_SPMI_M_SYS			9
#define CLK_VLPCFG_REG_PMIF_SPMI_M_TMR			10
#define CLK_VLPCFG_REG_DVFSRC				11
#define CLK_VLPCFG_REG_PWM_VLP				12
#define CLK_VLPCFG_REG_SRCK				13
#define CLK_VLPCFG_REG_SSPM_F26M			14
#define CLK_VLPCFG_REG_SSPM_F32K			15
#define CLK_VLPCFG_REG_SSPM_ULPOSC			16
#define CLK_VLPCFG_REG_VLP_32K_COM			17
#define CLK_VLPCFG_REG_VLP_26M_COM			18
#define CLK_VLPCFG_REG_NR_CLK				19

/* VLP_CKSYS */
#define CLK_VLP_CK_SCP_SEL				0
#define CLK_VLP_CK_PWRAP_ULPOSC_SEL			1
#define CLK_VLP_CK_SPMI_P_MST_SEL			2
#define CLK_VLP_CK_DVFSRC_SEL				3
#define CLK_VLP_CK_PWM_VLP_SEL				4
#define CLK_VLP_CK_AXI_VLP_SEL				5
#define CLK_VLP_CK_SYSTIMER_26M_SEL			6
#define CLK_VLP_CK_SSPM_SEL				7
#define CLK_VLP_CK_SSPM_F26M_SEL			8
#define CLK_VLP_CK_SRCK_SEL				9
#define CLK_VLP_CK_SCP_SPI_SEL				10
#define CLK_VLP_CK_SCP_IIC_SEL				11
#define CLK_VLP_CK_SCP_SPI_HIGH_SPD_SEL			12
#define CLK_VLP_CK_SCP_IIC_HIGH_SPD_SEL			13
#define CLK_VLP_CK_SSPM_ULPOSC_SEL			14
#define CLK_VLP_CK_APXGPT_26M_SEL			15
#define CLK_VLP_CK_VADSP_SEL				16
#define CLK_VLP_CK_VADSP_VOWPLL_SEL			17
#define CLK_VLP_CK_VADSP_UARTHUB_BCLK_SEL		18
#define CLK_VLP_CK_CAMTG0_SEL				19
#define CLK_VLP_CK_CAMTG1_SEL				20
#define CLK_VLP_CK_CAMTG2_SEL				21
#define CLK_VLP_CK_AUD_ADC_SEL				22
#define CLK_VLP_CK_KP_IRQ_GEN_SEL			23
#define CLK_VLP_CK_SCP					24
#define CLK_VLP_CK_PWRAP_ULPOSC				25
#define CLK_VLP_CK_SPMI_P_MST				26
#define CLK_VLP_CK_DVFSRC				27
#define CLK_VLP_CK_PWM_VLP				28
#define CLK_VLP_CK_SSPM					29
#define CLK_VLP_CK_SSPM_F26M				30
#define CLK_VLP_CK_SRCK					31
#define CLK_VLP_CK_SCP_IIC				32
#define CLK_VLP_CK_VADSP				33
#define CLK_VLP_CK_VADSP_VOWPLL				34
#define CLK_VLP_CK_VADSP_VLP_26M			35
#define CLK_VLP_CK_SEJ_26M				36
#define CLK_VLP_CK_SPMI_P_MST_32K			37
#define CLK_VLP_CK_VLP_F32K_COM				38
#define CLK_VLP_CK_VLP_F26M_COM				39
#define CLK_VLP_CK_SSPM_F32K				40
#define CLK_VLP_CK_SSPM_ULPOSC				41
#define CLK_VLP_CK_DPMSRCK				42
#define CLK_VLP_CK_DPMSRULP				43
#define CLK_VLP_CK_DPMSRRTC				44
#define CLK_VLP_CK_VADSYS_VLP_26M_EN			45
#define CLK_VLP_CK_VADSYS_VLP_26M_EN_V			46
#define CLK_VLP_CK_SEJ_13M_EN				47
#define CLK_VLP_CK_SEJ_13M_EN_V				48
#define CLK_VLP_CK_SEJ_26M_EN				49
#define CLK_VLP_CK_SEJ_26M_EN_V				50
#define CLK_VLP_CK_FMIPI_CSI_UP26M_CK_EN		51
#define CLK_VLP_CK_FMIPI_CSI_UP26M_CK_EN_V		52
#define CLK_VLP_CK_NR_CLK				53

/* SCP_IIC */
#define CLK_SCP_IIC_I2C0_W1S				0
#define CLK_SCP_IIC_I2C1_W1S				1
#define CLK_SCP_IIC_NR_CLK				2

/* SCP */
#define CLK_SCP_SET_SPI0				0
#define CLK_SCP_SET_SPI1				1
#define CLK_SCP_NR_CLK					2

/* VADSYS */
#define CLK_VAD_CORE0_EN				0
#define CLK_VAD_BUSEMI_EN				1
#define CLK_VAD_TIMER_EN				2
#define CLK_VAD_DMA0_EN					3
#define CLK_VAD_UART_EN					4
#define CLK_VAD_VOWPLL_EN				5
#define CLK_VADSYS_26M					6
#define CLK_VADSYS_BUS					7
#define CLK_VAD_NR_CLK					8

/* CAMSYS_MAIN */
#define CLK_CAM_M_LARB13				0
#define CLK_CAM_M_LARB14				1
#define CLK_CAM_M_CAMSYS_MAIN_CAM			2
#define CLK_CAM_M_CAMSYS_MAIN_CAMTG			3
#define CLK_CAM_M_SENINF				4
#define CLK_CAM_M_CAMSV1				5
#define CLK_CAM_M_CAMSV2				6
#define CLK_CAM_M_CAMSV3				7
#define CLK_CAM_M_FAKE_ENG				8
#define CLK_CAM_M_CAM2MM_GALS				9
#define CLK_CAM_M_CAMSV4				10
#define CLK_CAM_M_PDA					11
#define CLK_CAM_M_NR_CLK				12

/* CAMSYS_RAWA */
#define CLK_CAM_RA_CAMSYS_RAWA_LARBX			0
#define CLK_CAM_RA_CAMSYS_RAWA_CAM			1
#define CLK_CAM_RA_CAMSYS_RAWA_CAMTG			2
#define CLK_CAM_RA_NR_CLK				3

/* CAMSYS_RAWB */
#define CLK_CAM_RB_CAMSYS_RAWB_LARBX			0
#define CLK_CAM_RB_CAMSYS_RAWB_CAM			1
#define CLK_CAM_RB_CAMSYS_RAWB_CAMTG			2
#define CLK_CAM_RB_NR_CLK				3

/* IPESYS */
#define CLK_IPE_LARB19					0
#define CLK_IPE_LARB20					1
#define CLK_IPE_SMI_SUBCOM				2
#define CLK_IPE_FD					3
#define CLK_IPE_FE					4
#define CLK_IPE_RSC					5
#define CLK_IPESYS_GALS					6
#define CLK_IPE_NR_CLK					7

/* VLPCFG_AO_REG */
#define EN						0
#define CLK_VLPCFG_AO_REG_NR_CLK			1

/* DVFSRC_TOP */
#define CLK_DVFSRC_TOP_DVFSRC_EN			0
#define CLK_DVFSRC_TOP_NR_CLK				1

/* MMINFRA_CONFIG */
#define CLK_MMINFRA_GCE_D				0
#define CLK_MMINFRA_GCE_M				1
#define CLK_MMINFRA_SMI					2
#define CLK_MMINFRA_GCE_26M				3
#define CLK_MMINFRA_CONFIG_NR_CLK			4

/* GCE_D */
#define CLK_GCE_D_TOP					0
#define CLK_GCE_D_NR_CLK				1

/* GCE_M */
#define CLK_GCE_M_TOP					0
#define CLK_GCE_M_NR_CLK				1

/* MDPSYS_CONFIG */
#define CLK_MDP_MUTEX0					0
#define CLK_MDP_APB_BUS					1
#define CLK_MDP_SMI0					2
#define CLK_MDP_RDMA0					3
#define CLK_MDP_RDMA2					4
#define CLK_MDP_HDR0					5
#define CLK_MDP_AAL0					6
#define CLK_MDP_RSZ0					7
#define CLK_MDP_TDSHP0					8
#define CLK_MDP_COLOR0					9
#define CLK_MDP_WROT0					10
#define CLK_MDP_FAKE_ENG0				11
#define CLK_MDPSYS_CONFIG				12
#define CLK_MDP_RDMA1					13
#define CLK_MDP_RDMA3					14
#define CLK_MDP_HDR1					15
#define CLK_MDP_AAL1					16
#define CLK_MDP_RSZ1					17
#define CLK_MDP_TDSHP1					18
#define CLK_MDP_COLOR1					19
#define CLK_MDP_WROT1					20
#define CLK_MDP_RSZ2					21
#define CLK_MDP_WROT2					22
#define CLK_MDP_RSZ3					23
#define CLK_MDP_WROT3					24
#define CLK_MDP_BIRSZ0					25
#define CLK_MDP_BIRSZ1					26
#define CLK_MDP_NR_CLK					27

/* DBGAO */
#define CLK_DBGAO_ATB_EN				0
#define CLK_DBGAO_NR_CLK				1

/* DEM */
#define CLK_DEM_ATB_EN					0
#define CLK_DEM_BUSCLK_EN				1
#define CLK_DEM_SYSCLK_EN				2
#define CLK_DEM_NR_CLK					3

#endif /* _DT_BINDINGS_CLK_MT8189_H */
