diff --git a/stm32mp157c-odyssey.dts.orig b/stm32mp157c-odyssey.dts
index a7ffec8f1..23bb19d19 100644
--- a/arch/arm/boot/dts/stm32mp157c-odyssey.dts
+++ b/arch/arm/boot/dts/stm32mp157c-odyssey.dts
@@ -15,66 +15,345 @@
 	aliases {
 		ethernet0 = &ethernet0;
 		serial0 = &uart4;
+        //usb0 = &usbotg_hs;
 	};
 
 	chosen {
 		stdout-path = "serial0:115200n8";
 	};
+
+	//ethrst {
+	//	label = "eth-rst";
+	//	gpios = <&gpiog  0  GPIO_ACTIVE_HIGH>;
+	//	linux,default-trigger = "eth-rst";
+	//	default-state = "on";
+	//};
+
+    usb_phy_tuning:usb-phy-tuning {
+		st,hs-dc-level = <2>;
+		st,fs-rftime-tuning;
+		st,hs-rftime-reduction;
+		st,hs-current-trim = <15>;
+		st,hs-impedance-trim = <1>;
+		st,squelch-level = <3>;
+		st,hs-rx-offset = <2>;
+		st,no-lsfs-sc;
+	};  
 };
 
 &ethernet0 {
 	status = "okay";
-	pinctrl-0 = <&ethernet0_rgmii_pins_a>;
-	pinctrl-1 = <&ethernet0_rgmii_sleep_pins_a>;
+	pinctrl-0 = <&ethernet0_rmii_pins_a>;
+	pinctrl-1 = <&ethernet0_rmii_sleep_pins_a>;
 	pinctrl-names = "default", "sleep";
-	phy-mode = "rgmii-id";
-	max-speed = <1000>;
+	phy-mode = "rmii";
+	max-speed = <100>;
 	phy-handle = <&phy0>;
-	assigned-clocks = <&rcc ETHCK_K>, <&rcc PLL4_P>;
-	assigned-clock-parents = <&rcc PLL4_P>;
-	assigned-clock-rates = <125000000>; /* Clock PLL4 to 750Mhz in ATF/U-Boot */
-	st,eth-clk-sel;
+	//nvmem-cells = <&ethernet_mac_address>;
+	//nvmem-cell-names = "mac-address";
+	//assigned-clocks = <&rcc ETHCK_K>, <&rcc PLL4_P>;
+	//assigned-clock-parents = <&rcc PLL4_P>;
+	//assigned-clock-rates = <50000000>; /* Clock PLL4 to 600Mhz in ATF/U-Boot */
+    //st,eth-ref-clk_sel;
 
 	mdio0 {
 		#address-cells = <1>;
 		#size-cells = <0>;
 		compatible = "snps,dwmac-mdio";
-		phy0: ethernet-phy@7 { /* KSZ9031RN */
-			reg = <7>;
-			reset-gpios = <&gpiog 0 GPIO_ACTIVE_LOW>; /* ETH_RST# */
-			reset-assert-us = <10000>;
-			reset-deassert-us = <300>;
+        reset-active-low;
+
+    	fixed-link {
+	        speed = <100>;
+	        half-duplex;
+	    };
+
+		phy0: ethernet-phy@0 {
+			reg = <0>;
+			//reset-gpios = <&gpiog 0 (GPIO_ACTIVE_LOW | GPIO_OPEN_DRAIN)>; /* ETH_RST# */
+			//reset-assert-us = <10000>;
+			//reset-deassert-us = <300>;
+		};
+	};
+};
+
+&pinctrl {
+	i2c4_pins_mx: i2c4_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('B', 9, AF6)>; /* I2C4_SDA */
+			bias-disable;
+			drive-open-drain;
+			slew-rate = <0>;
+		};
+	};
+
+	i2c4_sleep_pins_mx: i2c4_sleep_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('B', 9, ANALOG)>; /* I2C4_SDA */
+		};
+	};
+
+	i2c6_pins_mx: i2c6_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('A', 11, AF2)>, /* I2C6_SCL */
+					 <STM32_PINMUX('A', 12, AF2)>; /* I2C6_SDA */
+			bias-disable;
+			drive-open-drain;
+			slew-rate = <0>;
+		};
+	};
+
+	i2c6_sleep_pins_mx: i2c6_sleep_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('A', 11, ANALOG)>, /* I2C6_SCL */
+					 <STM32_PINMUX('A', 12, ANALOG)>; /* I2C6_SDA */
+		};
+	};
+    
+    m4_adc_pins_mx: m4_adc_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('A', 6, ANALOG)>, /* ADC1_INP3 */
+					 <STM32_PINMUX('C', 0, ANALOG)>, /* ADC1_INP10 */
+					 <STM32_PINMUX('F', 12, ANALOG)>, /* ADC1_INP6 */
+					 <STM32_PINMUX('F', 13, ANALOG)>; /* ADC2_INP2 */
+		};
+	};
+
+	m4_dac1_pins_mx: m4_dac1_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('A', 4, ANALOG)>, /* DAC1_OUT1 */
+					 <STM32_PINMUX('A', 5, ANALOG)>; /* DAC1_OUT2 */
+		};
+	};
+
+	m4_i2c1_pins_mx: m4_i2c1_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('F', 14, RSVD)>, /* I2C1_SCL */
+					 <STM32_PINMUX('F', 15, RSVD)>; /* I2C1_SDA */
+		};
+	};
+
+	m4_i2c2_pins_mx: m4_i2c2_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('H', 4, RSVD)>, /* I2C2_SCL */
+					 <STM32_PINMUX('H', 5, RSVD)>; /* I2C2_SDA */
+		};
+	};
+
+	m4_i2c3_pins_mx: m4_i2c3_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('C', 9, RSVD)>, /* I2C3_SDA */
+					 <STM32_PINMUX('H', 7, RSVD)>; /* I2C3_SCL */
+		};
+	};
+
+	m4_i2c5_pins_mx: m4_i2c5_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('D', 0, RSVD)>, /* I2C5_SDA */
+					 <STM32_PINMUX('D', 1, RSVD)>; /* I2C5_SCL */
+		};
+	};
+
+	m4_uart4_pins_mx: m4_uart4_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('B', 2, RSVD)>, /* UART4_RX */
+					 <STM32_PINMUX('G', 11, RSVD)>; /* UART4_TX */
+		};
+	};
+
+	spi2_pins_mx: spi2_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('B', 10, AF5)>, /* SPI2_SCK */
+					 <STM32_PINMUX('C', 3, AF5)>, /* SPI2_MOSI */
+					 <STM32_PINMUX('I', 2, AF5)>; /* SPI2_MISO */
+			bias-disable;
+			drive-push-pull;
+			slew-rate = <1>;
+		};
+	};
+
+	spi2_sleep_pins_mx: spi2_sleep_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* SPI2_SCK */
+					 <STM32_PINMUX('C', 3, ANALOG)>, /* SPI2_MOSI */
+					 <STM32_PINMUX('I', 2, ANALOG)>; /* SPI2_MISO */
+		};
+	};
+
+	usart2_pins_mx: usart2_mx-0 {
+		pins1 {
+			pinmux = <STM32_PINMUX('D', 5, AF7)>; /* USART2_TX */
+			bias-disable;
+			drive-push-pull;
+			slew-rate = <0>;
+		};
+		pins2 {
+			pinmux = <STM32_PINMUX('F', 4, AF7)>; /* USART2_RX */
+			bias-disable;
+		};
+	};
+
+	usart2_idle_pins_mx: usart2_idle_mx-0 {
+		pins1 {
+			pinmux = <STM32_PINMUX('D', 5, ANALOG)>; /* USART2_TX */
+		};
+		pins2 {
+			pinmux = <STM32_PINMUX('F', 4, AF7)>; /* USART2_RX */
+			bias-disable;
+		};
+	};
+
+	usart2_sleep_pins_mx: usart2_sleep_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('D', 5, ANALOG)>, /* USART2_TX */
+					 <STM32_PINMUX('F', 4, ANALOG)>; /* USART2_RX */
 		};
 	};
 };
 
-&i2c1 {
+&pinctrl_z {
+
+	i2c4_pins_z_mx: i2c4_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('Z', 4, AF6)>; /* I2C4_SCL */
+			bias-disable;
+			drive-open-drain;
+			slew-rate = <0>;
+		};
+	};
+
+	i2c4_sleep_pins_z_mx: i2c4_sleep_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('Z', 4, ANALOG)>; /* I2C4_SCL */
+		};
+	};
+
+    usart1_pins_z_mx: usart1_mx-0 {
+		pins1 {
+			pinmux = <STM32_PINMUX('Z', 1, AF7)>; /* USART1_RX */
+			bias-disable;
+		};
+		pins2 {
+			pinmux = <STM32_PINMUX('Z', 2, AF7)>; /* USART1_TX */
+			bias-disable;
+			drive-push-pull;
+			slew-rate = <0>;
+		};
+	};
+
+	usart1_idle_pins_z_mx: usart1_idle_mx-0 {
+		pins1 {
+			pinmux = <STM32_PINMUX('Z', 1, AF7)>; /* USART1_RX */
+			bias-disable;
+		};
+		pins2 {
+			pinmux = <STM32_PINMUX('Z', 2, ANALOG)>; /* USART1_TX */
+		};
+	};
+
+	usart1_sleep_pins_z_mx: usart1_sleep_mx-0 {
+		pins {
+			pinmux = <STM32_PINMUX('Z', 1, ANALOG)>, /* USART1_RX */
+					 <STM32_PINMUX('Z', 2, ANALOG)>; /* USART1_TX */
+		};
+	};
+};
+
+&i2c4 {
 	pinctrl-names = "default", "sleep";
-	pinctrl-0 = <&i2c1_pins_a>;
-	pinctrl-1 = <&i2c1_sleep_pins_a>;
-	i2c-scl-rising-time-ns = <100>;
-	i2c-scl-falling-time-ns = <7>;
+	pinctrl-0 = <&i2c4_pins_mx>;
+	pinctrl-1 = <&i2c4_sleep_pins_mx>;
+	i2c-scl-rising-time-ns = <185>;
+	i2c-scl-falling-time-ns = <20>;
+	clock-frequency = <100000>;
 	status = "okay";
-	/delete-property/dmas;
-	/delete-property/dma-names;
-};
-
-&sdmmc1 {
-	pinctrl-names = "default", "opendrain", "sleep";
-	pinctrl-0 = <&sdmmc1_b4_pins_a>;
-	pinctrl-1 = <&sdmmc1_b4_od_pins_a>;
-	pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
-	cd-gpios = <&gpiob 7 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
-	disable-wp;
-	st,neg-edge;
-	bus-width = <4>;
-	vmmc-supply = <&v3v3>;
+};
+
+&i2c6 {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c6_pins_mx>;
+	pinctrl-1 = <&i2c6_sleep_pins_mx>;
+	i2c-scl-rising-time-ns = <185>;
+	i2c-scl-falling-time-ns = <20>;
+	clock-frequency = <100000>;
 	status = "okay";
 };
 
+&spi2{
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&spi2_pins_mx>;
+	pinctrl-1 = <&spi2_sleep_pins_mx>;
+    cs-gpios = <&gpioc 10 0>;
+	status = "okay";
+
+	spidev@0{
+		compatible = "rohm,dh2228fv";
+		reg = <0>;
+		spi-max-frequency = <4000000>;
+	};
+};
+
+&usart1{
+	pinctrl-names = "default", "idle", "sleep";
+	pinctrl-0 = <&usart1_pins_z_mx>;
+	pinctrl-1 = <&usart1_idle_pins_z_mx>;
+	pinctrl-2 = <&usart1_sleep_pins_z_mx>;
+	status = "okay";
+};
+
+&usart2{
+	pinctrl-names = "default", "idle", "sleep";
+	pinctrl-0 = <&usart2_pins_mx>;
+	pinctrl-1 = <&usart2_idle_pins_mx>;
+	pinctrl-2 = <&usart2_sleep_pins_mx>;
+	status = "okay";
+};
+
+&dmamux1{
+	status = "okay";
+
+	dma-masters = <&dma1>;
+	dma-channels = <8>;
+};
+
 &uart4 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&uart4_pins_a>;
 	status = "okay";
 };
 
+&usbh_ehci {
+    status = "okay";
+    phys = <&usbphyc_port0>;
+};
+
+&usbh_ohci{
+    status = "okay";
+    phys = <&usbphyc_port0>;
+};
+
+&usbotg_hs {
+	compatible = "st,stm32mp15-hsotg", "snps,dwc2";
+	pinctrl-names = "default";
+	pinctrl-0 = <&usbotg_hs_pins_a>;                                          /* configure OTG_ID pin */
+	phys = <&usbphyc_port1 0>;                                                /* 0: UTMI switch selects the OTG controller */
+	phy-names = "usb2-phy";
+	vbus-supply = <&vbus_otg>;                                                /* voltage regulator to supply Vbus */
+	status = "okay";                                                          /* enable OTG */
+};
+
+&usbphyc {
+	status = "okay";
+};
+
+&usbphyc_port0 {
+	//status = "okay";
+	phy-supply = <&vdd_usb>;
+	//st,phy-tuning = <&usb_phy_tuning>;
+};
+
+&usbphyc_port1 {
+	//status = "okay";
+	phy-supply = <&vdd_usb>;
+	//st,phy-tuning = <&usb_phy_tuning>;
+};
+

