Verdi>restart
Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version Q-2020.03-SP2-7_Full64; Runtime version Q-2020.03-SP2-7_Full64;  Nov 18 05:05 2024
NOTE: automatic random seed used: 2837835361
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------
  ***********       IMPORTANT RELEASE NOTES         ************
  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.
  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.
      (Specify +UVM_NO_RELNOTES to turn off this notice)
*Verdi* Loading libsscore_vcs202003.so
FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1, Linux x86_64/64bit, 03/02/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/home/saizhang/sv_test/cases/uvm_router_v1.0/vcs_sim/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ns.
*Verdi* : Enable RPC Server(131069)
*Verdi* : Flush all FSDB Files at 0 ns.
Verdi>run
*Verdi* Enable Verdi Message Catcher.
*Verdi* : Begin dumping the Class Object by file (/usr/Synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.1/verdi/component.config).
*Verdi* : End of class object dumping.
UVM_INFO /usr/Synopsys/vcs/Q-2020.03-SP2-7/etc/uvm-1.1/verdi/uvm_custom_install_verdi_recorder.sv(274) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
*Verdi* Enable Verdi Factory Dumping.
UVM_INFO @ 0: reporter [RNTST] Running test m_test1...
*Verdi* WARNING: Env/runtime option has specified fsdbfile name as "/home/saizhang/sv_test/cases/uvm_router_v1.0/vcs_sim/inter.fsdb". Fsdbfile name in task "Tb.fsdb" is ignored.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
VCD+ Writer Q-2020.03-SP2-7_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
UVM_INFO ../sim_src/m_env.sv(28) @ 0: uvm_test_top.env [ENV] @                   0 ns
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM 1.1d Hooks File 07/11/2013 
UVM_INFO ../sim_src/m_transation.sv(32) @ 0: uvm_test_top.env.m_agt[0].m_sqr@@uvm_sequence [SEQ] This transation's src addr is uvm_test_top.env.m_agt[0].m_sqr.uvm_sequence
UVM_INFO ../sim_src/m_transation.sv(33) @ 0: uvm_test_top.env.m_agt[0].m_sqr@@uvm_sequence [SEQ] This transation's src addr is 0
to check the this      140736888473472
to check the this           0

Stop point #1 @ 0 ns;  
Verdi>step 
uvm_sequence_base.svh, 742 :     if(item == null) begin
Verdi>next
uvm_sequence_base.svh, 749 :     if($cast(seq, item)) begin
Verdi>next
uvm_sequence_base.svh, 756 :     if (sequencer == null)
Verdi>next
uvm_sequence_base.svh, 757 :         sequencer = item.get_sequencer();
Verdi>next
uvm_sequence_base.svh, 759 :     if(sequencer == null)
Verdi>next
uvm_sequence_base.svh, 762 :     if(sequencer == null) begin
Verdi>next
uvm_sequence_base.svh, 767 :     item.set_item_context(this, sequencer);
Verdi>next
uvm_sequence_base.svh, 769 :     if (set_priority < 0)
Verdi>next
uvm_sequence_base.svh, 770 :       set_priority = get_priority();
Verdi>next
uvm_sequence_base.svh, 772 :     sequencer.wait_for_grant(this, set_priority);
Verdi>next
uvm_phase.svh, 1407 :         void'(m_phase_hopper.try_put(succ));
Verdi>next
uvm_phase.svh, 1408 :         if (m_phase_trace)
Verdi>next
uvm_phase.svh, 1409 :           `UVM_PH_TRACE("PH/TRC/SCHEDULED",{"Scheduled from phase ",get_full_name()},succ,UVM_LOW)
Verdi>next
uvm_phase.svh, 1403 :     foreach (m_successors[succ]) begin
Verdi>next
uvm_phase.svh, 1858 :         phase.execute_phase();
Verdi>next
uvm_phase.svh, 1855 :     m_phase_hopper.get(phase);
Verdi>next
uvm_phase.svh, 1138 :     m_state = UVM_PHASE_EXECUTING;
Verdi>next
uvm_phase.svh, 1298 :   m_executing_phases.delete(this);
Verdi>next
uvm_phase.svh, 1314 :   if (m_phase_type == UVM_PHASE_NODE) begin
Verdi>next
uvm_phase.svh, 1386 :   if (m_phase_trace)
Verdi>next
uvm_phase.svh, 1387 :     `UVM_PH_TRACE("PH/TRC/DONE","Completed phase",this,UVM_LOW)
Verdi>next
uvm_phase.svh, 1388 :   m_state = UVM_PHASE_DONE;
Verdi>next
uvm_phase.svh, 1389 :   m_phase_proc = null;
Verdi>next
uvm_phase.svh, 1398 :   if (m_successors.size() == 0) begin
Verdi>next
uvm_phase.svh, 1403 :     foreach (m_successors[succ]) begin
Verdi>next
uvm_phase.svh, 1404 :       if(succ.m_state < UVM_PHASE_SCHEDULED) begin
Verdi>next
uvm_phase.svh, 1405 :         succ.m_state = UVM_PHASE_SCHEDULED;
Verdi>next
uvm_phase.svh, 1407 :         void'(m_phase_hopper.try_put(succ));
Verdi>next
uvm_phase.svh, 1408 :         if (m_phase_trace)
Verdi>next
uvm_phase.svh, 1409 :           `UVM_PH_TRACE("PH/TRC/SCHEDULED",{"Scheduled from phase ",get_full_name()},succ,UVM_LOW)
Verdi>next
uvm_phase.svh, 1403 :     foreach (m_successors[succ]) begin
Verdi>next
uvm_phase.svh, 1858 :         phase.execute_phase();
Verdi>next
uvm_phase.svh, 1855 :     m_phase_hopper.get(phase);
Verdi>next
uvm_phase.svh, 1155 :     if (!$cast(task_phase,m_imp)) begin
Verdi>next
uvm_phase.svh, 1166 :         m_executing_phases[this] = 1;
Verdi>next
uvm_phase.svh, 1168 :         fork : master_phase_process
Verdi>next
uvm_phase.svh, 1184 :         uvm_wait_for_nba_region(); //Give sequences, etc. a chance to object
Verdi>next
uvm_phase.svh, 1171 :             m_phase_proc = process::self();
Verdi>next
uvm_phase.svh, 1176 :             m_state = UVM_PHASE_EXECUTING;
Verdi>next
uvm_phase.svh, 1177 :             task_phase.traverse(top,this,UVM_PHASE_EXECUTING);
Verdi>next
uvm_phase.svh, 1179 :             wait(0); // stay alive for later kill
Verdi>next
uvm_task_phase.svh, 142 :         proc = process::self();
Verdi>next
uvm_task_phase.svh, 143 :         proc.srandom(uvm_create_random_seed(phase.get_type_name(), comp.get_full_name()));
Verdi>next
uvm_task_phase.svh, 145 :         phase.m_num_procs_not_yet_returned++;
Verdi>next
uvm_task_phase.svh, 147 :         if ($cast(seqr,comp))
Verdi>next
uvm_task_phase.svh, 150 :         exec_task(comp,phase);
Verdi>next
uvm_task_phase.svh, 152 :         phase.m_num_procs_not_yet_returned--;
Verdi>next
uvm_task_phase.svh, 142 :         proc = process::self();
Verdi>next
uvm_task_phase.svh, 143 :         proc.srandom(uvm_create_random_seed(phase.get_type_name(), comp.get_full_name()));
Verdi>next
uvm_task_phase.svh, 145 :         phase.m_num_procs_not_yet_returned++;
Verdi>next
uvm_task_phase.svh, 147 :         if ($cast(seqr,comp))
Verdi>next
uvm_task_phase.svh, 150 :         exec_task(comp,phase);
Verdi>next
uvm_task_phase.svh, 152 :         phase.m_num_procs_not_yet_returned--;
Verdi>next
uvm_task_phase.svh, 142 :         proc = process::self();
Verdi>next
uvm_task_phase.svh, 143 :         proc.srandom(uvm_create_random_seed(phase.get_type_name(), comp.get_full_name()));
Verdi>next
uvm_task_phase.svh, 145 :         phase.m_num_procs_not_yet_returned++;
Verdi>next
uvm_task_phase.svh, 147 :         if ($cast(seqr,comp))
Verdi>next
uvm_task_phase.svh, 150 :         exec_task(comp,phase);
Verdi>next
uvm_task_phase.svh, 152 :         phase.m_num_procs_not_yet_returned--;
Verdi>next
uvm_task_phase.svh, 142 :         proc = process::self();
Verdi>next -end
uvm_phase.svh, 1177 :             task_phase.traverse(top,this,UVM_PHASE_EXECUTING);
Verdi>next -end
uvm_phase.svh, 1168 :         fork : master_phase_process
Verdi>next -end
uvm_phase.svh, 1858 :         phase.execute_phase();
Verdi>next -end
UVM_INFO ../sim_src/m_driver.sv(27) @ 1: uvm_test_top.env.m_agt[0].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @3276                                       
  src                          integral      4     'h0                                         
  dst                          integral      4     'hf                                         
  data                         integral      8     'hf3                                        
  begin_time                   time          64    1                                           
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[0].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[0].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_INFO ../sim_src/m_driver.sv(33) @ 165: uvm_test_top.env.m_agt[0].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @3665
  src         integral      4     'h0  
  dst         integral      4     'hf  
  data        integral      8     'h57 
  begin_time  time          64    1    
---------------------------------------

UVM_INFO ../sim_src/m_driver.sv(27) @ 166: uvm_test_top.env.m_agt[0].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @4182                                       
  src                          integral      4     'hf                                         
  dst                          integral      4     'h8                                         
  data                         integral      8     'h82                                        
  begin_time                   time          64    166                                         
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[0].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[0].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_ERROR ../sim_src/m_driver.sv(43) @ 166: uvm_test_top.env.m_agt[0].m_drv [DRV] The transation_item's src port is different with driver port_id, Please have a check.
 The driver's port_id [0]
 The transation src port is [15]
UVM_INFO ../sim_src/m_driver.sv(33) @ 335: uvm_test_top.env.m_agt[0].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @4186
  src         integral      4     'hf  
  dst         integral      4     'h8  
  data        integral      8     'he6 
  begin_time  time          64    166  
---------------------------------------

UVM_INFO ../sim_src/m_transation.sv(32) @ 335: uvm_test_top.env.m_agt[1].m_sqr@@uvm_sequence [SEQ] This transation's src addr is uvm_test_top.env.m_agt[1].m_sqr.uvm_sequence
UVM_INFO ../sim_src/m_transation.sv(33) @ 335: uvm_test_top.env.m_agt[1].m_sqr@@uvm_sequence [SEQ] This transation's src addr is 1
to check the this      140736888475872
to check the this           1

Stop point #1 @ 335 ns;  
Verdi>run
UVM_INFO ../sim_src/m_driver.sv(27) @ 335: uvm_test_top.env.m_agt[1].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @4703                                       
  src                          integral      4     'h1                                         
  dst                          integral      4     'hb                                         
  data                         integral      8     'hbb                                        
  begin_time                   time          64    335                                         
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[1].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[1].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_INFO ../sim_src/m_driver.sv(33) @ 505: uvm_test_top.env.m_agt[1].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @4708
  src         integral      4     'h1  
  dst         integral      4     'hb  
  data        integral      8     'h1f 
  begin_time  time          64    335  
---------------------------------------

UVM_INFO ../sim_src/m_driver.sv(27) @ 506: uvm_test_top.env.m_agt[1].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @5289                                       
  src                          integral      4     'hb                                         
  dst                          integral      4     'hf                                         
  data                         integral      8     'hfc                                        
  begin_time                   time          64    506                                         
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[1].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[1].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_ERROR ../sim_src/m_driver.sv(43) @ 506: uvm_test_top.env.m_agt[1].m_drv [DRV] The transation_item's src port is different with driver port_id, Please have a check.
 The driver's port_id [1]
 The transation src port is [11]
UVM_INFO ../sim_src/m_driver.sv(33) @ 675: uvm_test_top.env.m_agt[1].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @5293
  src         integral      4     'hb  
  dst         integral      4     'hf  
  data        integral      8     'h60 
  begin_time  time          64    506  
---------------------------------------

UVM_INFO ../sim_src/m_transation.sv(32) @ 675: uvm_test_top.env.m_agt[2].m_sqr@@uvm_sequence [SEQ] This transation's src addr is uvm_test_top.env.m_agt[2].m_sqr.uvm_sequence
UVM_INFO ../sim_src/m_transation.sv(33) @ 675: uvm_test_top.env.m_agt[2].m_sqr@@uvm_sequence [SEQ] This transation's src addr is 2
to check the this      140736888476592
to check the this           2

Stop point #1 @ 675 ns;  
Verdi>next
uvm_sequencer_base.svh, 829 :   wait (m_arb_size != m_lock_arb_size);
Verdi>run
UVM_INFO ../sim_src/m_driver.sv(27) @ 675: uvm_test_top.env.m_agt[2].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @5810                                       
  src                          integral      4     'h2                                         
  dst                          integral      4     'hf                                         
  data                         integral      8     'hfb                                        
  begin_time                   time          64    675                                         
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[2].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[2].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_INFO ../sim_src/m_driver.sv(33) @ 845: uvm_test_top.env.m_agt[2].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @5815
  src         integral      4     'h2  
  dst         integral      4     'hf  
  data        integral      8     'h5f 
  begin_time  time          64    675  
---------------------------------------

UVM_INFO ../sim_src/m_driver.sv(27) @ 846: uvm_test_top.env.m_agt[2].m_drv [DRV] got one item 
 -----------------------------------------------------------------------------------------------
Name                           Type          Size  Value                                       
-----------------------------------------------------------------------------------------------
req                            m_transation  -     @6396                                       
  src                          integral      4     'h2                                         
  dst                          integral      4     'hf                                         
  data                         integral      8     'hf5                                        
  begin_time                   time          64    846                                         
  depth                        int           32    'd2                                         
  parent sequence (name)       string        12    uvm_sequence                                
  parent sequence (full name)  string        44    uvm_test_top.env.m_agt[2].m_sqr.uvm_sequence
  sequencer                    string        31    uvm_test_top.env.m_agt[2].m_sqr             
-----------------------------------------------------------------------------------------------

UVM_INFO ../sim_src/m_driver.sv(33) @ 1015: uvm_test_top.env.m_agt[2].m_drv [DRV] send one item 
 ---------------------------------------
Name          Type          Size  Value
---------------------------------------
req           m_transation  -     @6400
  src         integral      4     'h2  
  dst         integral      4     'hf  
  data        integral      8     'h59 
  begin_time  time          64    846  
---------------------------------------

UVM_INFO ../sim_src/m_transation.sv(32) @ 1015: uvm_test_top.env.m_agt[3].m_sqr@@uvm_sequence [SEQ] This transation's src addr is uvm_test_top.env.m_agt[3].m_sqr.uvm_sequence
UVM_INFO ../sim_src/m_transation.sv(33) @ 1015: uvm_test_top.env.m_agt[3].m_sqr@@uvm_sequence [SEQ] This transation's src addr is 3
to check the this      140736888477936
to check the this           3

Stop point #1 @ 1015 ns;  
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1015 ns
CPU Time:      3.010 seconds;       Data structure size:   0.8Mb
Mon Nov 18 05:13:39 2024
debExit
