# axil_register
a testbench for register run on the basis of AXI4-Lite and UVM, using SystemVerilog
