MIG: 18:50:44 : Running synthesis.xit
MIG: 18:50:44 : ################# RUNNING MIG BATCH ###################
MIG: 18:50:44 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2017.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/madanie1/Documents/2017.4/7v3/tcp_ip/tcp_ip.srcs/sources_1/ip/mig_7series_0
MIG: 18:50:44 : synp_flow:  -- synthesis_mode: Other
MIG: 18:50:44 : outputDirectory: /home/madanie1/Documents/2017.4/7v3/tcp_ip/tcp_ip.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 18:50:44 : vivado_mode: xpg_pa
MIG: 18:50:44 :  locked false  
MIG: 18:50:44 : HDL Language: Verilog
MIG: 18:50:44 : compInfo: false
MIG: 18:50:44 : Vivado Options xc7vx690t ffg1157 -2
MIG: 18:50:44 : 1: xc7vx690t 2: ffg1157 3: -2
MIG: 18:50:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:50:44 : xilinx_path: /opt/Xilinx/Vivado/2017.4/ids_lite/ISE
MIG: 18:50:44 : I am in catch area
MIG: 18:50:44 : Running /opt/Xilinx/Vivado/2017.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/madanie1/Documents/2017.4/7v3/tcp_ip/tcp_ip.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home/madanie1/Documents/2017.4/7v3/tcp_ip/tcp_ip.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 18:50:57 : XML_INPUT_FILE: /home/madanie1/Documents/2017.4/7v3/tcp_ip/tcp_ip.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 18:50:57 : Component_Name: mig_7series_0
MIG: 18:50:57 : Moving mig_7series_0.veo ...
MIG: 18:50:57 : Moving mig_7series_0_xmdf.tcl ...
MIG: 18:50:57 : Moving mig_7series_0 ...
MIG: 18:50:57 : Running vlog_synth_rpr.xit
MIG: 18:50:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:50:57 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 18:50:57 : Running simulation.xit
MIG: 18:50:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:50:57 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 18:50:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:50:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:50:57 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
MIG: 18:50:57 : Running implementation.xit
MIG: 18:50:57 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 18:50:57 : IGN:         <InputClkFreq>400</InputClkFreq> <==>         <InputClkFreq>400</InputClkFreq> 
