

================================================================
== Vitis HLS Report for 'fw'
================================================================
* Date:           Sun Jan 28 21:02:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.516 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20754|    20754|  0.415 ms|  0.415 ms|  20755|  20755|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                       |                                                             |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                Instance                               |                            Module                           |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_14                  |fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2                  |      269|      269|  5.380 us|  5.380 us|    269|    269|       no|
        |grp_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_fu_20  |fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |    20482|    20482|  0.410 ms|  0.410 ms|  20482|  20482|       no|
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|    1209|    1297|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      82|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     2|    1215|    1379|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                Instance                               |                            Module                           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_14                  |fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2                  |        0|   0|  803|  681|    0|
    |grp_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_fu_20  |fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |        0|   2|  406|  616|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                  |                                                             |        0|   2| 1209| 1297|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |path_U  |path_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                         |        2|  0|   0|    0|   256|   32|     1|         8192|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          5|    1|          5|
    |path_address0  |  13|          3|    8|         24|
    |path_ce0       |  13|          3|    1|          3|
    |path_ce1       |   9|          2|    1|          2|
    |path_d0        |  13|          3|   32|         96|
    |path_we0       |  13|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          |  82|         19|   44|        133|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                        Name                                        | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                           |  4|   0|    4|          0|
    |grp_fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_14_ap_start_reg                  |  1|   0|    1|          0|
    |grp_fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5_fu_20_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                               |  6|   0|    6|          0|
    +------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|            fw|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|            fw|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|            fw|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|            fw|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|            fw|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|            fw|  return value|
+----------+-----+-----+------------+--------------+--------------+

