-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Fri Jan 13 11:34:51 2023
-- Host        : DESKTOP-6QOF9GB running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top Chorus_effect_Delay_mix_0_0 -prefix
--               Chorus_effect_Delay_mix_0_0_ Delay_pedal_Delay_mix_0_0_sim_netlist.vhdl
-- Design      : Delay_pedal_Delay_mix_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Chorus_effect_Delay_mix_0_0_Delay_mix is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_41_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[16]_INST_0_i_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[12]_INST_0_i_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[8]_INST_0_i_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[4]_INST_0_i_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_delay_buff2_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_delay_buff2_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_delay_buff2_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_l_buff2_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    audio_in_l_buff2_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_in_l_buff2_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_in_l_buff2_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    audio_in_l_buff2_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_49_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_77_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[16]_INST_0_i_32_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[12]_INST_0_i_32_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[8]_INST_0_i_32_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_22_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_delay_buff2_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_out_l[0]_INST_0_i_269_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_l_buff2_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_l_buff2_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_l_buff2_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_l_buff2_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_l_buff2_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_l_buff2_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_l_buff2_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_21 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_in_l_buff2_22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_27 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_28 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_l_buff2_31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_197_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_out_l : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \audio_out_r[20]_INST_0_i_28_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_41_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[16]_INST_0_i_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[12]_INST_0_i_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[8]_INST_0_i_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[4]_INST_0_i_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_delay_buff2_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_delay_buff2_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_delay_buff2_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_r_buff2_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    audio_in_r_buff2_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_in_r_buff2_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_in_r_buff2_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    audio_in_r_buff2_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_49_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_77_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[16]_INST_0_i_32_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[12]_INST_0_i_32_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[8]_INST_0_i_32_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_22_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_delay_buff2_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_out_r[0]_INST_0_i_269_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_r_buff2_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_r_buff2_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_r_buff2_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_r_buff2_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_r_buff2_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_r_buff2_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_in_r_buff2_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_22 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_in_r_buff2_23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_27 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_28 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audio_in_r_buff2_32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_197_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    audio_out_r : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mix : in STD_LOGIC_VECTOR ( 6 downto 0 );
    audio_in_l_delay : in STD_LOGIC_VECTOR ( 23 downto 0 );
    audio_in_l : in STD_LOGIC_VECTOR ( 23 downto 0 );
    audio_in_r_delay : in STD_LOGIC_VECTOR ( 23 downto 0 );
    audio_in_r : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \audio_out_l[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_17_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_out_l[20]_INST_0_i_239_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[4]_INST_0_i_42_0\ : in STD_LOGIC;
    \audio_out_l[20]_INST_0_i_217_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_173_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_105_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_54_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_29_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_out_l[20]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[16]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[12]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[8]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[4]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_23_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_49_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_146_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_247_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_337_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[0]_INST_0_i_397_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_out_l[4]_INST_0_i_42_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_out_l[4]_INST_0_i_91_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_out_l[4]_INST_0_i_15_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[4]_INST_0_i_15_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[4]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[4]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_290\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[20]_INST_0_i_290_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[8]_INST_0_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[8]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[12]_INST_0_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[12]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_l[16]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \audio_out_l[16]_INST_0_i_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_out_l[4]_INST_0_i_42_2\ : in STD_LOGIC;
    \audio_out_r[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_17_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_out_r[20]_INST_0_i_239_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[4]_INST_0_i_42_0\ : in STD_LOGIC;
    \audio_out_r[20]_INST_0_i_217_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_173_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_105_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_54_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_29_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_out_r[20]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[16]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[12]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[8]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[4]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_23_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_49_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_146_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_247_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_337_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_397_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_173_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[0]_INST_0_i_173_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_out_r[4]_INST_0_i_42_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_out_r[4]_INST_0_i_91_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_out_r[4]_INST_0_i_15_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[4]_INST_0_i_15_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[4]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[4]_INST_0_i_13_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_290\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[20]_INST_0_i_290_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[8]_INST_0_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[8]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[12]_INST_0_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[12]_INST_0_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \audio_out_r[16]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \audio_out_r[16]_INST_0_i_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \audio_out_r[4]_INST_0_i_42_2\ : in STD_LOGIC
  );
end Chorus_effect_Delay_mix_0_0_Delay_mix;

architecture STRUCTURE of Chorus_effect_Delay_mix_0_0_Delay_mix is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal audio_in_l_buff1 : STD_LOGIC;
  signal \^audio_in_l_buff2_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^audio_in_l_buff2_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^audio_in_l_buff2_15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^audio_in_l_buff2_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^audio_in_l_buff2_21\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^audio_in_l_buff2_27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_in_l_buff2_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^audio_in_l_buff2_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_in_l_buff2_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^audio_in_l_buff2_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \audio_in_l_buff2__0\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal audio_in_l_buff2_i_1_n_0 : STD_LOGIC;
  signal audio_in_l_buff2_i_2_n_0 : STD_LOGIC;
  signal audio_in_l_buff2_i_3_n_0 : STD_LOGIC;
  signal audio_in_l_buff2_i_4_n_0 : STD_LOGIC;
  signal audio_in_l_buff2_i_5_n_0 : STD_LOGIC;
  signal audio_in_l_buff2_i_6_n_0 : STD_LOGIC;
  signal audio_in_l_buff2_i_7_n_0 : STD_LOGIC;
  signal audio_in_l_buff2_n_100 : STD_LOGIC;
  signal audio_in_l_buff2_n_101 : STD_LOGIC;
  signal audio_in_l_buff2_n_102 : STD_LOGIC;
  signal audio_in_l_buff2_n_103 : STD_LOGIC;
  signal audio_in_l_buff2_n_104 : STD_LOGIC;
  signal audio_in_l_buff2_n_105 : STD_LOGIC;
  signal audio_in_l_buff2_n_75 : STD_LOGIC;
  signal audio_in_l_buff2_n_76 : STD_LOGIC;
  signal audio_in_l_buff2_n_77 : STD_LOGIC;
  signal audio_in_l_buff2_n_78 : STD_LOGIC;
  signal audio_in_l_buff2_n_79 : STD_LOGIC;
  signal audio_in_l_buff2_n_80 : STD_LOGIC;
  signal audio_in_l_buff2_n_81 : STD_LOGIC;
  signal audio_in_l_buff2_n_82 : STD_LOGIC;
  signal audio_in_l_buff2_n_83 : STD_LOGIC;
  signal audio_in_l_buff2_n_84 : STD_LOGIC;
  signal audio_in_l_buff2_n_85 : STD_LOGIC;
  signal audio_in_l_buff2_n_86 : STD_LOGIC;
  signal audio_in_l_buff2_n_87 : STD_LOGIC;
  signal audio_in_l_buff2_n_88 : STD_LOGIC;
  signal audio_in_l_buff2_n_89 : STD_LOGIC;
  signal audio_in_l_buff2_n_90 : STD_LOGIC;
  signal audio_in_l_buff2_n_91 : STD_LOGIC;
  signal audio_in_l_buff2_n_92 : STD_LOGIC;
  signal audio_in_l_buff2_n_93 : STD_LOGIC;
  signal audio_in_l_buff2_n_94 : STD_LOGIC;
  signal audio_in_l_buff2_n_95 : STD_LOGIC;
  signal audio_in_l_buff2_n_96 : STD_LOGIC;
  signal audio_in_l_buff2_n_97 : STD_LOGIC;
  signal audio_in_l_buff2_n_98 : STD_LOGIC;
  signal audio_in_l_buff2_n_99 : STD_LOGIC;
  signal \^audio_in_l_delay_buff2_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_in_l_delay_buff2_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_in_l_delay_buff2_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \audio_in_l_delay_buff2__0\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal audio_in_l_delay_buff2_n_100 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_101 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_102 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_103 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_104 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_105 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_74 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_75 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_76 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_77 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_78 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_79 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_80 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_81 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_82 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_83 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_84 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_85 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_86 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_87 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_88 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_89 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_90 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_91 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_92 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_93 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_94 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_95 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_96 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_97 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_98 : STD_LOGIC;
  signal audio_in_l_delay_buff2_n_99 : STD_LOGIC;
  signal audio_in_r_buff1 : STD_LOGIC;
  signal \^audio_in_r_buff2_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^audio_in_r_buff2_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^audio_in_r_buff2_16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^audio_in_r_buff2_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^audio_in_r_buff2_22\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^audio_in_r_buff2_28\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_in_r_buff2_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^audio_in_r_buff2_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_in_r_buff2_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^audio_in_r_buff2_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \audio_in_r_buff2__0\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal audio_in_r_buff2_n_100 : STD_LOGIC;
  signal audio_in_r_buff2_n_101 : STD_LOGIC;
  signal audio_in_r_buff2_n_102 : STD_LOGIC;
  signal audio_in_r_buff2_n_103 : STD_LOGIC;
  signal audio_in_r_buff2_n_104 : STD_LOGIC;
  signal audio_in_r_buff2_n_105 : STD_LOGIC;
  signal audio_in_r_buff2_n_75 : STD_LOGIC;
  signal audio_in_r_buff2_n_76 : STD_LOGIC;
  signal audio_in_r_buff2_n_77 : STD_LOGIC;
  signal audio_in_r_buff2_n_78 : STD_LOGIC;
  signal audio_in_r_buff2_n_79 : STD_LOGIC;
  signal audio_in_r_buff2_n_80 : STD_LOGIC;
  signal audio_in_r_buff2_n_81 : STD_LOGIC;
  signal audio_in_r_buff2_n_82 : STD_LOGIC;
  signal audio_in_r_buff2_n_83 : STD_LOGIC;
  signal audio_in_r_buff2_n_84 : STD_LOGIC;
  signal audio_in_r_buff2_n_85 : STD_LOGIC;
  signal audio_in_r_buff2_n_86 : STD_LOGIC;
  signal audio_in_r_buff2_n_87 : STD_LOGIC;
  signal audio_in_r_buff2_n_88 : STD_LOGIC;
  signal audio_in_r_buff2_n_89 : STD_LOGIC;
  signal audio_in_r_buff2_n_90 : STD_LOGIC;
  signal audio_in_r_buff2_n_91 : STD_LOGIC;
  signal audio_in_r_buff2_n_92 : STD_LOGIC;
  signal audio_in_r_buff2_n_93 : STD_LOGIC;
  signal audio_in_r_buff2_n_94 : STD_LOGIC;
  signal audio_in_r_buff2_n_95 : STD_LOGIC;
  signal audio_in_r_buff2_n_96 : STD_LOGIC;
  signal audio_in_r_buff2_n_97 : STD_LOGIC;
  signal audio_in_r_buff2_n_98 : STD_LOGIC;
  signal audio_in_r_buff2_n_99 : STD_LOGIC;
  signal \^audio_in_r_delay_buff2_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_in_r_delay_buff2_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_in_r_delay_buff2_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \audio_in_r_delay_buff2__0\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal audio_in_r_delay_buff2_n_100 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_101 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_102 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_103 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_104 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_105 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_74 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_75 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_76 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_77 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_78 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_79 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_80 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_81 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_82 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_83 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_84 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_85 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_86 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_87 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_88 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_89 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_90 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_91 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_92 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_93 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_94 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_95 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_96 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_97 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_98 : STD_LOGIC;
  signal audio_in_r_delay_buff2_n_99 : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_146_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_146_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_146_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_173_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_173_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_173_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_183_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_183_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_183_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_183_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_183_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_183_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_183_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_185_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_185_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_185_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_185_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_185_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_185_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_185_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_187_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_187_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_187_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_187_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_187_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_187_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_187_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_222_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_222_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_222_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_224_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_224_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_224_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_225_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_225_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_225_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \^audio_out_l[0]_inst_0_i_22_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_232_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_232_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_232_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_247_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_247_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_247_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_270_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_270_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_270_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_27_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_27_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_27_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_281_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_281_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_281_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_281_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_283_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_283_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_283_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_283_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_283_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_283_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_285_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_285_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_285_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_285_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_285_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_285_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_285_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_286_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_286_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_286_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_286_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_286_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_286_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_291_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_295_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_315_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_317_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_317_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_317_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_337_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_337_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_337_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_357_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_358_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_363_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_363_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_363_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_363_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_364_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_365_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_366_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_36_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_36_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_36_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_36_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_36_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_36_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_36_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_370_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_371_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_372_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_373_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_374_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_375_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_376_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_377_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_378_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_379_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_37_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_37_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_37_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_37_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_37_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_37_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_37_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_380_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_381_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_382_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_383_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_383_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_383_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_383_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_384_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_385_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_386_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_387_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_388_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_389_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_38_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_38_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_38_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_38_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_38_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_38_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_38_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_390_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_391_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_392_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_393_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_394_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_395_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_396_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_397_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_397_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_397_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_397_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_398_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_399_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_39_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_39_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_39_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_39_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_400_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_401_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_402_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_403_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_404_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_405_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_415_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_415_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_415_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_415_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_416_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_417_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_418_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_419_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_420_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_421_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_422_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_423_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_424_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_425_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_426_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_427_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_427_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_427_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_427_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_428_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_429_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_42_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_42_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_42_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_42_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_430_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_431_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_432_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_433_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_434_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_435_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_445_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_446_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_447_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_448_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_449_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_44_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_44_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_44_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_44_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_450_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_451_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_452_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_453_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_454_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_455_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_456_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_457_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_458_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_459_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_45_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_45_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_45_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_45_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_45_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_45_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_45_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_460_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_47_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_47_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_47_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_47_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_47_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_47_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_47_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_65_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_65_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_65_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_74_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_74_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_74_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_74_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_74_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_74_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_74_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_78_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_78_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_78_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_78_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_78_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_78_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_78_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_79_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_79_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_79_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_79_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_79_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_79_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_79_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_80_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_80_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_80_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_80_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_80_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_80_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_80_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_114_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_114_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_114_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_16_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_16_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_16_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^audio_out_l[12]_inst_0_i_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[12]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \^audio_out_l[12]_inst_0_i_32_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[12]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_36_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_36_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_36_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_38_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_38_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_38_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_43_n_4\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_43_n_5\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_43_n_6\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_43_n_7\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_44_n_7\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_46_n_4\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_46_n_5\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_46_n_6\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_46_n_7\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_48_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_48_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_48_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_48_n_4\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_48_n_5\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_48_n_6\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_48_n_7\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_16_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_16_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_16_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \^audio_out_l[16]_inst_0_i_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[16]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \^audio_out_l[16]_inst_0_i_32_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[16]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_34_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_34_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_34_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_35_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_35_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_35_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_39_n_4\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_39_n_5\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_39_n_6\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_39_n_7\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_40_n_4\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_40_n_5\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_40_n_6\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_40_n_7\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_41_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_41_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_41_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_41_n_4\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_41_n_5\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_41_n_6\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_41_n_7\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_95_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_95_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_95_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_105_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_105_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_105_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_116_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_116_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_116_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_131_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_131_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_131_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_131_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_131_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_131_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_131_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_132_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_132_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_132_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_132_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_132_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_132_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_132_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_173_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_173_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_173_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_183_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_183_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_183_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_217_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_217_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_217_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_239_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_239_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_239_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_257_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_257_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_257_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_29_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_29_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_29_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \^audio_out_l[20]_inst_0_i_41_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[20]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \^audio_out_l[20]_inst_0_i_49_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[20]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_63_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_63_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_63_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \^audio_out_l[20]_inst_0_i_77_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[20]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_78_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_78_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_78_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_78_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_78_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_78_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_78_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_79_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_79_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_79_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_79_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_79_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_80_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_80_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_80_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_80_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_80_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_80_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_80_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_81_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_81_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_81_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_81_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_82_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_82_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_82_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_82_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_82_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_83_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_83_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_9_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_9_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_9_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_100_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_100_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_100_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_103_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_103_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_103_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_103_n_6\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_103_n_7\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_106_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_106_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_106_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_106_n_5\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_106_n_6\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_106_n_7\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_107_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_107_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_107_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_107_n_5\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_107_n_6\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_107_n_7\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_141_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_141_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_141_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_157_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_157_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_157_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_157_n_7\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_158_n_4\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_160_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_160_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_160_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_160_n_4\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_160_n_6\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_160_n_7\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_161_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_161_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_161_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_161_n_6\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_192_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_192_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_192_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_208_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_208_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_208_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_228_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_228_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_228_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \^audio_out_l[4]_inst_0_i_23\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[4]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_242_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_242_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_242_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_25_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_25_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_25_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_34_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_34_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_34_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_37_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_37_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_37_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_41_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_41_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_41_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_91_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_91_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_91_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_16_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_16_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_16_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^audio_out_l[8]_inst_0_i_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \^audio_out_l[8]_inst_0_i_32_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_l[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_36_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_36_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_36_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_38_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_38_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_38_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_10_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_10_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_10_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_146_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_146_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_146_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_173_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_173_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_173_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_183_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_183_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_183_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_183_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_183_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_183_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_183_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_185_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_185_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_185_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_185_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_185_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_185_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_185_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_187_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_187_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_187_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_187_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_187_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_187_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_187_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_222_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_222_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_222_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_224_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_224_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_224_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_225_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_225_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_225_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \^audio_out_r[0]_inst_0_i_22_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_232_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_232_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_232_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_23_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_23_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_23_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_247_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_247_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_247_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_24_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_270_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_270_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_270_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_27_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_27_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_27_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_281_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_281_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_281_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_281_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_283_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_283_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_283_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_283_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_283_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_283_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_285_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_285_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_285_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_285_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_285_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_285_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_285_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_286_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_286_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_286_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_286_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_286_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_286_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_291_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_295_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_296_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_297_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_298_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_301_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_302_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_315_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_316_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_317_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_317_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_317_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_337_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_337_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_337_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_343_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_344_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_357_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_358_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_363_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_363_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_363_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_363_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_364_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_365_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_366_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_36_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_36_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_36_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_36_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_36_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_36_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_36_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_370_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_371_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_372_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_373_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_374_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_375_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_376_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_377_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_378_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_379_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_37_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_37_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_37_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_37_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_37_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_37_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_37_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_380_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_381_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_382_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_383_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_383_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_383_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_383_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_384_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_385_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_386_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_387_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_388_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_389_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_38_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_38_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_38_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_38_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_38_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_38_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_38_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_390_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_391_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_392_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_393_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_394_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_395_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_396_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_397_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_397_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_397_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_397_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_398_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_399_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_39_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_39_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_39_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_39_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_400_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_401_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_402_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_403_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_404_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_405_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_415_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_415_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_415_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_415_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_416_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_417_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_418_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_419_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_420_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_421_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_422_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_423_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_424_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_425_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_426_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_427_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_427_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_427_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_427_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_428_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_429_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_42_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_42_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_42_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_42_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_430_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_431_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_432_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_433_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_434_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_435_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_445_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_446_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_447_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_448_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_449_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_44_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_44_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_44_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_44_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_44_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_44_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_450_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_451_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_452_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_453_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_454_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_455_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_456_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_457_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_458_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_459_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_45_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_45_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_45_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_45_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_45_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_45_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_45_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_460_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_47_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_47_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_47_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_47_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_47_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_47_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_47_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_58_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_58_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_58_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_65_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_65_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_65_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_74_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_74_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_74_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_74_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_74_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_74_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_74_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_78_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_78_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_78_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_78_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_78_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_78_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_78_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_79_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_79_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_79_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_79_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_79_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_79_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_79_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_80_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_80_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_80_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_80_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_80_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_80_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_80_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_114_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_114_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_114_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_16_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_16_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_16_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^audio_out_r[12]_inst_0_i_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[12]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \^audio_out_r[12]_inst_0_i_32_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[12]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_36_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_36_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_36_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_38_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_38_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_38_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_43_n_4\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_43_n_5\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_43_n_6\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_43_n_7\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_44_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_44_n_7\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_46_n_4\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_46_n_5\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_46_n_6\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_46_n_7\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_48_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_48_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_48_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_48_n_4\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_48_n_5\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_48_n_6\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_48_n_7\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_49_n_4\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_49_n_5\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_49_n_6\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_49_n_7\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_16_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_16_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_16_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \^audio_out_r[16]_inst_0_i_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[16]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \^audio_out_r[16]_inst_0_i_32_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[16]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_34_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_34_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_34_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_35_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_35_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_35_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_39_n_4\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_39_n_5\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_39_n_6\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_39_n_7\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_40_n_4\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_40_n_5\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_40_n_6\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_40_n_7\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_41_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_41_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_41_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_41_n_4\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_41_n_5\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_41_n_6\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_41_n_7\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_95_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_95_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_95_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_105_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_105_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_105_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_116_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_116_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_116_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_131_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_131_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_131_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_131_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_131_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_131_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_131_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_132_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_132_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_132_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_132_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_132_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_132_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_132_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_173_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_173_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_173_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_183_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_183_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_183_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_20_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_20_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_20_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_217_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_217_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_217_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_239_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_239_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_239_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_257_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_257_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_257_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_275_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_279_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_282_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_283_n_0\ : STD_LOGIC;
  signal \^audio_out_r[20]_inst_0_i_28_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[20]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_29_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_29_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_29_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \^audio_out_r[20]_inst_0_i_41_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[20]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \^audio_out_r[20]_inst_0_i_49_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[20]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_50_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_50_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_50_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_50_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_50_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_50_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_50_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_51_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_51_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_53_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_53_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_53_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_53_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_63_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_63_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_63_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \^audio_out_r[20]_inst_0_i_77_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[20]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_78_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_78_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_78_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_78_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_78_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_78_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_78_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_79_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_79_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_79_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_79_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_79_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_80_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_80_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_80_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_80_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_80_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_80_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_80_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_81_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_81_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_81_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_81_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_82_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_82_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_82_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_82_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_82_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_83_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_83_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_83_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_83_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_9_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_9_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_9_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_100_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_100_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_100_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_103_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_103_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_103_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_103_n_6\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_103_n_7\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_106_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_106_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_106_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_106_n_5\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_106_n_6\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_106_n_7\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_107_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_107_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_107_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_107_n_5\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_107_n_6\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_107_n_7\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_141_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_141_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_141_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_157_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_157_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_157_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_157_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_157_n_7\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_158_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_158_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_158_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_158_n_4\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_159_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_160_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_160_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_160_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_160_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_160_n_4\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_160_n_6\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_160_n_7\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_161_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_161_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_161_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_161_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_161_n_6\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_162_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_185_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_186_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_192_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_192_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_192_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_208_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_208_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_208_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_228_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_228_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_228_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \^audio_out_r[4]_inst_0_i_23\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[4]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_239_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_242_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_242_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_242_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_257_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_25_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_25_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_25_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_34_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_34_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_34_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_37_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_37_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_37_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_40_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_40_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_41_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_41_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_41_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_42_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_42_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_51_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_51_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_54_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_54_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_54_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_56_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_56_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_56_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_57_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_57_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_57_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_91_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_91_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_91_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_13_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_13_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_13_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_16_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_16_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_16_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^audio_out_r[8]_inst_0_i_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \^audio_out_r[8]_inst_0_i_32_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \audio_out_r[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_33_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_33_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_36_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_36_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_36_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_38_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_38_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_38_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_39_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_39_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_39_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_n_3\ : STD_LOGIC;
  signal NLW_audio_in_l_buff2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_buff2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_buff2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_buff2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_buff2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_buff2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_buff2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_audio_in_l_buff2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_audio_in_l_buff2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_audio_in_l_buff2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_audio_in_l_buff2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_audio_in_l_delay_buff2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_delay_buff2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_delay_buff2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_delay_buff2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_delay_buff2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_delay_buff2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_l_delay_buff2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_audio_in_l_delay_buff2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_audio_in_l_delay_buff2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_audio_in_l_delay_buff2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_audio_in_l_delay_buff2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_audio_in_r_buff2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_buff2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_buff2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_buff2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_buff2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_buff2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_buff2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_audio_in_r_buff2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_audio_in_r_buff2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_audio_in_r_buff2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_audio_in_r_buff2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_audio_in_r_delay_buff2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_delay_buff2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_delay_buff2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_delay_buff2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_delay_buff2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_delay_buff2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_audio_in_r_delay_buff2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_audio_in_r_delay_buff2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_audio_in_r_delay_buff2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_audio_in_r_delay_buff2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_audio_in_r_delay_buff2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_172_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_172_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[0]_INST_0_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[0]_INST_0_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_l[0]_INST_0_i_247_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_270_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_281_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[0]_INST_0_i_283_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_337_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_397_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_415_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_427_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[0]_INST_0_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[12]_INST_0_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[12]_INST_0_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[12]_INST_0_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[12]_INST_0_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[20]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_l[20]_INST_0_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[20]_INST_0_i_130_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[20]_INST_0_i_130_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[20]_INST_0_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[20]_INST_0_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[20]_INST_0_i_239_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[20]_INST_0_i_257_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[20]_INST_0_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[20]_INST_0_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[20]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_l[20]_INST_0_i_51_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[20]_INST_0_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_l[20]_INST_0_i_52_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_audio_out_l[20]_INST_0_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_l[20]_INST_0_i_53_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[20]_INST_0_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_l[20]_INST_0_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[20]_INST_0_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[20]_INST_0_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_l[20]_INST_0_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_audio_out_l[20]_INST_0_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_l[20]_INST_0_i_83_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[20]_INST_0_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_l[4]_INST_0_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[4]_INST_0_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[4]_INST_0_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_audio_out_l[4]_INST_0_i_242_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_audio_out_l[4]_INST_0_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[4]_INST_0_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_l[4]_INST_0_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_172_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_172_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[0]_INST_0_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_24_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[0]_INST_0_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_r[0]_INST_0_i_247_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_270_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_281_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[0]_INST_0_i_283_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_337_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_397_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_415_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_427_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[12]_INST_0_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[12]_INST_0_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[12]_INST_0_i_44_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[12]_INST_0_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[20]_INST_0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_r[20]_INST_0_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[20]_INST_0_i_130_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[20]_INST_0_i_130_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[20]_INST_0_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[20]_INST_0_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[20]_INST_0_i_239_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[20]_INST_0_i_257_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[20]_INST_0_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[20]_INST_0_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[20]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_r[20]_INST_0_i_51_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[20]_INST_0_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_r[20]_INST_0_i_52_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_audio_out_r[20]_INST_0_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_r[20]_INST_0_i_53_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[20]_INST_0_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_r[20]_INST_0_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[20]_INST_0_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[20]_INST_0_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_r[20]_INST_0_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_audio_out_r[20]_INST_0_i_82_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_r[20]_INST_0_i_83_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[20]_INST_0_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_r[4]_INST_0_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[4]_INST_0_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[4]_INST_0_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_audio_out_r[4]_INST_0_i_242_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_audio_out_r[4]_INST_0_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[4]_INST_0_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[4]_INST_0_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of audio_in_l_buff2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of audio_in_l_delay_buff2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of audio_in_r_buff2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of audio_in_r_delay_buff2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_10\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_11\ : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_146\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_156\ : label is "soft_lutpair18";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_158\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_172\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_173\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_222\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_224\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_225\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_226\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_227\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_228\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_229\ : label is "soft_lutpair25";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_23\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_231\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_232\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_233\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_234\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_235\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_236\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_237\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_238\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_239\ : label is "soft_lutpair19";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_24\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_240\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_241\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_242\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_243\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_244\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_245\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_246\ : label is "soft_lutpair26";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_247\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_27\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_270\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_273\ : label is "lutpair1";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_278\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_279\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_282\ : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_317\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_318\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_319\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_320\ : label is "soft_lutpair29";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_337\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_397\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_427\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[0]_INST_0_i_452\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_49\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_58\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_65\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[12]_INST_0\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[12]_INST_0_i_111\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \audio_out_l[12]_INST_0_i_112\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \audio_out_l[12]_INST_0_i_113\ : label is "soft_lutpair11";
  attribute ADDER_THRESHOLD of \audio_out_l[12]_INST_0_i_114\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[12]_INST_0_i_115\ : label is "soft_lutpair11";
  attribute ADDER_THRESHOLD of \audio_out_l[12]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[12]_INST_0_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[16]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[16]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[16]_INST_0_i_16\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[16]_INST_0_i_93\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \audio_out_l[16]_INST_0_i_94\ : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD of \audio_out_l[16]_INST_0_i_95\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[16]_INST_0_i_96\ : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_105\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_114\ : label is "soft_lutpair17";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_116\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_130\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_14\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_170\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_171\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_172\ : label is "soft_lutpair16";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_173\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_182\ : label is "soft_lutpair15";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_183\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_20\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_21\ : label is "lutpair30";
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_214\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_215\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_216\ : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_217\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_22\ : label is "lutpair29";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_23\ : label is "lutpair28";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_239\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_24\ : label is "lutpair27";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_257\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_26\ : label is "lutpair30";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_27\ : label is "lutpair29";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_28\ : label is "lutpair28";
  attribute SOFT_HLUTNM of \audio_out_l[20]_INST_0_i_283\ : label is "soft_lutpair8";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_30\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_33\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_38\ : label is "lutpair27";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_42\ : label is "lutpair5";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_43\ : label is "lutpair4";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_44\ : label is "lutpair3";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_45\ : label is "lutpair2";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_47\ : label is "lutpair5";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_48\ : label is "lutpair4";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_49\ : label is "lutpair3";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_54\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_63\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_74\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0_i_141\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[4]_INST_0_i_142\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \audio_out_l[4]_INST_0_i_144\ : label is "soft_lutpair6";
  attribute HLUTNM of \audio_out_l[4]_INST_0_i_148\ : label is "lutpair26";
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \audio_out_l[4]_INST_0_i_153\ : label is "lutpair26";
  attribute SOFT_HLUTNM of \audio_out_l[4]_INST_0_i_154\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \audio_out_l[4]_INST_0_i_156\ : label is "soft_lutpair4";
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0_i_192\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[4]_INST_0_i_193\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \audio_out_l[4]_INST_0_i_194\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \audio_out_l[4]_INST_0_i_195\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0_i_25\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0_i_42\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0_i_91\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[8]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[8]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[8]_INST_0_i_16\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_l[8]_INST_0_i_76\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \audio_out_l[8]_INST_0_i_77\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \audio_out_l[8]_INST_0_i_78\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \audio_out_l[8]_INST_0_i_79\ : label is "soft_lutpair7";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_10\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_11\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_146\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_156\ : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_158\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_172\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_173\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_222\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_224\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_225\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_226\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_227\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_228\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_229\ : label is "soft_lutpair49";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_23\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_231\ : label is "soft_lutpair51";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_232\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_233\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_234\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_235\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_236\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_237\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_238\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_239\ : label is "soft_lutpair43";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_24\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_240\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_241\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_242\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_243\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_244\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_245\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_246\ : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_247\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_27\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_270\ : label is 35;
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_273\ : label is "lutpair43";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_278\ : label is "lutpair43";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_279\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_282\ : label is "soft_lutpair3";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_317\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_318\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_319\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_320\ : label is "soft_lutpair53";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_337\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_397\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_427\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[0]_INST_0_i_452\ : label is "soft_lutpair51";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_49\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_58\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_65\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[12]_INST_0\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[12]_INST_0_i_111\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \audio_out_r[12]_INST_0_i_112\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \audio_out_r[12]_INST_0_i_113\ : label is "soft_lutpair35";
  attribute ADDER_THRESHOLD of \audio_out_r[12]_INST_0_i_114\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[12]_INST_0_i_115\ : label is "soft_lutpair35";
  attribute ADDER_THRESHOLD of \audio_out_r[12]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[12]_INST_0_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[16]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[16]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[16]_INST_0_i_16\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[16]_INST_0_i_93\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \audio_out_r[16]_INST_0_i_94\ : label is "soft_lutpair37";
  attribute ADDER_THRESHOLD of \audio_out_r[16]_INST_0_i_95\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[16]_INST_0_i_96\ : label is "soft_lutpair37";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_105\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_114\ : label is "soft_lutpair41";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_116\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_130\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_14\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_170\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_171\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_172\ : label is "soft_lutpair40";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_173\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_182\ : label is "soft_lutpair39";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_183\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_20\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_21\ : label is "lutpair72";
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_214\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_215\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_216\ : label is "soft_lutpair44";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_217\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_22\ : label is "lutpair71";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_23\ : label is "lutpair70";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_239\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_24\ : label is "lutpair69";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_257\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_26\ : label is "lutpair72";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_27\ : label is "lutpair71";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_28\ : label is "lutpair70";
  attribute SOFT_HLUTNM of \audio_out_r[20]_INST_0_i_283\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_30\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_33\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_38\ : label is "lutpair69";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_42\ : label is "lutpair47";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_43\ : label is "lutpair46";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_44\ : label is "lutpair45";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_45\ : label is "lutpair44";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_47\ : label is "lutpair47";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_48\ : label is "lutpair46";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_49\ : label is "lutpair45";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_54\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_63\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_74\ : label is "lutpair44";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0_i_141\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[4]_INST_0_i_142\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \audio_out_r[4]_INST_0_i_144\ : label is "soft_lutpair30";
  attribute HLUTNM of \audio_out_r[4]_INST_0_i_148\ : label is "lutpair68";
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0_i_15\ : label is 35;
  attribute HLUTNM of \audio_out_r[4]_INST_0_i_153\ : label is "lutpair68";
  attribute SOFT_HLUTNM of \audio_out_r[4]_INST_0_i_154\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \audio_out_r[4]_INST_0_i_156\ : label is "soft_lutpair5";
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0_i_192\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[4]_INST_0_i_193\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \audio_out_r[4]_INST_0_i_194\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \audio_out_r[4]_INST_0_i_195\ : label is "soft_lutpair30";
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0_i_25\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0_i_42\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0_i_91\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[8]_INST_0\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[8]_INST_0_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[8]_INST_0_i_16\ : label is 35;
  attribute SOFT_HLUTNM of \audio_out_r[8]_INST_0_i_76\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \audio_out_r[8]_INST_0_i_77\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \audio_out_r[8]_INST_0_i_78\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \audio_out_r[8]_INST_0_i_79\ : label is "soft_lutpair31";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  audio_in_l_buff2_0(2 downto 0) <= \^audio_in_l_buff2_0\(2 downto 0);
  audio_in_l_buff2_1(1 downto 0) <= \^audio_in_l_buff2_1\(1 downto 0);
  audio_in_l_buff2_15(0) <= \^audio_in_l_buff2_15\(0);
  audio_in_l_buff2_2(1 downto 0) <= \^audio_in_l_buff2_2\(1 downto 0);
  audio_in_l_buff2_21(1 downto 0) <= \^audio_in_l_buff2_21\(1 downto 0);
  audio_in_l_buff2_27(3 downto 0) <= \^audio_in_l_buff2_27\(3 downto 0);
  audio_in_l_buff2_3(2 downto 0) <= \^audio_in_l_buff2_3\(2 downto 0);
  audio_in_l_buff2_4(3 downto 0) <= \^audio_in_l_buff2_4\(3 downto 0);
  audio_in_l_buff2_7(0) <= \^audio_in_l_buff2_7\(0);
  audio_in_l_buff2_8(0) <= \^audio_in_l_buff2_8\(0);
  audio_in_l_delay_buff2_0(3 downto 0) <= \^audio_in_l_delay_buff2_0\(3 downto 0);
  audio_in_l_delay_buff2_1(3 downto 0) <= \^audio_in_l_delay_buff2_1\(3 downto 0);
  audio_in_l_delay_buff2_2(0) <= \^audio_in_l_delay_buff2_2\(0);
  audio_in_r_buff2_0(2 downto 0) <= \^audio_in_r_buff2_0\(2 downto 0);
  audio_in_r_buff2_1(1 downto 0) <= \^audio_in_r_buff2_1\(1 downto 0);
  audio_in_r_buff2_16(0) <= \^audio_in_r_buff2_16\(0);
  audio_in_r_buff2_2(1 downto 0) <= \^audio_in_r_buff2_2\(1 downto 0);
  audio_in_r_buff2_22(1 downto 0) <= \^audio_in_r_buff2_22\(1 downto 0);
  audio_in_r_buff2_28(3 downto 0) <= \^audio_in_r_buff2_28\(3 downto 0);
  audio_in_r_buff2_3(2 downto 0) <= \^audio_in_r_buff2_3\(2 downto 0);
  audio_in_r_buff2_4(3 downto 0) <= \^audio_in_r_buff2_4\(3 downto 0);
  audio_in_r_buff2_7(0) <= \^audio_in_r_buff2_7\(0);
  audio_in_r_buff2_8(0) <= \^audio_in_r_buff2_8\(0);
  audio_in_r_delay_buff2_0(3 downto 0) <= \^audio_in_r_delay_buff2_0\(3 downto 0);
  audio_in_r_delay_buff2_1(3 downto 0) <= \^audio_in_r_delay_buff2_1\(3 downto 0);
  audio_in_r_delay_buff2_2(0) <= \^audio_in_r_delay_buff2_2\(0);
  \audio_out_l[0]_INST_0_i_22_0\(3 downto 0) <= \^audio_out_l[0]_inst_0_i_22_0\(3 downto 0);
  \audio_out_l[12]_INST_0_i_24\(3 downto 0) <= \^audio_out_l[12]_inst_0_i_24\(3 downto 0);
  \audio_out_l[12]_INST_0_i_32_0\(3 downto 0) <= \^audio_out_l[12]_inst_0_i_32_0\(3 downto 0);
  \audio_out_l[16]_INST_0_i_24\(3 downto 0) <= \^audio_out_l[16]_inst_0_i_24\(3 downto 0);
  \audio_out_l[16]_INST_0_i_32_0\(3 downto 0) <= \^audio_out_l[16]_inst_0_i_32_0\(3 downto 0);
  \audio_out_l[20]_INST_0_i_41_0\(3 downto 0) <= \^audio_out_l[20]_inst_0_i_41_0\(3 downto 0);
  \audio_out_l[20]_INST_0_i_49_0\(3 downto 0) <= \^audio_out_l[20]_inst_0_i_49_0\(3 downto 0);
  \audio_out_l[20]_INST_0_i_77_0\(3 downto 0) <= \^audio_out_l[20]_inst_0_i_77_0\(3 downto 0);
  \audio_out_l[4]_INST_0_i_23\(3 downto 0) <= \^audio_out_l[4]_inst_0_i_23\(3 downto 0);
  \audio_out_l[8]_INST_0_i_24\(3 downto 0) <= \^audio_out_l[8]_inst_0_i_24\(3 downto 0);
  \audio_out_l[8]_INST_0_i_32_0\(3 downto 0) <= \^audio_out_l[8]_inst_0_i_32_0\(3 downto 0);
  \audio_out_r[0]_INST_0_i_22_0\(3 downto 0) <= \^audio_out_r[0]_inst_0_i_22_0\(3 downto 0);
  \audio_out_r[12]_INST_0_i_24\(3 downto 0) <= \^audio_out_r[12]_inst_0_i_24\(3 downto 0);
  \audio_out_r[12]_INST_0_i_32_0\(3 downto 0) <= \^audio_out_r[12]_inst_0_i_32_0\(3 downto 0);
  \audio_out_r[16]_INST_0_i_24\(3 downto 0) <= \^audio_out_r[16]_inst_0_i_24\(3 downto 0);
  \audio_out_r[16]_INST_0_i_32_0\(3 downto 0) <= \^audio_out_r[16]_inst_0_i_32_0\(3 downto 0);
  \audio_out_r[20]_INST_0_i_28_0\(3 downto 0) <= \^audio_out_r[20]_inst_0_i_28_0\(3 downto 0);
  \audio_out_r[20]_INST_0_i_41_0\(3 downto 0) <= \^audio_out_r[20]_inst_0_i_41_0\(3 downto 0);
  \audio_out_r[20]_INST_0_i_49_0\(3 downto 0) <= \^audio_out_r[20]_inst_0_i_49_0\(3 downto 0);
  \audio_out_r[20]_INST_0_i_77_0\(3 downto 0) <= \^audio_out_r[20]_inst_0_i_77_0\(3 downto 0);
  \audio_out_r[4]_INST_0_i_23\(3 downto 0) <= \^audio_out_r[4]_inst_0_i_23\(3 downto 0);
  \audio_out_r[8]_INST_0_i_24\(3 downto 0) <= \^audio_out_r[8]_inst_0_i_24\(3 downto 0);
  \audio_out_r[8]_INST_0_i_32_0\(3 downto 0) <= \^audio_out_r[8]_inst_0_i_32_0\(3 downto 0);
audio_in_l_buff2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => audio_in_l(23),
      A(28) => audio_in_l(23),
      A(27) => audio_in_l(23),
      A(26) => audio_in_l(23),
      A(25) => audio_in_l(23),
      A(24) => audio_in_l(23),
      A(23 downto 0) => audio_in_l(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_audio_in_l_buff2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 7) => B"00000000000",
      B(6) => audio_in_l_buff2_i_1_n_0,
      B(5) => audio_in_l_buff2_i_2_n_0,
      B(4) => audio_in_l_buff2_i_3_n_0,
      B(3) => audio_in_l_buff2_i_4_n_0,
      B(2) => audio_in_l_buff2_i_5_n_0,
      B(1) => audio_in_l_buff2_i_6_n_0,
      B(0) => mix(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_audio_in_l_buff2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_audio_in_l_buff2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_audio_in_l_buff2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_audio_in_l_buff2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_audio_in_l_buff2_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_audio_in_l_buff2_P_UNCONNECTED(47 downto 32),
      P(31) => audio_in_l_buff1,
      P(30) => audio_in_l_buff2_n_75,
      P(29) => audio_in_l_buff2_n_76,
      P(28) => audio_in_l_buff2_n_77,
      P(27) => audio_in_l_buff2_n_78,
      P(26) => audio_in_l_buff2_n_79,
      P(25) => audio_in_l_buff2_n_80,
      P(24) => audio_in_l_buff2_n_81,
      P(23) => audio_in_l_buff2_n_82,
      P(22) => audio_in_l_buff2_n_83,
      P(21) => audio_in_l_buff2_n_84,
      P(20) => audio_in_l_buff2_n_85,
      P(19) => audio_in_l_buff2_n_86,
      P(18) => audio_in_l_buff2_n_87,
      P(17) => audio_in_l_buff2_n_88,
      P(16) => audio_in_l_buff2_n_89,
      P(15) => audio_in_l_buff2_n_90,
      P(14) => audio_in_l_buff2_n_91,
      P(13) => audio_in_l_buff2_n_92,
      P(12) => audio_in_l_buff2_n_93,
      P(11) => audio_in_l_buff2_n_94,
      P(10) => audio_in_l_buff2_n_95,
      P(9) => audio_in_l_buff2_n_96,
      P(8) => audio_in_l_buff2_n_97,
      P(7) => audio_in_l_buff2_n_98,
      P(6) => audio_in_l_buff2_n_99,
      P(5) => audio_in_l_buff2_n_100,
      P(4) => audio_in_l_buff2_n_101,
      P(3) => audio_in_l_buff2_n_102,
      P(2) => audio_in_l_buff2_n_103,
      P(1) => audio_in_l_buff2_n_104,
      P(0) => audio_in_l_buff2_n_105,
      PATTERNBDETECT => NLW_audio_in_l_buff2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_audio_in_l_buff2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_audio_in_l_buff2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_audio_in_l_buff2_UNDERFLOW_UNCONNECTED
    );
audio_in_l_buff2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => mix(5),
      I1 => audio_in_l_buff2_i_7_n_0,
      I2 => mix(6),
      O => audio_in_l_buff2_i_1_n_0
    );
audio_in_l_buff2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEA00001115"
    )
        port map (
      I0 => mix(4),
      I1 => mix(2),
      I2 => mix(1),
      I3 => mix(0),
      I4 => mix(3),
      I5 => mix(5),
      O => audio_in_l_buff2_i_2_n_0
    );
audio_in_l_buff2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0155FEAA"
    )
        port map (
      I0 => mix(3),
      I1 => mix(0),
      I2 => mix(1),
      I3 => mix(2),
      I4 => mix(4),
      O => audio_in_l_buff2_i_3_n_0
    );
audio_in_l_buff2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => mix(2),
      I1 => mix(1),
      I2 => mix(0),
      I3 => mix(3),
      O => audio_in_l_buff2_i_4_n_0
    );
audio_in_l_buff2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => mix(0),
      I1 => mix(1),
      I2 => mix(2),
      O => audio_in_l_buff2_i_5_n_0
    );
audio_in_l_buff2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mix(0),
      I1 => mix(1),
      O => audio_in_l_buff2_i_6_n_0
    );
audio_in_l_buff2_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000155"
    )
        port map (
      I0 => mix(3),
      I1 => mix(0),
      I2 => mix(1),
      I3 => mix(2),
      I4 => mix(4),
      O => audio_in_l_buff2_i_7_n_0
    );
audio_in_l_delay_buff2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => audio_in_l_delay(23),
      A(28) => audio_in_l_delay(23),
      A(27) => audio_in_l_delay(23),
      A(26) => audio_in_l_delay(23),
      A(25) => audio_in_l_delay(23),
      A(24) => audio_in_l_delay(23),
      A(23 downto 0) => audio_in_l_delay(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_audio_in_l_delay_buff2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 7) => B"00000000000",
      B(6 downto 0) => mix(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_audio_in_l_delay_buff2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_audio_in_l_delay_buff2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_audio_in_l_delay_buff2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_audio_in_l_delay_buff2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_audio_in_l_delay_buff2_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_audio_in_l_delay_buff2_P_UNCONNECTED(47 downto 32),
      P(31) => audio_in_l_delay_buff2_n_74,
      P(30) => audio_in_l_delay_buff2_n_75,
      P(29) => audio_in_l_delay_buff2_n_76,
      P(28) => audio_in_l_delay_buff2_n_77,
      P(27) => audio_in_l_delay_buff2_n_78,
      P(26) => audio_in_l_delay_buff2_n_79,
      P(25) => audio_in_l_delay_buff2_n_80,
      P(24) => audio_in_l_delay_buff2_n_81,
      P(23) => audio_in_l_delay_buff2_n_82,
      P(22) => audio_in_l_delay_buff2_n_83,
      P(21) => audio_in_l_delay_buff2_n_84,
      P(20) => audio_in_l_delay_buff2_n_85,
      P(19) => audio_in_l_delay_buff2_n_86,
      P(18) => audio_in_l_delay_buff2_n_87,
      P(17) => audio_in_l_delay_buff2_n_88,
      P(16) => audio_in_l_delay_buff2_n_89,
      P(15) => audio_in_l_delay_buff2_n_90,
      P(14) => audio_in_l_delay_buff2_n_91,
      P(13) => audio_in_l_delay_buff2_n_92,
      P(12) => audio_in_l_delay_buff2_n_93,
      P(11) => audio_in_l_delay_buff2_n_94,
      P(10) => audio_in_l_delay_buff2_n_95,
      P(9) => audio_in_l_delay_buff2_n_96,
      P(8) => audio_in_l_delay_buff2_n_97,
      P(7) => audio_in_l_delay_buff2_n_98,
      P(6) => audio_in_l_delay_buff2_n_99,
      P(5) => audio_in_l_delay_buff2_n_100,
      P(4) => audio_in_l_delay_buff2_n_101,
      P(3) => audio_in_l_delay_buff2_n_102,
      P(2) => audio_in_l_delay_buff2_n_103,
      P(1) => audio_in_l_delay_buff2_n_104,
      P(0) => audio_in_l_delay_buff2_n_105,
      PATTERNBDETECT => NLW_audio_in_l_delay_buff2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_audio_in_l_delay_buff2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_audio_in_l_delay_buff2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_audio_in_l_delay_buff2_UNDERFLOW_UNCONNECTED
    );
audio_in_r_buff2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => audio_in_r(23),
      A(28) => audio_in_r(23),
      A(27) => audio_in_r(23),
      A(26) => audio_in_r(23),
      A(25) => audio_in_r(23),
      A(24) => audio_in_r(23),
      A(23 downto 0) => audio_in_r(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_audio_in_r_buff2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 7) => B"00000000000",
      B(6) => audio_in_l_buff2_i_1_n_0,
      B(5) => audio_in_l_buff2_i_2_n_0,
      B(4) => audio_in_l_buff2_i_3_n_0,
      B(3) => audio_in_l_buff2_i_4_n_0,
      B(2) => audio_in_l_buff2_i_5_n_0,
      B(1) => audio_in_l_buff2_i_6_n_0,
      B(0) => mix(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_audio_in_r_buff2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_audio_in_r_buff2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_audio_in_r_buff2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_audio_in_r_buff2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_audio_in_r_buff2_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_audio_in_r_buff2_P_UNCONNECTED(47 downto 32),
      P(31) => audio_in_r_buff1,
      P(30) => audio_in_r_buff2_n_75,
      P(29) => audio_in_r_buff2_n_76,
      P(28) => audio_in_r_buff2_n_77,
      P(27) => audio_in_r_buff2_n_78,
      P(26) => audio_in_r_buff2_n_79,
      P(25) => audio_in_r_buff2_n_80,
      P(24) => audio_in_r_buff2_n_81,
      P(23) => audio_in_r_buff2_n_82,
      P(22) => audio_in_r_buff2_n_83,
      P(21) => audio_in_r_buff2_n_84,
      P(20) => audio_in_r_buff2_n_85,
      P(19) => audio_in_r_buff2_n_86,
      P(18) => audio_in_r_buff2_n_87,
      P(17) => audio_in_r_buff2_n_88,
      P(16) => audio_in_r_buff2_n_89,
      P(15) => audio_in_r_buff2_n_90,
      P(14) => audio_in_r_buff2_n_91,
      P(13) => audio_in_r_buff2_n_92,
      P(12) => audio_in_r_buff2_n_93,
      P(11) => audio_in_r_buff2_n_94,
      P(10) => audio_in_r_buff2_n_95,
      P(9) => audio_in_r_buff2_n_96,
      P(8) => audio_in_r_buff2_n_97,
      P(7) => audio_in_r_buff2_n_98,
      P(6) => audio_in_r_buff2_n_99,
      P(5) => audio_in_r_buff2_n_100,
      P(4) => audio_in_r_buff2_n_101,
      P(3) => audio_in_r_buff2_n_102,
      P(2) => audio_in_r_buff2_n_103,
      P(1) => audio_in_r_buff2_n_104,
      P(0) => audio_in_r_buff2_n_105,
      PATTERNBDETECT => NLW_audio_in_r_buff2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_audio_in_r_buff2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_audio_in_r_buff2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_audio_in_r_buff2_UNDERFLOW_UNCONNECTED
    );
audio_in_r_delay_buff2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => audio_in_r_delay(23),
      A(28) => audio_in_r_delay(23),
      A(27) => audio_in_r_delay(23),
      A(26) => audio_in_r_delay(23),
      A(25) => audio_in_r_delay(23),
      A(24) => audio_in_r_delay(23),
      A(23 downto 0) => audio_in_r_delay(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_audio_in_r_delay_buff2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 7) => B"00000000000",
      B(6 downto 0) => mix(6 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_audio_in_r_delay_buff2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_audio_in_r_delay_buff2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_audio_in_r_delay_buff2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_audio_in_r_delay_buff2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_audio_in_r_delay_buff2_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_audio_in_r_delay_buff2_P_UNCONNECTED(47 downto 32),
      P(31) => audio_in_r_delay_buff2_n_74,
      P(30) => audio_in_r_delay_buff2_n_75,
      P(29) => audio_in_r_delay_buff2_n_76,
      P(28) => audio_in_r_delay_buff2_n_77,
      P(27) => audio_in_r_delay_buff2_n_78,
      P(26) => audio_in_r_delay_buff2_n_79,
      P(25) => audio_in_r_delay_buff2_n_80,
      P(24) => audio_in_r_delay_buff2_n_81,
      P(23) => audio_in_r_delay_buff2_n_82,
      P(22) => audio_in_r_delay_buff2_n_83,
      P(21) => audio_in_r_delay_buff2_n_84,
      P(20) => audio_in_r_delay_buff2_n_85,
      P(19) => audio_in_r_delay_buff2_n_86,
      P(18) => audio_in_r_delay_buff2_n_87,
      P(17) => audio_in_r_delay_buff2_n_88,
      P(16) => audio_in_r_delay_buff2_n_89,
      P(15) => audio_in_r_delay_buff2_n_90,
      P(14) => audio_in_r_delay_buff2_n_91,
      P(13) => audio_in_r_delay_buff2_n_92,
      P(12) => audio_in_r_delay_buff2_n_93,
      P(11) => audio_in_r_delay_buff2_n_94,
      P(10) => audio_in_r_delay_buff2_n_95,
      P(9) => audio_in_r_delay_buff2_n_96,
      P(8) => audio_in_r_delay_buff2_n_97,
      P(7) => audio_in_r_delay_buff2_n_98,
      P(6) => audio_in_r_delay_buff2_n_99,
      P(5) => audio_in_r_delay_buff2_n_100,
      P(4) => audio_in_r_delay_buff2_n_101,
      P(3) => audio_in_r_delay_buff2_n_102,
      P(2) => audio_in_r_delay_buff2_n_103,
      P(1) => audio_in_r_delay_buff2_n_104,
      P(0) => audio_in_r_delay_buff2_n_105,
      PATTERNBDETECT => NLW_audio_in_r_delay_buff2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_audio_in_r_delay_buff2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_audio_in_r_delay_buff2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_audio_in_r_delay_buff2_UNDERFLOW_UNCONNECTED
    );
\audio_out_l[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_3_n_0\,
      DI(0) => audio_in_l_buff1,
      O(3 downto 0) => audio_out_l(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_4_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_5_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_6_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_7_n_0\
    );
\audio_out_l[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_8_n_0\,
      I1 => \^audio_out_l[4]_inst_0_i_23\(2),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[3]\(2),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[0]_INST_0_i_1_n_0\
    );
\audio_out_l[0]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_10_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_10_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_10_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_15_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_16_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_17_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_18_n_0\,
      O(3 downto 0) => \^audio_out_l[0]_inst_0_i_22_0\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_19_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_20_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_21_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_22_n_0\
    );
\audio_out_l[0]_INST_0_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(14),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_91,
      O => \audio_out_l[0]_INST_0_i_100_n_0\
    );
\audio_out_l[0]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(13),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_92,
      O => \audio_out_l[0]_INST_0_i_101_n_0\
    );
\audio_out_l[0]_INST_0_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_89,
      I1 => \audio_in_l_delay_buff2__0\(16),
      I2 => audio_in_l_delay_buff2_n_86,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(19),
      O => \audio_out_l[0]_INST_0_i_102_n_0\
    );
\audio_out_l[0]_INST_0_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_90,
      I1 => \audio_in_l_delay_buff2__0\(15),
      I2 => audio_in_l_delay_buff2_n_87,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(18),
      O => \audio_out_l[0]_INST_0_i_103_n_0\
    );
\audio_out_l[0]_INST_0_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_91,
      I1 => \audio_in_l_delay_buff2__0\(14),
      I2 => audio_in_l_delay_buff2_n_88,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(17),
      O => \audio_out_l[0]_INST_0_i_104_n_0\
    );
\audio_out_l[0]_INST_0_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_92,
      I1 => \audio_in_l_delay_buff2__0\(13),
      I2 => audio_in_l_delay_buff2_n_89,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(16),
      O => \audio_out_l[0]_INST_0_i_105_n_0\
    );
\audio_out_l[0]_INST_0_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_81,
      I1 => \audio_in_l_delay_buff2__0\(24),
      I2 => audio_in_l_delay_buff2_n_76,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(29),
      O => \audio_out_l[0]_INST_0_i_106_n_0\
    );
\audio_out_l[0]_INST_0_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFA88FAEEA088A0"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_237_n_0\,
      I1 => \audio_in_l_delay_buff2__0\(30),
      I2 => audio_in_l_delay_buff2_n_75,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(28),
      I5 => audio_in_l_delay_buff2_n_77,
      O => \audio_out_l[0]_INST_0_i_107_n_0\
    );
\audio_out_l[0]_INST_0_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(22),
      I2 => audio_in_l_delay_buff2_n_83,
      I3 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(27),
      I5 => audio_in_l_delay_buff2_n_78,
      O => \audio_out_l[0]_INST_0_i_108_n_0\
    );
\audio_out_l[0]_INST_0_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFAD8D8508800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(21),
      I2 => audio_in_l_delay_buff2_n_84,
      I3 => \audio_in_l_delay_buff2__0\(28),
      I4 => audio_in_l_delay_buff2_n_77,
      I5 => \audio_out_l[0]_INST_0_i_157_n_0\,
      O => \audio_out_l[0]_INST_0_i_109_n_0\
    );
\audio_out_l[0]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAFAAAA"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_23_n_0\,
      I1 => \audio_in_l_delay_buff2__0\(30),
      I2 => audio_in_l_delay_buff2_n_75,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_out_l[20]_INST_0_i_17_0\(1),
      O => \audio_out_l[0]_INST_0_i_11_n_0\
    );
\audio_out_l[0]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787887778787788"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(30),
      I3 => audio_in_l_delay_buff2_n_75,
      I4 => audio_in_l_delay_buff2_n_74,
      I5 => \audio_out_l[0]_INST_0_i_240_n_0\,
      O => \audio_out_l[0]_INST_0_i_110_n_0\
    );
\audio_out_l[0]_INST_0_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_156_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_241_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_237_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I4 => \audio_out_l[0]_INST_0_i_239_n_0\,
      O => \audio_out_l[0]_INST_0_i_111_n_0\
    );
\audio_out_l[0]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_108_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_156_n_0\,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => audio_in_l_delay_buff2_n_75,
      I4 => \audio_in_l_delay_buff2__0\(30),
      I5 => \audio_out_l[0]_INST_0_i_237_n_0\,
      O => \audio_out_l[0]_INST_0_i_112_n_0\
    );
\audio_out_l[0]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_109_n_0\,
      I2 => audio_in_l_delay_buff2_n_78,
      I3 => \audio_in_l_delay_buff2__0\(27),
      I4 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_233_n_0\,
      O => \audio_out_l[0]_INST_0_i_113_n_0\
    );
\audio_out_l[0]_INST_0_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(12),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_93,
      O => \audio_out_l[0]_INST_0_i_114_n_0\
    );
\audio_out_l[0]_INST_0_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(11),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_94,
      O => \audio_out_l[0]_INST_0_i_115_n_0\
    );
\audio_out_l[0]_INST_0_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(10),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_95,
      O => \audio_out_l[0]_INST_0_i_116_n_0\
    );
\audio_out_l[0]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(9),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_96,
      O => \audio_out_l[0]_INST_0_i_117_n_0\
    );
\audio_out_l[0]_INST_0_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_93,
      I1 => \audio_in_l_delay_buff2__0\(12),
      I2 => audio_in_l_delay_buff2_n_90,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(15),
      O => \audio_out_l[0]_INST_0_i_118_n_0\
    );
\audio_out_l[0]_INST_0_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_94,
      I1 => \audio_in_l_delay_buff2__0\(11),
      I2 => audio_in_l_delay_buff2_n_91,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(14),
      O => \audio_out_l[0]_INST_0_i_119_n_0\
    );
\audio_out_l[0]_INST_0_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_95,
      I1 => \audio_in_l_delay_buff2__0\(10),
      I2 => audio_in_l_delay_buff2_n_92,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(13),
      O => \audio_out_l[0]_INST_0_i_120_n_0\
    );
\audio_out_l[0]_INST_0_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_96,
      I1 => \audio_in_l_delay_buff2__0\(9),
      I2 => audio_in_l_delay_buff2_n_93,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(12),
      O => \audio_out_l[0]_INST_0_i_121_n_0\
    );
\audio_out_l[0]_INST_0_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(14),
      I2 => audio_in_l_delay_buff2_n_91,
      I3 => audio_in_l_delay_buff2_n_89,
      I4 => \audio_in_l_delay_buff2__0\(16),
      I5 => \audio_out_l[0]_INST_0_i_238_n_0\,
      O => \audio_out_l[0]_INST_0_i_122_n_0\
    );
\audio_out_l[0]_INST_0_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(13),
      I2 => audio_in_l_delay_buff2_n_92,
      I3 => audio_in_l_delay_buff2_n_90,
      I4 => \audio_in_l_delay_buff2__0\(15),
      I5 => \audio_out_l[0]_INST_0_i_242_n_0\,
      O => \audio_out_l[0]_INST_0_i_123_n_0\
    );
\audio_out_l[0]_INST_0_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(12),
      I2 => audio_in_l_delay_buff2_n_93,
      I3 => audio_in_l_delay_buff2_n_91,
      I4 => \audio_in_l_delay_buff2__0\(14),
      I5 => \audio_out_l[0]_INST_0_i_243_n_0\,
      O => \audio_out_l[0]_INST_0_i_124_n_0\
    );
\audio_out_l[0]_INST_0_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(11),
      I2 => audio_in_l_delay_buff2_n_94,
      I3 => audio_in_l_delay_buff2_n_92,
      I4 => \audio_in_l_delay_buff2__0\(13),
      I5 => \audio_out_l[0]_INST_0_i_244_n_0\,
      O => \audio_out_l[0]_INST_0_i_125_n_0\
    );
\audio_out_l[0]_INST_0_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_122_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_236_n_0\,
      I3 => audio_in_l_delay_buff2_n_90,
      I4 => \audio_in_l_delay_buff2__0\(15),
      I5 => \audio_out_l[0]_INST_0_i_242_n_0\,
      O => \audio_out_l[0]_INST_0_i_126_n_0\
    );
\audio_out_l[0]_INST_0_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_123_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_238_n_0\,
      I3 => audio_in_l_delay_buff2_n_91,
      I4 => \audio_in_l_delay_buff2__0\(14),
      I5 => \audio_out_l[0]_INST_0_i_243_n_0\,
      O => \audio_out_l[0]_INST_0_i_127_n_0\
    );
\audio_out_l[0]_INST_0_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_124_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_242_n_0\,
      I3 => audio_in_l_delay_buff2_n_92,
      I4 => \audio_in_l_delay_buff2__0\(13),
      I5 => \audio_out_l[0]_INST_0_i_244_n_0\,
      O => \audio_out_l[0]_INST_0_i_128_n_0\
    );
\audio_out_l[0]_INST_0_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_125_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_243_n_0\,
      I3 => audio_in_l_delay_buff2_n_93,
      I4 => \audio_in_l_delay_buff2__0\(12),
      I5 => \audio_out_l[0]_INST_0_i_228_n_0\,
      O => \audio_out_l[0]_INST_0_i_129_n_0\
    );
\audio_out_l[0]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_buff1,
      I1 => \audio_out_l[3]\(0),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \^audio_out_l[4]_inst_0_i_23\(0),
      O => \audio_out_l[0]_INST_0_i_13_n_0\
    );
\audio_out_l[0]_INST_0_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFAD8D8508800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(20),
      I2 => audio_in_l_delay_buff2_n_85,
      I3 => \audio_in_l_delay_buff2__0\(27),
      I4 => audio_in_l_delay_buff2_n_78,
      I5 => \audio_out_l[0]_INST_0_i_240_n_0\,
      O => \audio_out_l[0]_INST_0_i_130_n_0\
    );
\audio_out_l[0]_INST_0_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(19),
      I2 => audio_in_l_delay_buff2_n_86,
      I3 => audio_in_l_delay_buff2_n_81,
      I4 => \audio_in_l_delay_buff2__0\(24),
      I5 => \audio_out_l[0]_INST_0_i_157_n_0\,
      O => \audio_out_l[0]_INST_0_i_131_n_0\
    );
\audio_out_l[0]_INST_0_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(18),
      I2 => audio_in_l_delay_buff2_n_87,
      I3 => audio_in_l_delay_buff2_n_82,
      I4 => \audio_in_l_delay_buff2__0\(23),
      I5 => \audio_out_l[0]_INST_0_i_240_n_0\,
      O => \audio_out_l[0]_INST_0_i_132_n_0\
    );
\audio_out_l[0]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(17),
      I2 => audio_in_l_delay_buff2_n_88,
      I3 => audio_in_l_delay_buff2_n_83,
      I4 => \audio_in_l_delay_buff2__0\(22),
      I5 => \audio_out_l[0]_INST_0_i_239_n_0\,
      O => \audio_out_l[0]_INST_0_i_133_n_0\
    );
\audio_out_l[0]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_130_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I3 => audio_in_l_delay_buff2_n_77,
      I4 => \audio_in_l_delay_buff2__0\(28),
      I5 => \audio_out_l[0]_INST_0_i_234_n_0\,
      O => \audio_out_l[0]_INST_0_i_134_n_0\
    );
\audio_out_l[0]_INST_0_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_131_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_240_n_0\,
      I3 => audio_in_l_delay_buff2_n_78,
      I4 => \audio_in_l_delay_buff2__0\(27),
      I5 => \audio_out_l[0]_INST_0_i_235_n_0\,
      O => \audio_out_l[0]_INST_0_i_135_n_0\
    );
\audio_out_l[0]_INST_0_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_132_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(19),
      I5 => audio_in_l_delay_buff2_n_86,
      O => \audio_out_l[0]_INST_0_i_136_n_0\
    );
\audio_out_l[0]_INST_0_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_133_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_237_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_240_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(18),
      I5 => audio_in_l_delay_buff2_n_87,
      O => \audio_out_l[0]_INST_0_i_137_n_0\
    );
\audio_out_l[0]_INST_0_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(17),
      I2 => audio_in_l_delay_buff2_n_88,
      I3 => audio_in_l_delay_buff2_n_94,
      I4 => \audio_in_l_delay_buff2__0\(11),
      I5 => \audio_out_l[0]_INST_0_i_229_n_0\,
      O => \audio_out_l[0]_INST_0_i_138_n_0\
    );
\audio_out_l[0]_INST_0_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(16),
      I2 => audio_in_l_delay_buff2_n_89,
      I3 => audio_in_l_delay_buff2_n_95,
      I4 => \audio_in_l_delay_buff2__0\(10),
      I5 => \audio_out_l[0]_INST_0_i_245_n_0\,
      O => \audio_out_l[0]_INST_0_i_139_n_0\
    );
\audio_out_l[0]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_27_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_28_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_29_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_30_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_31_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_32_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_33_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_34_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_35_n_0\
    );
\audio_out_l[0]_INST_0_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(15),
      I2 => audio_in_l_delay_buff2_n_90,
      I3 => audio_in_l_delay_buff2_n_96,
      I4 => \audio_in_l_delay_buff2__0\(9),
      I5 => \audio_out_l[0]_INST_0_i_246_n_0\,
      O => \audio_out_l[0]_INST_0_i_140_n_0\
    );
\audio_out_l[0]_INST_0_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8FA88DD50D800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(14),
      I2 => audio_in_l_delay_buff2_n_91,
      I3 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I4 => audio_in_l_delay_buff2_n_95,
      I5 => \audio_in_l_delay_buff2__0\(10),
      O => \audio_out_l[0]_INST_0_i_141_n_0\
    );
\audio_out_l[0]_INST_0_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_138_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_238_n_0\,
      I3 => audio_in_l_delay_buff2_n_93,
      I4 => \audio_in_l_delay_buff2__0\(12),
      I5 => \audio_out_l[0]_INST_0_i_228_n_0\,
      O => \audio_out_l[0]_INST_0_i_142_n_0\
    );
\audio_out_l[0]_INST_0_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_139_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_242_n_0\,
      I3 => audio_in_l_delay_buff2_n_94,
      I4 => \audio_in_l_delay_buff2__0\(11),
      I5 => \audio_out_l[0]_INST_0_i_229_n_0\,
      O => \audio_out_l[0]_INST_0_i_143_n_0\
    );
\audio_out_l[0]_INST_0_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_140_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_243_n_0\,
      I3 => audio_in_l_delay_buff2_n_95,
      I4 => \audio_in_l_delay_buff2__0\(10),
      I5 => \audio_out_l[0]_INST_0_i_245_n_0\,
      O => \audio_out_l[0]_INST_0_i_144_n_0\
    );
\audio_out_l[0]_INST_0_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_141_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_244_n_0\,
      I3 => audio_in_l_delay_buff2_n_96,
      I4 => \audio_in_l_delay_buff2__0\(9),
      I5 => \audio_out_l[0]_INST_0_i_246_n_0\,
      O => \audio_out_l[0]_INST_0_i_145_n_0\
    );
\audio_out_l[0]_INST_0_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_247_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_146_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_146_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_146_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_146_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_248_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_249_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_250_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_251_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_146_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_252_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_253_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_254_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_255_n_0\
    );
\audio_out_l[0]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_23_0\(0),
      I1 => audio_in_l_delay_buff2_n_80,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(25),
      O => \audio_out_l[0]_INST_0_i_147_n_0\
    );
\audio_out_l[0]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_49_0\(3),
      I1 => audio_in_l_delay_buff2_n_81,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(24),
      O => \audio_out_l[0]_INST_0_i_148_n_0\
    );
\audio_out_l[0]_INST_0_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_49_0\(2),
      I1 => audio_in_l_delay_buff2_n_82,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(23),
      O => \audio_out_l[0]_INST_0_i_149_n_0\
    );
\audio_out_l[0]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_36_n_4\,
      I1 => \audio_out_l[0]_INST_0_i_37_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_38_n_6\,
      I3 => \audio_out_l[0]_INST_0_i_39_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_40_n_0\,
      O => \audio_out_l[0]_INST_0_i_15_n_0\
    );
\audio_out_l[0]_INST_0_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_49_0\(1),
      I1 => audio_in_l_delay_buff2_n_83,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(22),
      O => \audio_out_l[0]_INST_0_i_150_n_0\
    );
\audio_out_l[0]_INST_0_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(25),
      I2 => audio_in_l_delay_buff2_n_80,
      I3 => \audio_out_l[0]_INST_0_i_23_0\(0),
      I4 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_23_0\(1),
      O => \audio_out_l[0]_INST_0_i_151_n_0\
    );
\audio_out_l[0]_INST_0_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(24),
      I2 => audio_in_l_delay_buff2_n_81,
      I3 => \audio_out_l[0]_INST_0_i_49_0\(3),
      I4 => \audio_out_l[0]_INST_0_i_240_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_23_0\(0),
      O => \audio_out_l[0]_INST_0_i_152_n_0\
    );
\audio_out_l[0]_INST_0_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(23),
      I2 => audio_in_l_delay_buff2_n_82,
      I3 => \audio_out_l[0]_INST_0_i_49_0\(2),
      I4 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_49_0\(3),
      O => \audio_out_l[0]_INST_0_i_153_n_0\
    );
\audio_out_l[0]_INST_0_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(22),
      I2 => audio_in_l_delay_buff2_n_83,
      I3 => \audio_out_l[0]_INST_0_i_49_0\(1),
      I4 => \audio_out_l[0]_INST_0_i_237_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_49_0\(2),
      O => \audio_out_l[0]_INST_0_i_154_n_0\
    );
\audio_out_l[0]_INST_0_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(29),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_76,
      O => \audio_out_l[0]_INST_0_i_155_n_0\
    );
\audio_out_l[0]_INST_0_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(28),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_77,
      O => \audio_out_l[0]_INST_0_i_156_n_0\
    );
\audio_out_l[0]_INST_0_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(26),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_79,
      O => \audio_out_l[0]_INST_0_i_157_n_0\
    );
\audio_out_l[0]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_232_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_158_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_158_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_158_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_delay_buff2__0\(24 downto 21),
      S(3) => \audio_out_l[0]_INST_0_i_256_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_257_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_258_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_259_n_0\
    );
\audio_out_l[0]_INST_0_i_159\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_77,
      O => \audio_out_l[0]_INST_0_i_159_n_0\
    );
\audio_out_l[0]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_36_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_37_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_38_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_39_n_6\,
      I4 => \audio_out_l[0]_INST_0_i_41_n_0\,
      O => \audio_out_l[0]_INST_0_i_16_n_0\
    );
\audio_out_l[0]_INST_0_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_78,
      O => \audio_out_l[0]_INST_0_i_160_n_0\
    );
\audio_out_l[0]_INST_0_i_161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_79,
      O => \audio_out_l[0]_INST_0_i_161_n_0\
    );
\audio_out_l[0]_INST_0_i_162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_80,
      O => \audio_out_l[0]_INST_0_i_162_n_0\
    );
\audio_out_l[0]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_36_n_6\,
      I1 => \audio_out_l[0]_INST_0_i_37_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_42_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_39_n_7\,
      I4 => \audio_out_l[0]_INST_0_i_43_n_0\,
      O => \audio_out_l[0]_INST_0_i_17_n_0\
    );
\audio_out_l[0]_INST_0_i_172\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_20_n_0\,
      CO(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_172_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_audio_out_l[0]_INST_0_i_172_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_l[0]_INST_0_i_269_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \audio_out_l[0]_INST_0_i_269_n_0\
    );
\audio_out_l[0]_INST_0_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_270_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_173_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_173_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_173_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_173_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_271_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_272_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_273_n_0\,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_173_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_275_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_276_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_277_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_278_n_0\
    );
\audio_out_l[0]_INST_0_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_187_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_185_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_279_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_188_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_280_n_0\,
      O => \audio_out_l[0]_INST_0_i_174_n_0\
    );
\audio_out_l[0]_INST_0_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_281_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_187_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_185_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_188_n_6\,
      I4 => \audio_out_l[0]_INST_0_i_282_n_0\,
      O => \audio_out_l[0]_INST_0_i_175_n_0\
    );
\audio_out_l[0]_INST_0_i_176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_105,
      I1 => \audio_out_l[0]_INST_0_i_187_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_283_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_188_n_7\,
      I4 => \audio_out_l[0]_INST_0_i_284_n_0\,
      O => \audio_out_l[0]_INST_0_i_176_n_0\
    );
\audio_out_l[0]_INST_0_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE822882288228"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_285_n_4\,
      I1 => audio_in_l_delay_buff2_n_105,
      I2 => \audio_out_l[0]_INST_0_i_187_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_283_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_283_n_5\,
      I5 => \audio_out_l[0]_INST_0_i_286_n_4\,
      O => \audio_out_l[0]_INST_0_i_177_n_0\
    );
\audio_out_l[0]_INST_0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_174_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_183_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_187_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_185_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_188_n_4\,
      I5 => \audio_out_l[0]_INST_0_i_189_n_0\,
      O => \audio_out_l[0]_INST_0_i_178_n_0\
    );
\audio_out_l[0]_INST_0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_175_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_187_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_185_n_6\,
      I3 => \audio_out_l[0]_INST_0_i_279_n_0\,
      I4 => \audio_out_l[0]_INST_0_i_188_n_5\,
      I5 => \audio_out_l[0]_INST_0_i_280_n_0\,
      O => \audio_out_l[0]_INST_0_i_179_n_0\
    );
\audio_out_l[0]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_36_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_44_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_42_n_5\,
      I3 => \audio_out_l[0]_INST_0_i_45_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_46_n_0\,
      O => \audio_out_l[0]_INST_0_i_18_n_0\
    );
\audio_out_l[0]_INST_0_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_176_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_281_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_187_n_6\,
      I3 => \audio_out_l[0]_INST_0_i_185_n_7\,
      I4 => \audio_out_l[0]_INST_0_i_188_n_6\,
      I5 => \audio_out_l[0]_INST_0_i_282_n_0\,
      O => \audio_out_l[0]_INST_0_i_180_n_0\
    );
\audio_out_l[0]_INST_0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_177_n_0\,
      I1 => audio_in_l_delay_buff2_n_105,
      I2 => \audio_out_l[0]_INST_0_i_187_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_283_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_188_n_7\,
      I5 => \audio_out_l[0]_INST_0_i_284_n_0\,
      O => \audio_out_l[0]_INST_0_i_181_n_0\
    );
\audio_out_l[0]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_78_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_74_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_79_n_4\,
      O => \audio_out_l[0]_INST_0_i_182_n_0\
    );
\audio_out_l[0]_INST_0_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_183_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_183_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_183_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_183_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_230_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_287_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_288_n_0\,
      DI(0) => '0',
      O(3) => \audio_out_l[0]_INST_0_i_183_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_183_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_183_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_183_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_289_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_290_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_291_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_292_n_0\
    );
\audio_out_l[0]_INST_0_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_78_n_6\,
      I1 => \audio_out_l[0]_INST_0_i_79_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_183_n_4\,
      O => \audio_out_l[0]_INST_0_i_184_n_0\
    );
\audio_out_l[0]_INST_0_i_185\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_283_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_185_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_185_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_185_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_185_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_293_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_294_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_295_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_296_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_185_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_185_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_185_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_185_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_297_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_298_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_299_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_300_n_0\
    );
\audio_out_l[0]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_78_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_79_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_183_n_5\,
      O => \audio_out_l[0]_INST_0_i_186_n_0\
    );
\audio_out_l[0]_INST_0_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_286_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_187_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_187_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_187_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_187_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_301_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_302_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_303_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_304_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_187_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_187_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_187_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_187_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_305_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_306_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_307_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_308_n_0\
    );
\audio_out_l[0]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_285_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_188_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_188_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_188_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_309_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_310_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_311_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_312_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_188_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_188_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_188_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_188_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_313_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_314_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_315_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_316_n_0\
    );
\audio_out_l[0]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_185_n_4\,
      I1 => \audio_out_l[0]_INST_0_i_79_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_183_n_6\,
      O => \audio_out_l[0]_INST_0_i_189_n_0\
    );
\audio_out_l[0]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_15_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_47_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_37_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_38_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_39_n_4\,
      I5 => \audio_out_l[0]_INST_0_i_48_n_0\,
      O => \audio_out_l[0]_INST_0_i_19_n_0\
    );
\audio_out_l[0]_INST_0_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFAD8D8508800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(9),
      I2 => audio_in_l_delay_buff2_n_96,
      I3 => \audio_in_l_delay_buff2__0\(3),
      I4 => audio_in_l_delay_buff2_n_102,
      I5 => \audio_out_l[0]_INST_0_i_231_n_0\,
      O => \audio_out_l[0]_INST_0_i_190_n_0\
    );
\audio_out_l[0]_INST_0_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCDC54EAC8C840"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_279_n_0\,
      I2 => audio_in_l_delay_buff2_n_101,
      I3 => \audio_in_l_delay_buff2__0\(4),
      I4 => \audio_in_l_delay_buff2__0\(8),
      I5 => audio_in_l_delay_buff2_n_97,
      O => \audio_out_l[0]_INST_0_i_191_n_0\
    );
\audio_out_l[0]_INST_0_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDECD5C4ECA8C480"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(3),
      I3 => audio_in_l_delay_buff2_n_102,
      I4 => \audio_in_l_delay_buff2__0\(1),
      I5 => audio_in_l_delay_buff2_n_104,
      O => \audio_out_l[0]_INST_0_i_192_n_0\
    );
\audio_out_l[0]_INST_0_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6936C3993C6396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(1),
      I3 => audio_in_l_delay_buff2_n_104,
      I4 => \audio_in_l_delay_buff2__0\(3),
      I5 => audio_in_l_delay_buff2_n_102,
      O => \audio_out_l[0]_INST_0_i_193_n_0\
    );
\audio_out_l[0]_INST_0_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_190_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(10),
      I3 => audio_in_l_delay_buff2_n_95,
      I4 => \audio_out_l[0]_INST_0_i_230_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_227_n_0\,
      O => \audio_out_l[0]_INST_0_i_194_n_0\
    );
\audio_out_l[0]_INST_0_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_191_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_318_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I4 => audio_in_l_delay_buff2_n_102,
      I5 => \audio_in_l_delay_buff2__0\(3),
      O => \audio_out_l[0]_INST_0_i_195_n_0\
    );
\audio_out_l[0]_INST_0_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_192_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(8),
      I3 => audio_in_l_delay_buff2_n_97,
      I4 => \audio_out_l[0]_INST_0_i_227_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_279_n_0\,
      O => \audio_out_l[0]_INST_0_i_196_n_0\
    );
\audio_out_l[0]_INST_0_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_319_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_320_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I3 => audio_in_l_delay_buff2_n_105,
      I4 => \audio_out_l[0]_INST_0_i_279_n_0\,
      O => \audio_out_l[0]_INST_0_i_197_n_0\
    );
\audio_out_l[0]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(8),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_97,
      O => \audio_out_l[0]_INST_0_i_198_n_0\
    );
\audio_out_l[0]_INST_0_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(7),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_98,
      O => \audio_out_l[0]_INST_0_i_199_n_0\
    );
\audio_out_l[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_9_n_0\,
      I1 => \^audio_out_l[4]_inst_0_i_23\(1),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[3]\(1),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[0]_INST_0_i_2_n_0\
    );
\audio_out_l[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_16_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_36_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_37_n_5\,
      I3 => \audio_out_l[0]_INST_0_i_38_n_6\,
      I4 => \audio_out_l[0]_INST_0_i_39_n_5\,
      I5 => \audio_out_l[0]_INST_0_i_40_n_0\,
      O => \audio_out_l[0]_INST_0_i_20_n_0\
    );
\audio_out_l[0]_INST_0_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(6),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_99,
      O => \audio_out_l[0]_INST_0_i_200_n_0\
    );
\audio_out_l[0]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(5),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_100,
      O => \audio_out_l[0]_INST_0_i_201_n_0\
    );
\audio_out_l[0]_INST_0_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_97,
      I1 => \audio_in_l_delay_buff2__0\(8),
      I2 => audio_in_l_delay_buff2_n_94,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(11),
      O => \audio_out_l[0]_INST_0_i_202_n_0\
    );
\audio_out_l[0]_INST_0_i_203\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_98,
      I1 => \audio_in_l_delay_buff2__0\(7),
      I2 => audio_in_l_delay_buff2_n_95,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(10),
      O => \audio_out_l[0]_INST_0_i_203_n_0\
    );
\audio_out_l[0]_INST_0_i_204\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_99,
      I1 => \audio_in_l_delay_buff2__0\(6),
      I2 => audio_in_l_delay_buff2_n_96,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(9),
      O => \audio_out_l[0]_INST_0_i_204_n_0\
    );
\audio_out_l[0]_INST_0_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_100,
      I1 => \audio_in_l_delay_buff2__0\(5),
      I2 => audio_in_l_delay_buff2_n_97,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(8),
      O => \audio_out_l[0]_INST_0_i_205_n_0\
    );
\audio_out_l[0]_INST_0_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(10),
      I2 => audio_in_l_delay_buff2_n_95,
      I3 => audio_in_l_delay_buff2_n_93,
      I4 => \audio_in_l_delay_buff2__0\(12),
      I5 => \audio_out_l[0]_INST_0_i_228_n_0\,
      O => \audio_out_l[0]_INST_0_i_206_n_0\
    );
\audio_out_l[0]_INST_0_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(9),
      I2 => audio_in_l_delay_buff2_n_96,
      I3 => audio_in_l_delay_buff2_n_94,
      I4 => \audio_in_l_delay_buff2__0\(11),
      I5 => \audio_out_l[0]_INST_0_i_229_n_0\,
      O => \audio_out_l[0]_INST_0_i_207_n_0\
    );
\audio_out_l[0]_INST_0_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048C45CD8CAECDEF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I2 => audio_in_l_delay_buff2_n_95,
      I3 => \audio_in_l_delay_buff2__0\(10),
      I4 => audio_in_l_delay_buff2_n_93,
      I5 => \audio_in_l_delay_buff2__0\(12),
      O => \audio_out_l[0]_INST_0_i_208_n_0\
    );
\audio_out_l[0]_INST_0_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048C45CD8CAECDEF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I2 => audio_in_l_delay_buff2_n_96,
      I3 => \audio_in_l_delay_buff2__0\(9),
      I4 => audio_in_l_delay_buff2_n_94,
      I5 => \audio_in_l_delay_buff2__0\(11),
      O => \audio_out_l[0]_INST_0_i_209_n_0\
    );
\audio_out_l[0]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_17_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_36_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_37_n_6\,
      I3 => \audio_out_l[0]_INST_0_i_38_n_7\,
      I4 => \audio_out_l[0]_INST_0_i_39_n_6\,
      I5 => \audio_out_l[0]_INST_0_i_41_n_0\,
      O => \audio_out_l[0]_INST_0_i_21_n_0\
    );
\audio_out_l[0]_INST_0_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_206_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_244_n_0\,
      I3 => audio_in_l_delay_buff2_n_94,
      I4 => \audio_in_l_delay_buff2__0\(11),
      I5 => \audio_out_l[0]_INST_0_i_229_n_0\,
      O => \audio_out_l[0]_INST_0_i_210_n_0\
    );
\audio_out_l[0]_INST_0_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_207_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_228_n_0\,
      I3 => audio_in_l_delay_buff2_n_95,
      I4 => \audio_in_l_delay_buff2__0\(10),
      I5 => \audio_out_l[0]_INST_0_i_245_n_0\,
      O => \audio_out_l[0]_INST_0_i_211_n_0\
    );
\audio_out_l[0]_INST_0_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_208_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_229_n_0\,
      I3 => audio_in_l_delay_buff2_n_96,
      I4 => \audio_in_l_delay_buff2__0\(9),
      I5 => \audio_out_l[0]_INST_0_i_246_n_0\,
      O => \audio_out_l[0]_INST_0_i_212_n_0\
    );
\audio_out_l[0]_INST_0_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_209_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_245_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I4 => audio_in_l_delay_buff2_n_95,
      I5 => \audio_in_l_delay_buff2__0\(10),
      O => \audio_out_l[0]_INST_0_i_213_n_0\
    );
\audio_out_l[0]_INST_0_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(16),
      I2 => audio_in_l_delay_buff2_n_89,
      I3 => audio_in_l_delay_buff2_n_84,
      I4 => \audio_in_l_delay_buff2__0\(21),
      I5 => \audio_out_l[0]_INST_0_i_237_n_0\,
      O => \audio_out_l[0]_INST_0_i_214_n_0\
    );
\audio_out_l[0]_INST_0_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(15),
      I2 => audio_in_l_delay_buff2_n_90,
      I3 => audio_in_l_delay_buff2_n_85,
      I4 => \audio_in_l_delay_buff2__0\(20),
      I5 => \audio_out_l[0]_INST_0_i_233_n_0\,
      O => \audio_out_l[0]_INST_0_i_215_n_0\
    );
\audio_out_l[0]_INST_0_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(14),
      I2 => audio_in_l_delay_buff2_n_91,
      I3 => audio_in_l_delay_buff2_n_86,
      I4 => \audio_in_l_delay_buff2__0\(19),
      I5 => \audio_out_l[0]_INST_0_i_234_n_0\,
      O => \audio_out_l[0]_INST_0_i_216_n_0\
    );
\audio_out_l[0]_INST_0_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(13),
      I2 => audio_in_l_delay_buff2_n_92,
      I3 => audio_in_l_delay_buff2_n_87,
      I4 => \audio_in_l_delay_buff2__0\(18),
      I5 => \audio_out_l[0]_INST_0_i_235_n_0\,
      O => \audio_out_l[0]_INST_0_i_217_n_0\
    );
\audio_out_l[0]_INST_0_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_214_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_233_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(17),
      I5 => audio_in_l_delay_buff2_n_88,
      O => \audio_out_l[0]_INST_0_i_218_n_0\
    );
\audio_out_l[0]_INST_0_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_215_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_234_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_237_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(16),
      I5 => audio_in_l_delay_buff2_n_89,
      O => \audio_out_l[0]_INST_0_i_219_n_0\
    );
\audio_out_l[0]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_18_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_36_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_37_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_42_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_39_n_7\,
      I5 => \audio_out_l[0]_INST_0_i_43_n_0\,
      O => \audio_out_l[0]_INST_0_i_22_n_0\
    );
\audio_out_l[0]_INST_0_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_216_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_235_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_233_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(15),
      I5 => audio_in_l_delay_buff2_n_90,
      O => \audio_out_l[0]_INST_0_i_220_n_0\
    );
\audio_out_l[0]_INST_0_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_217_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_236_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_234_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(14),
      I5 => audio_in_l_delay_buff2_n_91,
      O => \audio_out_l[0]_INST_0_i_221_n_0\
    );
\audio_out_l[0]_INST_0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_224_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_222_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_222_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_222_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_222_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_delay_buff2__0\(16 downto 13),
      S(3) => \audio_out_l[0]_INST_0_i_321_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_322_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_323_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_324_n_0\
    );
\audio_out_l[0]_INST_0_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(7),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_98,
      O => \audio_out_l[0]_INST_0_i_223_n_0\
    );
\audio_out_l[0]_INST_0_i_224\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_225_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_224_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_224_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_224_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_224_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_delay_buff2__0\(12 downto 9),
      S(3) => \audio_out_l[0]_INST_0_i_325_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_326_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_327_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_328_n_0\
    );
\audio_out_l[0]_INST_0_i_225\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_317_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_225_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_225_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_225_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_225_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_delay_buff2__0\(8 downto 5),
      S(3) => \audio_out_l[0]_INST_0_i_329_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_330_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_331_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_332_n_0\
    );
\audio_out_l[0]_INST_0_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(8),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_97,
      O => \audio_out_l[0]_INST_0_i_226_n_0\
    );
\audio_out_l[0]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(4),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_101,
      O => \audio_out_l[0]_INST_0_i_227_n_0\
    );
\audio_out_l[0]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(14),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_91,
      O => \audio_out_l[0]_INST_0_i_228_n_0\
    );
\audio_out_l[0]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(13),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_92,
      O => \audio_out_l[0]_INST_0_i_229_n_0\
    );
\audio_out_l[0]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_49_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_23_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_23_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_23_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_50_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_51_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_52_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_53_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_54_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_55_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_56_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_57_n_0\
    );
\audio_out_l[0]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(6),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_99,
      O => \audio_out_l[0]_INST_0_i_230_n_0\
    );
\audio_out_l[0]_INST_0_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(5),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_100,
      O => \audio_out_l[0]_INST_0_i_231_n_0\
    );
\audio_out_l[0]_INST_0_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_222_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_232_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_232_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_232_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_232_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_delay_buff2__0\(20 downto 17),
      S(3) => \audio_out_l[0]_INST_0_i_333_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_334_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_335_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_336_n_0\
    );
\audio_out_l[0]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(22),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_83,
      O => \audio_out_l[0]_INST_0_i_233_n_0\
    );
\audio_out_l[0]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(21),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_84,
      O => \audio_out_l[0]_INST_0_i_234_n_0\
    );
\audio_out_l[0]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(20),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_85,
      O => \audio_out_l[0]_INST_0_i_235_n_0\
    );
\audio_out_l[0]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(19),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_86,
      O => \audio_out_l[0]_INST_0_i_236_n_0\
    );
\audio_out_l[0]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(23),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_82,
      O => \audio_out_l[0]_INST_0_i_237_n_0\
    );
\audio_out_l[0]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(18),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_87,
      O => \audio_out_l[0]_INST_0_i_238_n_0\
    );
\audio_out_l[0]_INST_0_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(24),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_81,
      O => \audio_out_l[0]_INST_0_i_239_n_0\
    );
\audio_out_l[0]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_58_n_0\,
      CO(3 downto 1) => \NLW_audio_out_l[0]_INST_0_i_24_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \audio_out_l[0]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_audio_out_l[0]_INST_0_i_24_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \audio_in_l_delay_buff2__0\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \audio_out_l[0]_INST_0_i_59_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_60_n_0\
    );
\audio_out_l[0]_INST_0_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(25),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_80,
      O => \audio_out_l[0]_INST_0_i_240_n_0\
    );
\audio_out_l[0]_INST_0_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(30),
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => audio_in_l_delay_buff2_n_74,
      O => \audio_out_l[0]_INST_0_i_241_n_0\
    );
\audio_out_l[0]_INST_0_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(17),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_88,
      O => \audio_out_l[0]_INST_0_i_242_n_0\
    );
\audio_out_l[0]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(16),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_89,
      O => \audio_out_l[0]_INST_0_i_243_n_0\
    );
\audio_out_l[0]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(15),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_90,
      O => \audio_out_l[0]_INST_0_i_244_n_0\
    );
\audio_out_l[0]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(12),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_93,
      O => \audio_out_l[0]_INST_0_i_245_n_0\
    );
\audio_out_l[0]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(11),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_94,
      O => \audio_out_l[0]_INST_0_i_246_n_0\
    );
\audio_out_l[0]_INST_0_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_337_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_247_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_247_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_247_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_247_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_338_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_339_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_340_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_341_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_247_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_342_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_343_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_344_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_345_n_0\
    );
\audio_out_l[0]_INST_0_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_49_0\(0),
      I1 => audio_in_l_delay_buff2_n_84,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(21),
      O => \audio_out_l[0]_INST_0_i_248_n_0\
    );
\audio_out_l[0]_INST_0_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_146_0\(3),
      I1 => audio_in_l_delay_buff2_n_85,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(20),
      O => \audio_out_l[0]_INST_0_i_249_n_0\
    );
\audio_out_l[0]_INST_0_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_146_0\(2),
      I1 => audio_in_l_delay_buff2_n_86,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(19),
      O => \audio_out_l[0]_INST_0_i_250_n_0\
    );
\audio_out_l[0]_INST_0_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_146_0\(1),
      I1 => audio_in_l_delay_buff2_n_87,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(18),
      O => \audio_out_l[0]_INST_0_i_251_n_0\
    );
\audio_out_l[0]_INST_0_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(21),
      I2 => audio_in_l_delay_buff2_n_84,
      I3 => \audio_out_l[0]_INST_0_i_49_0\(0),
      I4 => \audio_out_l[0]_INST_0_i_233_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_49_0\(1),
      O => \audio_out_l[0]_INST_0_i_252_n_0\
    );
\audio_out_l[0]_INST_0_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(20),
      I2 => audio_in_l_delay_buff2_n_85,
      I3 => \audio_out_l[0]_INST_0_i_146_0\(3),
      I4 => \audio_out_l[0]_INST_0_i_234_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_49_0\(0),
      O => \audio_out_l[0]_INST_0_i_253_n_0\
    );
\audio_out_l[0]_INST_0_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(19),
      I2 => audio_in_l_delay_buff2_n_86,
      I3 => \audio_out_l[0]_INST_0_i_146_0\(2),
      I4 => \audio_out_l[0]_INST_0_i_235_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_146_0\(3),
      O => \audio_out_l[0]_INST_0_i_254_n_0\
    );
\audio_out_l[0]_INST_0_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(18),
      I2 => audio_in_l_delay_buff2_n_87,
      I3 => \audio_out_l[0]_INST_0_i_146_0\(1),
      I4 => \audio_out_l[0]_INST_0_i_236_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_146_0\(2),
      O => \audio_out_l[0]_INST_0_i_255_n_0\
    );
\audio_out_l[0]_INST_0_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_81,
      O => \audio_out_l[0]_INST_0_i_256_n_0\
    );
\audio_out_l[0]_INST_0_i_257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_82,
      O => \audio_out_l[0]_INST_0_i_257_n_0\
    );
\audio_out_l[0]_INST_0_i_258\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_83,
      O => \audio_out_l[0]_INST_0_i_258_n_0\
    );
\audio_out_l[0]_INST_0_i_259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_84,
      O => \audio_out_l[0]_INST_0_i_259_n_0\
    );
\audio_out_l[0]_INST_0_i_269\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_81_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_83_n_1\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_81_n_6\,
      I4 => \audio_out_l[20]_INST_0_i_81_n_1\,
      O => \audio_out_l[0]_INST_0_i_269_n_0\
    );
\audio_out_l[0]_INST_0_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_65_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_27_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_27_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_27_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_66_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_67_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_68_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_69_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_70_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_71_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_72_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_73_n_0\
    );
\audio_out_l[0]_INST_0_i_270\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_270_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_270_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_270_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_270_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_355_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_356_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_357_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_358_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_270_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\audio_out_l[0]_INST_0_i_271\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_285_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_286_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_283_n_5\,
      I3 => \audio_out_l[0]_INST_0_i_283_n_6\,
      I4 => \audio_out_l[0]_INST_0_i_286_n_5\,
      O => \audio_out_l[0]_INST_0_i_271_n_0\
    );
\audio_out_l[0]_INST_0_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_285_n_6\,
      I1 => \audio_out_l[0]_INST_0_i_286_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_283_n_6\,
      I3 => audio_in_l_delay_buff2_n_105,
      I4 => \audio_out_l[0]_INST_0_i_286_n_6\,
      O => \audio_out_l[0]_INST_0_i_272_n_0\
    );
\audio_out_l[0]_INST_0_i_273\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_285_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_286_n_6\,
      I2 => audio_in_l_delay_buff2_n_105,
      O => \audio_out_l[0]_INST_0_i_273_n_0\
    );
\audio_out_l[0]_INST_0_i_275\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_271_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_285_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_364_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_283_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_286_n_4\,
      O => \audio_out_l[0]_INST_0_i_275_n_0\
    );
\audio_out_l[0]_INST_0_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_272_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_285_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_286_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_283_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_283_n_6\,
      I5 => \audio_out_l[0]_INST_0_i_286_n_5\,
      O => \audio_out_l[0]_INST_0_i_276_n_0\
    );
\audio_out_l[0]_INST_0_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_273_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_285_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_286_n_5\,
      I3 => \audio_out_l[0]_INST_0_i_283_n_6\,
      I4 => audio_in_l_delay_buff2_n_105,
      I5 => \audio_out_l[0]_INST_0_i_286_n_6\,
      O => \audio_out_l[0]_INST_0_i_277_n_0\
    );
\audio_out_l[0]_INST_0_i_278\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_285_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_286_n_6\,
      I2 => audio_in_l_delay_buff2_n_105,
      I3 => DI(0),
      O => \audio_out_l[0]_INST_0_i_278_n_0\
    );
\audio_out_l[0]_INST_0_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(2),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_103,
      O => \audio_out_l[0]_INST_0_i_279_n_0\
    );
\audio_out_l[0]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_74_n_4\,
      I1 => \audio_out_l[0]_INST_0_i_44_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_42_n_6\,
      I3 => \audio_out_l[0]_INST_0_i_75_n_0\,
      I4 => \audio_out_l[0]_INST_0_i_45_n_5\,
      O => \audio_out_l[0]_INST_0_i_28_n_0\
    );
\audio_out_l[0]_INST_0_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_185_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_187_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_183_n_7\,
      O => \audio_out_l[0]_INST_0_i_280_n_0\
    );
\audio_out_l[0]_INST_0_i_281\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_281_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_281_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_281_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_281_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_365_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_366_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_367_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \NLW_audio_out_l[0]_INST_0_i_281_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_l[0]_INST_0_i_281_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_368_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_369_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_370_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_371_n_0\
    );
\audio_out_l[0]_INST_0_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_187_n_5\,
      I1 => \audio_in_l_delay_buff2__0\(2),
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => audio_in_l_delay_buff2_n_103,
      I4 => \audio_out_l[0]_INST_0_i_185_n_6\,
      O => \audio_out_l[0]_INST_0_i_282_n_0\
    );
\audio_out_l[0]_INST_0_i_283\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_283_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_283_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_283_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_283_n_3\,
      CYINIT => '0',
      DI(3) => audio_in_l_delay_buff2_n_105,
      DI(2 downto 0) => B"001",
      O(3) => \audio_out_l[0]_INST_0_i_283_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_283_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_283_n_6\,
      O(0) => \NLW_audio_out_l[0]_INST_0_i_283_O_UNCONNECTED\(0),
      S(3) => \audio_out_l[0]_INST_0_i_372_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_373_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_374_n_0\,
      S(0) => audio_in_l_delay_buff2_n_105
    );
\audio_out_l[0]_INST_0_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_185_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_187_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_281_n_7\,
      O => \audio_out_l[0]_INST_0_i_284_n_0\
    );
\audio_out_l[0]_INST_0_i_285\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_363_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_285_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_285_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_285_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_285_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_375_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_376_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_377_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_378_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_285_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_285_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_285_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_285_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_379_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_380_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_381_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_382_n_0\
    );
\audio_out_l[0]_INST_0_i_286\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_383_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_286_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_286_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_286_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_286_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_384_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_385_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_386_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_387_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_286_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_286_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_286_n_6\,
      O(0) => audio_in_l_delay_buff2_3(0),
      S(3) => \audio_out_l[0]_INST_0_i_388_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_389_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_390_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_391_n_0\
    );
\audio_out_l[0]_INST_0_i_287\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(5),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_100,
      O => \audio_out_l[0]_INST_0_i_287_n_0\
    );
\audio_out_l[0]_INST_0_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(4),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_101,
      O => \audio_out_l[0]_INST_0_i_288_n_0\
    );
\audio_out_l[0]_INST_0_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69393C66C39396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => audio_in_l_delay_buff2_n_105,
      I2 => \audio_in_l_delay_buff2__0\(2),
      I3 => audio_in_l_delay_buff2_n_103,
      I4 => audio_in_l_delay_buff2_n_99,
      I5 => \audio_in_l_delay_buff2__0\(6),
      O => \audio_out_l[0]_INST_0_i_289_n_0\
    );
\audio_out_l[0]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_74_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_44_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_42_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_45_n_6\,
      I4 => \audio_out_l[0]_INST_0_i_76_n_0\,
      O => \audio_out_l[0]_INST_0_i_29_n_0\
    );
\audio_out_l[0]_INST_0_i_290\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_100,
      I1 => \audio_in_l_delay_buff2__0\(5),
      I2 => audio_in_l_delay_buff2_n_104,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(1),
      O => \audio_out_l[0]_INST_0_i_290_n_0\
    );
\audio_out_l[0]_INST_0_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_101,
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => \audio_in_l_delay_buff2__0\(4),
      I3 => audio_in_l_delay_buff2_n_105,
      O => \audio_out_l[0]_INST_0_i_291_n_0\
    );
\audio_out_l[0]_INST_0_i_292\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(3),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_102,
      O => \audio_out_l[0]_INST_0_i_292_n_0\
    );
\audio_out_l[0]_INST_0_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(4),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_101,
      O => \audio_out_l[0]_INST_0_i_293_n_0\
    );
\audio_out_l[0]_INST_0_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(3),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_102,
      O => \audio_out_l[0]_INST_0_i_294_n_0\
    );
\audio_out_l[0]_INST_0_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(2),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_103,
      O => \audio_out_l[0]_INST_0_i_295_n_0\
    );
\audio_out_l[0]_INST_0_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(1),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_104,
      O => \audio_out_l[0]_INST_0_i_296_n_0\
    );
\audio_out_l[0]_INST_0_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_101,
      I1 => \audio_in_l_delay_buff2__0\(4),
      I2 => audio_in_l_delay_buff2_n_98,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(7),
      O => \audio_out_l[0]_INST_0_i_297_n_0\
    );
\audio_out_l[0]_INST_0_i_298\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_102,
      I1 => \audio_in_l_delay_buff2__0\(3),
      I2 => audio_in_l_delay_buff2_n_99,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(6),
      O => \audio_out_l[0]_INST_0_i_298_n_0\
    );
\audio_out_l[0]_INST_0_i_299\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_103,
      I1 => \audio_in_l_delay_buff2__0\(2),
      I2 => audio_in_l_delay_buff2_n_100,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(5),
      O => \audio_out_l[0]_INST_0_i_299_n_0\
    );
\audio_out_l[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \^audio_out_l[0]_inst_0_i_22_0\(0),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_4_0\(0),
      I4 => \audio_out_l[0]_INST_0_i_13_n_0\,
      O => \audio_out_l[0]_INST_0_i_3_n_0\
    );
\audio_out_l[0]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_77_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_45_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_74_n_6\,
      I3 => \audio_out_l[0]_INST_0_i_44_n_7\,
      I4 => \audio_out_l[0]_INST_0_i_78_n_4\,
      O => \audio_out_l[0]_INST_0_i_30_n_0\
    );
\audio_out_l[0]_INST_0_i_300\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_104,
      I1 => \audio_in_l_delay_buff2__0\(1),
      I2 => audio_in_l_delay_buff2_n_101,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(4),
      O => \audio_out_l[0]_INST_0_i_300_n_0\
    );
\audio_out_l[0]_INST_0_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D850DD88FAD8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(6),
      I2 => audio_in_l_delay_buff2_n_99,
      I3 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I4 => audio_in_l_delay_buff2_n_95,
      I5 => \audio_in_l_delay_buff2__0\(10),
      O => \audio_out_l[0]_INST_0_i_301_n_0\
    );
\audio_out_l[0]_INST_0_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D850DD88FAD8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(5),
      I2 => audio_in_l_delay_buff2_n_100,
      I3 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I4 => audio_in_l_delay_buff2_n_96,
      I5 => \audio_in_l_delay_buff2__0\(9),
      O => \audio_out_l[0]_INST_0_i_302_n_0\
    );
\audio_out_l[0]_INST_0_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048C45CD8CAECDEF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_227_n_0\,
      I2 => audio_in_l_delay_buff2_n_99,
      I3 => \audio_in_l_delay_buff2__0\(6),
      I4 => audio_in_l_delay_buff2_n_97,
      I5 => \audio_in_l_delay_buff2__0\(8),
      O => \audio_out_l[0]_INST_0_i_303_n_0\
    );
\audio_out_l[0]_INST_0_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(3),
      I2 => audio_in_l_delay_buff2_n_102,
      I3 => audio_in_l_delay_buff2_n_100,
      I4 => \audio_in_l_delay_buff2__0\(5),
      I5 => \audio_out_l[0]_INST_0_i_223_n_0\,
      O => \audio_out_l[0]_INST_0_i_304_n_0\
    );
\audio_out_l[0]_INST_0_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_301_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_246_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I4 => audio_in_l_delay_buff2_n_96,
      I5 => \audio_in_l_delay_buff2__0\(9),
      O => \audio_out_l[0]_INST_0_i_305_n_0\
    );
\audio_out_l[0]_INST_0_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_302_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_230_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(10),
      I5 => audio_in_l_delay_buff2_n_95,
      O => \audio_out_l[0]_INST_0_i_306_n_0\
    );
\audio_out_l[0]_INST_0_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_303_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(9),
      I5 => audio_in_l_delay_buff2_n_96,
      O => \audio_out_l[0]_INST_0_i_307_n_0\
    );
\audio_out_l[0]_INST_0_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_304_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_230_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_227_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(8),
      I5 => audio_in_l_delay_buff2_n_97,
      O => \audio_out_l[0]_INST_0_i_308_n_0\
    );
\audio_out_l[0]_INST_0_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(12),
      I2 => audio_in_l_delay_buff2_n_93,
      I3 => audio_in_l_delay_buff2_n_88,
      I4 => \audio_in_l_delay_buff2__0\(17),
      I5 => \audio_out_l[0]_INST_0_i_236_n_0\,
      O => \audio_out_l[0]_INST_0_i_309_n_0\
    );
\audio_out_l[0]_INST_0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_74_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_79_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_78_n_5\,
      I3 => \audio_out_l[0]_INST_0_i_80_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_81_n_0\,
      O => \audio_out_l[0]_INST_0_i_31_n_0\
    );
\audio_out_l[0]_INST_0_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(11),
      I2 => audio_in_l_delay_buff2_n_94,
      I3 => audio_in_l_delay_buff2_n_89,
      I4 => \audio_in_l_delay_buff2__0\(16),
      I5 => \audio_out_l[0]_INST_0_i_238_n_0\,
      O => \audio_out_l[0]_INST_0_i_310_n_0\
    );
\audio_out_l[0]_INST_0_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(10),
      I2 => audio_in_l_delay_buff2_n_95,
      I3 => audio_in_l_delay_buff2_n_90,
      I4 => \audio_in_l_delay_buff2__0\(15),
      I5 => \audio_out_l[0]_INST_0_i_242_n_0\,
      O => \audio_out_l[0]_INST_0_i_311_n_0\
    );
\audio_out_l[0]_INST_0_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(9),
      I2 => audio_in_l_delay_buff2_n_96,
      I3 => audio_in_l_delay_buff2_n_91,
      I4 => \audio_in_l_delay_buff2__0\(14),
      I5 => \audio_out_l[0]_INST_0_i_243_n_0\,
      O => \audio_out_l[0]_INST_0_i_312_n_0\
    );
\audio_out_l[0]_INST_0_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_309_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_238_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_235_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(13),
      I5 => audio_in_l_delay_buff2_n_92,
      O => \audio_out_l[0]_INST_0_i_313_n_0\
    );
\audio_out_l[0]_INST_0_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_310_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_242_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_236_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(12),
      I5 => audio_in_l_delay_buff2_n_93,
      O => \audio_out_l[0]_INST_0_i_314_n_0\
    );
\audio_out_l[0]_INST_0_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_311_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_243_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_238_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(11),
      I5 => audio_in_l_delay_buff2_n_94,
      O => \audio_out_l[0]_INST_0_i_315_n_0\
    );
\audio_out_l[0]_INST_0_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_312_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_244_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_242_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(10),
      I5 => audio_in_l_delay_buff2_n_95,
      O => \audio_out_l[0]_INST_0_i_316_n_0\
    );
\audio_out_l[0]_INST_0_i_317\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_317_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_317_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_317_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_317_n_3\,
      CYINIT => \audio_out_l[0]_INST_0_i_392_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_delay_buff2__0\(4 downto 1),
      S(3) => \audio_out_l[0]_INST_0_i_393_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_394_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_395_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_396_n_0\
    );
\audio_out_l[0]_INST_0_i_318\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(9),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_96,
      O => \audio_out_l[0]_INST_0_i_318_n_0\
    );
\audio_out_l[0]_INST_0_i_319\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(3),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_102,
      O => \audio_out_l[0]_INST_0_i_319_n_0\
    );
\audio_out_l[0]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_28_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_36_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_44_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_42_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_45_n_4\,
      I5 => \audio_out_l[0]_INST_0_i_46_n_0\,
      O => \audio_out_l[0]_INST_0_i_32_n_0\
    );
\audio_out_l[0]_INST_0_i_320\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(1),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_104,
      O => \audio_out_l[0]_INST_0_i_320_n_0\
    );
\audio_out_l[0]_INST_0_i_321\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_89,
      O => \audio_out_l[0]_INST_0_i_321_n_0\
    );
\audio_out_l[0]_INST_0_i_322\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_90,
      O => \audio_out_l[0]_INST_0_i_322_n_0\
    );
\audio_out_l[0]_INST_0_i_323\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_91,
      O => \audio_out_l[0]_INST_0_i_323_n_0\
    );
\audio_out_l[0]_INST_0_i_324\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_92,
      O => \audio_out_l[0]_INST_0_i_324_n_0\
    );
\audio_out_l[0]_INST_0_i_325\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_93,
      O => \audio_out_l[0]_INST_0_i_325_n_0\
    );
\audio_out_l[0]_INST_0_i_326\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_94,
      O => \audio_out_l[0]_INST_0_i_326_n_0\
    );
\audio_out_l[0]_INST_0_i_327\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_95,
      O => \audio_out_l[0]_INST_0_i_327_n_0\
    );
\audio_out_l[0]_INST_0_i_328\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_96,
      O => \audio_out_l[0]_INST_0_i_328_n_0\
    );
\audio_out_l[0]_INST_0_i_329\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_97,
      O => \audio_out_l[0]_INST_0_i_329_n_0\
    );
\audio_out_l[0]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_29_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_45_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_75_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_74_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_44_n_5\,
      I5 => \audio_out_l[0]_INST_0_i_42_n_6\,
      O => \audio_out_l[0]_INST_0_i_33_n_0\
    );
\audio_out_l[0]_INST_0_i_330\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_98,
      O => \audio_out_l[0]_INST_0_i_330_n_0\
    );
\audio_out_l[0]_INST_0_i_331\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_99,
      O => \audio_out_l[0]_INST_0_i_331_n_0\
    );
\audio_out_l[0]_INST_0_i_332\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_100,
      O => \audio_out_l[0]_INST_0_i_332_n_0\
    );
\audio_out_l[0]_INST_0_i_333\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_85,
      O => \audio_out_l[0]_INST_0_i_333_n_0\
    );
\audio_out_l[0]_INST_0_i_334\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_86,
      O => \audio_out_l[0]_INST_0_i_334_n_0\
    );
\audio_out_l[0]_INST_0_i_335\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_87,
      O => \audio_out_l[0]_INST_0_i_335_n_0\
    );
\audio_out_l[0]_INST_0_i_336\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_88,
      O => \audio_out_l[0]_INST_0_i_336_n_0\
    );
\audio_out_l[0]_INST_0_i_337\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_397_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_337_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_337_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_337_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_337_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_398_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_399_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_400_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_401_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_337_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_402_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_403_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_404_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_405_n_0\
    );
\audio_out_l[0]_INST_0_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_146_0\(0),
      I1 => audio_in_l_delay_buff2_n_88,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(17),
      O => \audio_out_l[0]_INST_0_i_338_n_0\
    );
\audio_out_l[0]_INST_0_i_339\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_247_0\(3),
      I1 => audio_in_l_delay_buff2_n_89,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(16),
      O => \audio_out_l[0]_INST_0_i_339_n_0\
    );
\audio_out_l[0]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_30_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_74_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_44_n_6\,
      I3 => \audio_out_l[0]_INST_0_i_42_n_7\,
      I4 => \audio_out_l[0]_INST_0_i_45_n_6\,
      I5 => \audio_out_l[0]_INST_0_i_76_n_0\,
      O => \audio_out_l[0]_INST_0_i_34_n_0\
    );
\audio_out_l[0]_INST_0_i_340\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_247_0\(2),
      I1 => audio_in_l_delay_buff2_n_90,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(15),
      O => \audio_out_l[0]_INST_0_i_340_n_0\
    );
\audio_out_l[0]_INST_0_i_341\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_247_0\(1),
      I1 => audio_in_l_delay_buff2_n_91,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(14),
      O => \audio_out_l[0]_INST_0_i_341_n_0\
    );
\audio_out_l[0]_INST_0_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(17),
      I2 => audio_in_l_delay_buff2_n_88,
      I3 => \audio_out_l[0]_INST_0_i_146_0\(0),
      I4 => \audio_out_l[0]_INST_0_i_238_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_146_0\(1),
      O => \audio_out_l[0]_INST_0_i_342_n_0\
    );
\audio_out_l[0]_INST_0_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(16),
      I2 => audio_in_l_delay_buff2_n_89,
      I3 => \audio_out_l[0]_INST_0_i_247_0\(3),
      I4 => \audio_out_l[0]_INST_0_i_242_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_146_0\(0),
      O => \audio_out_l[0]_INST_0_i_343_n_0\
    );
\audio_out_l[0]_INST_0_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(15),
      I2 => audio_in_l_delay_buff2_n_90,
      I3 => \audio_out_l[0]_INST_0_i_247_0\(2),
      I4 => \audio_out_l[0]_INST_0_i_243_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_247_0\(3),
      O => \audio_out_l[0]_INST_0_i_344_n_0\
    );
\audio_out_l[0]_INST_0_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(14),
      I2 => audio_in_l_delay_buff2_n_91,
      I3 => \audio_out_l[0]_INST_0_i_247_0\(1),
      I4 => \audio_out_l[0]_INST_0_i_244_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_247_0\(2),
      O => \audio_out_l[0]_INST_0_i_345_n_0\
    );
\audio_out_l[0]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_31_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_77_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_45_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_74_n_6\,
      I4 => \audio_out_l[0]_INST_0_i_44_n_7\,
      I5 => \audio_out_l[0]_INST_0_i_78_n_4\,
      O => \audio_out_l[0]_INST_0_i_35_n_0\
    );
\audio_out_l[0]_INST_0_i_355\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^audio_in_l_delay_buff2_0\(2),
      I1 => \^audio_in_l_delay_buff2_1\(3),
      O => \audio_out_l[0]_INST_0_i_355_n_0\
    );
\audio_out_l[0]_INST_0_i_356\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^audio_in_l_delay_buff2_0\(1),
      I1 => \^audio_in_l_delay_buff2_1\(2),
      O => \audio_out_l[0]_INST_0_i_356_n_0\
    );
\audio_out_l[0]_INST_0_i_357\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^audio_in_l_delay_buff2_0\(0),
      I1 => \^audio_in_l_delay_buff2_1\(1),
      O => \audio_out_l[0]_INST_0_i_357_n_0\
    );
\audio_out_l[0]_INST_0_i_358\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^audio_in_l_delay_buff2_1\(0),
      I1 => \^audio_in_l_delay_buff2_2\(0),
      O => \audio_out_l[0]_INST_0_i_358_n_0\
    );
\audio_out_l[0]_INST_0_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_74_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_36_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_36_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_36_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_82_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_83_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_84_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_85_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_36_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_36_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_36_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_36_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_86_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_87_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_88_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_89_n_0\
    );
\audio_out_l[0]_INST_0_i_363\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_415_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_363_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_363_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_363_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_363_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_416_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_417_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_418_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_419_n_0\,
      O(3 downto 0) => \^audio_in_l_delay_buff2_0\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_420_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_421_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_422_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_423_n_0\
    );
\audio_out_l[0]_INST_0_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_283_n_4\,
      I1 => \audio_out_l[0]_INST_0_i_187_n_7\,
      I2 => audio_in_l_delay_buff2_n_105,
      O => \audio_out_l[0]_INST_0_i_364_n_0\
    );
\audio_out_l[0]_INST_0_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(4),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_101,
      O => \audio_out_l[0]_INST_0_i_365_n_0\
    );
\audio_out_l[0]_INST_0_i_366\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(3),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_102,
      O => \audio_out_l[0]_INST_0_i_366_n_0\
    );
\audio_out_l[0]_INST_0_i_367\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(2),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_103,
      O => \audio_out_l[0]_INST_0_i_367_n_0\
    );
\audio_out_l[0]_INST_0_i_368\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_101,
      I1 => \audio_in_l_delay_buff2__0\(4),
      I2 => audio_in_l_delay_buff2_n_103,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(2),
      O => \audio_out_l[0]_INST_0_i_368_n_0\
    );
\audio_out_l[0]_INST_0_i_369\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_102,
      I1 => \audio_in_l_delay_buff2__0\(3),
      I2 => audio_in_l_delay_buff2_n_104,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(1),
      O => \audio_out_l[0]_INST_0_i_369_n_0\
    );
\audio_out_l[0]_INST_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_44_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_37_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_37_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_37_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_90_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_91_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_92_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_93_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_37_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_37_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_37_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_37_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_94_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_95_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_96_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_97_n_0\
    );
\audio_out_l[0]_INST_0_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_103,
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => \audio_in_l_delay_buff2__0\(2),
      I3 => audio_in_l_delay_buff2_n_105,
      O => \audio_out_l[0]_INST_0_i_370_n_0\
    );
\audio_out_l[0]_INST_0_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(1),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_104,
      O => \audio_out_l[0]_INST_0_i_371_n_0\
    );
\audio_out_l[0]_INST_0_i_372\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_105,
      I1 => audio_in_l_delay_buff2_n_102,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(3),
      O => \audio_out_l[0]_INST_0_i_372_n_0\
    );
\audio_out_l[0]_INST_0_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_103,
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => \audio_in_l_delay_buff2__0\(2),
      O => \audio_out_l[0]_INST_0_i_373_n_0\
    );
\audio_out_l[0]_INST_0_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_104,
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => \audio_in_l_delay_buff2__0\(1),
      O => \audio_out_l[0]_INST_0_i_374_n_0\
    );
\audio_out_l[0]_INST_0_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I2 => audio_in_l_delay_buff2_n_92,
      I3 => \audio_in_l_delay_buff2__0\(13),
      I4 => audio_in_l_delay_buff2_n_90,
      I5 => \audio_in_l_delay_buff2__0\(15),
      O => \audio_out_l[0]_INST_0_i_375_n_0\
    );
\audio_out_l[0]_INST_0_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I2 => audio_in_l_delay_buff2_n_93,
      I3 => \audio_in_l_delay_buff2__0\(12),
      I4 => audio_in_l_delay_buff2_n_91,
      I5 => \audio_in_l_delay_buff2__0\(14),
      O => \audio_out_l[0]_INST_0_i_376_n_0\
    );
\audio_out_l[0]_INST_0_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_230_n_0\,
      I2 => audio_in_l_delay_buff2_n_94,
      I3 => \audio_in_l_delay_buff2__0\(11),
      I4 => audio_in_l_delay_buff2_n_92,
      I5 => \audio_in_l_delay_buff2__0\(13),
      O => \audio_out_l[0]_INST_0_i_377_n_0\
    );
\audio_out_l[0]_INST_0_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I2 => audio_in_l_delay_buff2_n_95,
      I3 => \audio_in_l_delay_buff2__0\(10),
      I4 => audio_in_l_delay_buff2_n_93,
      I5 => \audio_in_l_delay_buff2__0\(12),
      O => \audio_out_l[0]_INST_0_i_378_n_0\
    );
\audio_out_l[0]_INST_0_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_375_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_228_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_243_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(9),
      I5 => audio_in_l_delay_buff2_n_96,
      O => \audio_out_l[0]_INST_0_i_379_n_0\
    );
\audio_out_l[0]_INST_0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_42_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_38_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_38_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_38_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_98_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_99_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_100_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_101_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_38_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_38_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_38_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_38_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_102_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_103_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_104_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_105_n_0\
    );
\audio_out_l[0]_INST_0_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_376_n_0\,
      I2 => audio_in_l_delay_buff2_n_92,
      I3 => \audio_in_l_delay_buff2__0\(13),
      I4 => \audio_out_l[0]_INST_0_i_244_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_226_n_0\,
      O => \audio_out_l[0]_INST_0_i_380_n_0\
    );
\audio_out_l[0]_INST_0_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_377_n_0\,
      I2 => audio_in_l_delay_buff2_n_93,
      I3 => \audio_in_l_delay_buff2__0\(12),
      I4 => \audio_out_l[0]_INST_0_i_228_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_223_n_0\,
      O => \audio_out_l[0]_INST_0_i_381_n_0\
    );
\audio_out_l[0]_INST_0_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_378_n_0\,
      I2 => audio_in_l_delay_buff2_n_94,
      I3 => \audio_in_l_delay_buff2__0\(11),
      I4 => \audio_out_l[0]_INST_0_i_229_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_230_n_0\,
      O => \audio_out_l[0]_INST_0_i_382_n_0\
    );
\audio_out_l[0]_INST_0_i_383\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_383_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_383_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_383_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_383_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_392_n_0\,
      DI(2) => audio_in_l_delay_buff2_n_105,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^audio_in_l_delay_buff2_1\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_424_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_425_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_426_n_0\,
      S(0) => audio_in_l_delay_buff2_n_105
    );
\audio_out_l[0]_INST_0_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048C45CD8CAECDEF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_279_n_0\,
      I2 => audio_in_l_delay_buff2_n_99,
      I3 => \audio_in_l_delay_buff2__0\(6),
      I4 => audio_in_l_delay_buff2_n_101,
      I5 => \audio_in_l_delay_buff2__0\(4),
      O => \audio_out_l[0]_INST_0_i_384_n_0\
    );
\audio_out_l[0]_INST_0_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D850DD88FAD8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(1),
      I2 => audio_in_l_delay_buff2_n_104,
      I3 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I4 => audio_in_l_delay_buff2_n_102,
      I5 => \audio_in_l_delay_buff2__0\(3),
      O => \audio_out_l[0]_INST_0_i_385_n_0\
    );
\audio_out_l[0]_INST_0_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27007705AF22FF27"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(4),
      I2 => audio_in_l_delay_buff2_n_101,
      I3 => audio_in_l_delay_buff2_n_105,
      I4 => audio_in_l_delay_buff2_n_103,
      I5 => \audio_in_l_delay_buff2__0\(2),
      O => \audio_out_l[0]_INST_0_i_386_n_0\
    );
\audio_out_l[0]_INST_0_i_387\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_104,
      I1 => \audio_in_l_delay_buff2__0\(1),
      I2 => audio_in_l_delay_buff2_n_102,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(3),
      O => \audio_out_l[0]_INST_0_i_387_n_0\
    );
\audio_out_l[0]_INST_0_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_384_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I3 => audio_in_l_delay_buff2_n_102,
      I4 => \audio_in_l_delay_buff2__0\(3),
      I5 => \audio_out_l[0]_INST_0_i_223_n_0\,
      O => \audio_out_l[0]_INST_0_i_388_n_0\
    );
\audio_out_l[0]_INST_0_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_385_n_0\,
      I2 => audio_in_l_delay_buff2_n_99,
      I3 => \audio_in_l_delay_buff2__0\(6),
      I4 => \audio_out_l[0]_INST_0_i_227_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_279_n_0\,
      O => \audio_out_l[0]_INST_0_i_389_n_0\
    );
\audio_out_l[0]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_45_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_39_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_39_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_39_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_106_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_107_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_108_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_109_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_39_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_39_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_39_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_39_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_110_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_111_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_112_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_113_n_0\
    );
\audio_out_l[0]_INST_0_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_386_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_319_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(1),
      I5 => audio_in_l_delay_buff2_n_104,
      O => \audio_out_l[0]_INST_0_i_390_n_0\
    );
\audio_out_l[0]_INST_0_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => audio_in_l_delay_buff2_n_105,
      I2 => \audio_out_l[0]_INST_0_i_279_n_0\,
      I3 => \audio_in_l_delay_buff2__0\(4),
      I4 => audio_in_l_delay_buff2_n_101,
      I5 => \audio_out_l[0]_INST_0_i_387_n_0\,
      O => \audio_out_l[0]_INST_0_i_391_n_0\
    );
\audio_out_l[0]_INST_0_i_392\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_105,
      O => \audio_out_l[0]_INST_0_i_392_n_0\
    );
\audio_out_l[0]_INST_0_i_393\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_101,
      O => \audio_out_l[0]_INST_0_i_393_n_0\
    );
\audio_out_l[0]_INST_0_i_394\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_102,
      O => \audio_out_l[0]_INST_0_i_394_n_0\
    );
\audio_out_l[0]_INST_0_i_395\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_103,
      O => \audio_out_l[0]_INST_0_i_395_n_0\
    );
\audio_out_l[0]_INST_0_i_396\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_104,
      O => \audio_out_l[0]_INST_0_i_396_n_0\
    );
\audio_out_l[0]_INST_0_i_397\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_427_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_397_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_397_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_397_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_397_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_428_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_429_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_430_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_431_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_397_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_432_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_433_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_434_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_435_n_0\
    );
\audio_out_l[0]_INST_0_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_247_0\(0),
      I1 => audio_in_l_delay_buff2_n_92,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(13),
      O => \audio_out_l[0]_INST_0_i_398_n_0\
    );
\audio_out_l[0]_INST_0_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_337_0\(3),
      I1 => audio_in_l_delay_buff2_n_93,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(12),
      O => \audio_out_l[0]_INST_0_i_399_n_0\
    );
\audio_out_l[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_1_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[3]\(3),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[4]_inst_0_i_23\(3),
      I5 => \audio_out_l[4]_INST_0_i_12_n_0\,
      O => \audio_out_l[0]_INST_0_i_4_n_0\
    );
\audio_out_l[0]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_38_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_37_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_47_n_7\,
      O => \audio_out_l[0]_INST_0_i_40_n_0\
    );
\audio_out_l[0]_INST_0_i_400\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_337_0\(2),
      I1 => audio_in_l_delay_buff2_n_94,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(11),
      O => \audio_out_l[0]_INST_0_i_400_n_0\
    );
\audio_out_l[0]_INST_0_i_401\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_337_0\(1),
      I1 => audio_in_l_delay_buff2_n_95,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(10),
      O => \audio_out_l[0]_INST_0_i_401_n_0\
    );
\audio_out_l[0]_INST_0_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(13),
      I2 => audio_in_l_delay_buff2_n_92,
      I3 => \audio_out_l[0]_INST_0_i_247_0\(0),
      I4 => \audio_out_l[0]_INST_0_i_228_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_247_0\(1),
      O => \audio_out_l[0]_INST_0_i_402_n_0\
    );
\audio_out_l[0]_INST_0_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(12),
      I2 => audio_in_l_delay_buff2_n_93,
      I3 => \audio_out_l[0]_INST_0_i_337_0\(3),
      I4 => \audio_out_l[0]_INST_0_i_229_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_247_0\(0),
      O => \audio_out_l[0]_INST_0_i_403_n_0\
    );
\audio_out_l[0]_INST_0_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(11),
      I2 => audio_in_l_delay_buff2_n_94,
      I3 => \audio_out_l[0]_INST_0_i_337_0\(2),
      I4 => \audio_out_l[0]_INST_0_i_245_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_337_0\(3),
      O => \audio_out_l[0]_INST_0_i_404_n_0\
    );
\audio_out_l[0]_INST_0_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(10),
      I2 => audio_in_l_delay_buff2_n_95,
      I3 => \audio_out_l[0]_INST_0_i_337_0\(1),
      I4 => \audio_out_l[0]_INST_0_i_246_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_337_0\(2),
      O => \audio_out_l[0]_INST_0_i_405_n_0\
    );
\audio_out_l[0]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_38_n_6\,
      I1 => \audio_out_l[0]_INST_0_i_37_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_36_n_4\,
      O => \audio_out_l[0]_INST_0_i_41_n_0\
    );
\audio_out_l[0]_INST_0_i_415\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_281_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_415_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_415_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_415_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_415_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_445_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_223_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_446_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_447_n_0\,
      O(3) => \^audio_in_l_delay_buff2_2\(0),
      O(2 downto 0) => \NLW_audio_out_l[0]_INST_0_i_415_O_UNCONNECTED\(2 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_448_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_449_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_450_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_451_n_0\
    );
\audio_out_l[0]_INST_0_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_227_n_0\,
      I2 => audio_in_l_delay_buff2_n_96,
      I3 => \audio_in_l_delay_buff2__0\(9),
      I4 => audio_in_l_delay_buff2_n_94,
      I5 => \audio_in_l_delay_buff2__0\(11),
      O => \audio_out_l[0]_INST_0_i_416_n_0\
    );
\audio_out_l[0]_INST_0_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8FA88DD50D800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(3),
      I2 => audio_in_l_delay_buff2_n_102,
      I3 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I4 => audio_in_l_delay_buff2_n_95,
      I5 => \audio_in_l_delay_buff2__0\(10),
      O => \audio_out_l[0]_INST_0_i_417_n_0\
    );
\audio_out_l[0]_INST_0_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_279_n_0\,
      I2 => audio_in_l_delay_buff2_n_98,
      I3 => \audio_in_l_delay_buff2__0\(7),
      I4 => audio_in_l_delay_buff2_n_96,
      I5 => \audio_in_l_delay_buff2__0\(9),
      O => \audio_out_l[0]_INST_0_i_418_n_0\
    );
\audio_out_l[0]_INST_0_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(1),
      I2 => audio_in_l_delay_buff2_n_104,
      I3 => audio_in_l_delay_buff2_n_99,
      I4 => \audio_in_l_delay_buff2__0\(6),
      I5 => \audio_out_l[0]_INST_0_i_226_n_0\,
      O => \audio_out_l[0]_INST_0_i_419_n_0\
    );
\audio_out_l[0]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_78_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_42_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_42_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_42_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_114_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_115_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_116_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_117_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_42_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_42_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_42_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_42_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_118_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_119_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_120_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_121_n_0\
    );
\audio_out_l[0]_INST_0_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_416_n_0\,
      I2 => audio_in_l_delay_buff2_n_95,
      I3 => \audio_in_l_delay_buff2__0\(10),
      I4 => \audio_out_l[0]_INST_0_i_245_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_231_n_0\,
      O => \audio_out_l[0]_INST_0_i_420_n_0\
    );
\audio_out_l[0]_INST_0_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_417_n_0\,
      I2 => audio_in_l_delay_buff2_n_96,
      I3 => \audio_in_l_delay_buff2__0\(9),
      I4 => \audio_out_l[0]_INST_0_i_246_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_227_n_0\,
      O => \audio_out_l[0]_INST_0_i_421_n_0\
    );
\audio_out_l[0]_INST_0_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_418_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_452_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(3),
      I5 => audio_in_l_delay_buff2_n_102,
      O => \audio_out_l[0]_INST_0_i_422_n_0\
    );
\audio_out_l[0]_INST_0_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_419_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I3 => audio_in_l_delay_buff2_n_96,
      I4 => \audio_in_l_delay_buff2__0\(9),
      I5 => \audio_out_l[0]_INST_0_i_279_n_0\,
      O => \audio_out_l[0]_INST_0_i_423_n_0\
    );
\audio_out_l[0]_INST_0_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396C93C66C39C693"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => audio_in_l_delay_buff2_n_105,
      I2 => \audio_in_l_delay_buff2__0\(1),
      I3 => audio_in_l_delay_buff2_n_104,
      I4 => \audio_in_l_delay_buff2__0\(3),
      I5 => audio_in_l_delay_buff2_n_102,
      O => \audio_out_l[0]_INST_0_i_424_n_0\
    );
\audio_out_l[0]_INST_0_i_425\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_105,
      I1 => \audio_in_l_delay_buff2__0\(2),
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => audio_in_l_delay_buff2_n_103,
      O => \audio_out_l[0]_INST_0_i_425_n_0\
    );
\audio_out_l[0]_INST_0_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_104,
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => \audio_in_l_delay_buff2__0\(1),
      O => \audio_out_l[0]_INST_0_i_426_n_0\
    );
\audio_out_l[0]_INST_0_i_427\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_427_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_427_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_427_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_427_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_453_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_454_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_455_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_456_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_427_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_457_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_458_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_459_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_460_n_0\
    );
\audio_out_l[0]_INST_0_i_428\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_337_0\(0),
      I1 => audio_in_l_delay_buff2_n_96,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(9),
      O => \audio_out_l[0]_INST_0_i_428_n_0\
    );
\audio_out_l[0]_INST_0_i_429\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_397_0\(3),
      I1 => audio_in_l_delay_buff2_n_97,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(8),
      O => \audio_out_l[0]_INST_0_i_429_n_0\
    );
\audio_out_l[0]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_38_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_37_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_36_n_5\,
      O => \audio_out_l[0]_INST_0_i_43_n_0\
    );
\audio_out_l[0]_INST_0_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_397_0\(2),
      I1 => audio_in_l_delay_buff2_n_98,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(7),
      O => \audio_out_l[0]_INST_0_i_430_n_0\
    );
\audio_out_l[0]_INST_0_i_431\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_397_0\(1),
      I1 => audio_in_l_delay_buff2_n_99,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(6),
      O => \audio_out_l[0]_INST_0_i_431_n_0\
    );
\audio_out_l[0]_INST_0_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(9),
      I2 => audio_in_l_delay_buff2_n_96,
      I3 => \audio_out_l[0]_INST_0_i_337_0\(0),
      I4 => \audio_out_l[0]_INST_0_i_452_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_337_0\(1),
      O => \audio_out_l[0]_INST_0_i_432_n_0\
    );
\audio_out_l[0]_INST_0_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF659A30309A65CF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_397_0\(3),
      I3 => \audio_in_l_delay_buff2__0\(9),
      I4 => audio_in_l_delay_buff2_n_96,
      I5 => \audio_out_l[0]_INST_0_i_337_0\(0),
      O => \audio_out_l[0]_INST_0_i_433_n_0\
    );
\audio_out_l[0]_INST_0_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF659A30309A65CF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_397_0\(2),
      I3 => \audio_in_l_delay_buff2__0\(8),
      I4 => audio_in_l_delay_buff2_n_97,
      I5 => \audio_out_l[0]_INST_0_i_397_0\(3),
      O => \audio_out_l[0]_INST_0_i_434_n_0\
    );
\audio_out_l[0]_INST_0_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D8FF27FF2700D8"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(6),
      I2 => audio_in_l_delay_buff2_n_99,
      I3 => \audio_out_l[0]_INST_0_i_397_0\(1),
      I4 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_397_0\(2),
      O => \audio_out_l[0]_INST_0_i_435_n_0\
    );
\audio_out_l[0]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_79_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_44_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_44_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_44_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_122_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_123_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_124_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_125_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_44_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_44_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_44_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_44_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_126_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_127_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_128_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_129_n_0\
    );
\audio_out_l[0]_INST_0_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E41B4EB1B14E1BE4"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => audio_in_l_delay_buff2_n_97,
      I2 => \audio_in_l_delay_buff2__0\(8),
      I3 => \audio_out_l[0]_INST_0_i_230_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(1),
      I5 => audio_in_l_delay_buff2_n_104,
      O => \audio_out_l[0]_INST_0_i_445_n_0\
    );
\audio_out_l[0]_INST_0_i_446\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(6),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_99,
      O => \audio_out_l[0]_INST_0_i_446_n_0\
    );
\audio_out_l[0]_INST_0_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(5),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_100,
      O => \audio_out_l[0]_INST_0_i_447_n_0\
    );
\audio_out_l[0]_INST_0_i_448\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_320_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_230_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I3 => audio_in_l_delay_buff2_n_105,
      I4 => \audio_out_l[0]_INST_0_i_231_n_0\,
      O => \audio_out_l[0]_INST_0_i_448_n_0\
    );
\audio_out_l[0]_INST_0_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69393C66C39396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => audio_in_l_delay_buff2_n_105,
      I2 => \audio_in_l_delay_buff2__0\(5),
      I3 => audio_in_l_delay_buff2_n_100,
      I4 => audio_in_l_delay_buff2_n_98,
      I5 => \audio_in_l_delay_buff2__0\(7),
      O => \audio_out_l[0]_INST_0_i_449_n_0\
    );
\audio_out_l[0]_INST_0_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_80_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_45_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_45_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_45_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_130_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_131_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_132_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_133_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_45_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_45_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_45_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_45_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_134_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_135_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_136_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_137_n_0\
    );
\audio_out_l[0]_INST_0_i_450\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_99,
      I1 => \audio_in_l_delay_buff2__0\(6),
      I2 => audio_in_l_delay_buff2_n_101,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(4),
      O => \audio_out_l[0]_INST_0_i_450_n_0\
    );
\audio_out_l[0]_INST_0_i_451\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_100,
      I1 => \audio_in_l_delay_buff2__0\(5),
      I2 => audio_in_l_delay_buff2_n_102,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(3),
      O => \audio_out_l[0]_INST_0_i_451_n_0\
    );
\audio_out_l[0]_INST_0_i_452\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(10),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_95,
      O => \audio_out_l[0]_INST_0_i_452_n_0\
    );
\audio_out_l[0]_INST_0_i_453\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_397_0\(0),
      I1 => audio_in_l_delay_buff2_n_100,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(5),
      O => \audio_out_l[0]_INST_0_i_453_n_0\
    );
\audio_out_l[0]_INST_0_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^audio_out_l[0]_inst_0_i_22_0\(2),
      I1 => audio_in_l_delay_buff2_n_101,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(4),
      O => \audio_out_l[0]_INST_0_i_454_n_0\
    );
\audio_out_l[0]_INST_0_i_455\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^audio_out_l[0]_inst_0_i_22_0\(1),
      I1 => audio_in_l_delay_buff2_n_102,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(3),
      O => \audio_out_l[0]_INST_0_i_455_n_0\
    );
\audio_out_l[0]_INST_0_i_456\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^audio_out_l[0]_inst_0_i_22_0\(0),
      I1 => audio_in_l_delay_buff2_n_103,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(2),
      O => \audio_out_l[0]_INST_0_i_456_n_0\
    );
\audio_out_l[0]_INST_0_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F359A60C0CA659F3"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_397_0\(0),
      I3 => \audio_in_l_delay_buff2__0\(6),
      I4 => audio_in_l_delay_buff2_n_99,
      I5 => \audio_out_l[0]_INST_0_i_397_0\(1),
      O => \audio_out_l[0]_INST_0_i_457_n_0\
    );
\audio_out_l[0]_INST_0_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700D8FFD8FF2700"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(4),
      I2 => audio_in_l_delay_buff2_n_101,
      I3 => \^audio_out_l[0]_inst_0_i_22_0\(2),
      I4 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_397_0\(0),
      O => \audio_out_l[0]_INST_0_i_458_n_0\
    );
\audio_out_l[0]_INST_0_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(3),
      I2 => audio_in_l_delay_buff2_n_102,
      I3 => \^audio_out_l[0]_inst_0_i_22_0\(1),
      I4 => \audio_out_l[0]_INST_0_i_227_n_0\,
      I5 => \^audio_out_l[0]_inst_0_i_22_0\(2),
      O => \audio_out_l[0]_INST_0_i_459_n_0\
    );
\audio_out_l[0]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_42_n_4\,
      I1 => \audio_out_l[0]_INST_0_i_37_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_36_n_6\,
      O => \audio_out_l[0]_INST_0_i_46_n_0\
    );
\audio_out_l[0]_INST_0_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CA659F3F359A60C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_279_n_0\,
      I2 => \^audio_out_l[0]_inst_0_i_22_0\(0),
      I3 => \audio_in_l_delay_buff2__0\(3),
      I4 => audio_in_l_delay_buff2_n_102,
      I5 => \^audio_out_l[0]_inst_0_i_22_0\(1),
      O => \audio_out_l[0]_INST_0_i_460_n_0\
    );
\audio_out_l[0]_INST_0_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_36_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_47_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_47_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_47_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_138_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_139_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_140_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_141_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_47_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_47_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_47_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_47_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_142_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_143_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_144_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_145_n_0\
    );
\audio_out_l[0]_INST_0_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_38_n_4\,
      I1 => \audio_out_l[12]_INST_0_i_48_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_47_n_6\,
      O => \audio_out_l[0]_INST_0_i_48_n_0\
    );
\audio_out_l[0]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_146_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_49_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_49_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_49_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_147_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_148_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_149_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_150_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_151_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_152_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_153_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_154_n_0\
    );
\audio_out_l[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_2_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[3]\(2),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[4]_inst_0_i_23\(2),
      I5 => \audio_out_l[0]_INST_0_i_8_n_0\,
      O => \audio_out_l[0]_INST_0_i_5_n_0\
    );
\audio_out_l[0]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_17_0\(0),
      I1 => audio_in_l_delay_buff2_n_76,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(29),
      O => \audio_out_l[0]_INST_0_i_50_n_0\
    );
\audio_out_l[0]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_23_0\(3),
      I1 => audio_in_l_delay_buff2_n_77,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(28),
      O => \audio_out_l[0]_INST_0_i_51_n_0\
    );
\audio_out_l[0]_INST_0_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_23_0\(2),
      I1 => audio_in_l_delay_buff2_n_78,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(27),
      O => \audio_out_l[0]_INST_0_i_52_n_0\
    );
\audio_out_l[0]_INST_0_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_23_0\(1),
      I1 => audio_in_l_delay_buff2_n_79,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(26),
      O => \audio_out_l[0]_INST_0_i_53_n_0\
    );
\audio_out_l[0]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B4BB444B4B44BB"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_17_0\(0),
      I2 => \audio_in_l_delay_buff2__0\(30),
      I3 => audio_in_l_delay_buff2_n_75,
      I4 => audio_in_l_delay_buff2_n_74,
      I5 => \audio_out_l[20]_INST_0_i_17_0\(1),
      O => \audio_out_l[0]_INST_0_i_54_n_0\
    );
\audio_out_l[0]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(28),
      I2 => audio_in_l_delay_buff2_n_77,
      I3 => \audio_out_l[0]_INST_0_i_23_0\(3),
      I4 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_17_0\(0),
      O => \audio_out_l[0]_INST_0_i_55_n_0\
    );
\audio_out_l[0]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(27),
      I2 => audio_in_l_delay_buff2_n_78,
      I3 => \audio_out_l[0]_INST_0_i_23_0\(2),
      I4 => \audio_out_l[0]_INST_0_i_156_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_23_0\(3),
      O => \audio_out_l[0]_INST_0_i_56_n_0\
    );
\audio_out_l[0]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF659A30309A65CF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_23_0\(1),
      I3 => \audio_in_l_delay_buff2__0\(27),
      I4 => audio_in_l_delay_buff2_n_78,
      I5 => \audio_out_l[0]_INST_0_i_23_0\(2),
      O => \audio_out_l[0]_INST_0_i_57_n_0\
    );
\audio_out_l[0]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_158_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_58_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_58_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_58_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_delay_buff2__0\(28 downto 25),
      S(3) => \audio_out_l[0]_INST_0_i_159_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_160_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_161_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_162_n_0\
    );
\audio_out_l[0]_INST_0_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_75,
      O => \audio_out_l[0]_INST_0_i_59_n_0\
    );
\audio_out_l[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_3_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[3]\(1),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[4]_inst_0_i_23\(1),
      I5 => \audio_out_l[0]_INST_0_i_9_n_0\,
      O => \audio_out_l[0]_INST_0_i_6_n_0\
    );
\audio_out_l[0]_INST_0_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_76,
      O => \audio_out_l[0]_INST_0_i_60_n_0\
    );
\audio_out_l[0]_INST_0_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_173_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_65_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_65_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_65_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_174_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_175_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_176_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_177_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[0]_INST_0_i_65_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[0]_INST_0_i_178_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_179_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_180_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_181_n_0\
    );
\audio_out_l[0]_INST_0_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_182_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_80_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_183_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_79_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_78_n_6\,
      O => \audio_out_l[0]_INST_0_i_66_n_0\
    );
\audio_out_l[0]_INST_0_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_183_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_79_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_78_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_80_n_6\,
      I4 => \audio_out_l[0]_INST_0_i_184_n_0\,
      O => \audio_out_l[0]_INST_0_i_67_n_0\
    );
\audio_out_l[0]_INST_0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_183_n_6\,
      I1 => \audio_out_l[0]_INST_0_i_79_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_185_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_80_n_7\,
      I4 => \audio_out_l[0]_INST_0_i_186_n_0\,
      O => \audio_out_l[0]_INST_0_i_68_n_0\
    );
\audio_out_l[0]_INST_0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_183_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_187_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_185_n_5\,
      I3 => \audio_out_l[0]_INST_0_i_188_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_189_n_0\,
      O => \audio_out_l[0]_INST_0_i_69_n_0\
    );
\audio_out_l[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8474747B8B8B8"
    )
        port map (
      I0 => \^audio_out_l[0]_inst_0_i_22_0\(0),
      I1 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_4_0\(0),
      I3 => \^audio_out_l[4]_inst_0_i_23\(0),
      I4 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I5 => \audio_out_l[3]\(0),
      O => \audio_out_l[0]_INST_0_i_7_n_0\
    );
\audio_out_l[0]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_66_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_74_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_79_n_4\,
      I3 => \audio_out_l[0]_INST_0_i_78_n_5\,
      I4 => \audio_out_l[0]_INST_0_i_80_n_4\,
      I5 => \audio_out_l[0]_INST_0_i_81_n_0\,
      O => \audio_out_l[0]_INST_0_i_70_n_0\
    );
\audio_out_l[0]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_67_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_182_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_80_n_5\,
      I3 => \audio_out_l[0]_INST_0_i_183_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_79_n_5\,
      I5 => \audio_out_l[0]_INST_0_i_78_n_6\,
      O => \audio_out_l[0]_INST_0_i_71_n_0\
    );
\audio_out_l[0]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_68_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_183_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_79_n_6\,
      I3 => \audio_out_l[0]_INST_0_i_78_n_7\,
      I4 => \audio_out_l[0]_INST_0_i_80_n_6\,
      I5 => \audio_out_l[0]_INST_0_i_184_n_0\,
      O => \audio_out_l[0]_INST_0_i_72_n_0\
    );
\audio_out_l[0]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_69_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_183_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_79_n_7\,
      I3 => \audio_out_l[0]_INST_0_i_185_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_80_n_7\,
      I5 => \audio_out_l[0]_INST_0_i_186_n_0\,
      O => \audio_out_l[0]_INST_0_i_73_n_0\
    );
\audio_out_l[0]_INST_0_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_183_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_74_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_74_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_74_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_74_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_190_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_191_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_192_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_193_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_74_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_74_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_74_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_74_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_194_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_195_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_196_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_197_n_0\
    );
\audio_out_l[0]_INST_0_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_42_n_5\,
      I1 => \audio_out_l[0]_INST_0_i_44_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_36_n_7\,
      O => \audio_out_l[0]_INST_0_i_75_n_0\
    );
\audio_out_l[0]_INST_0_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_42_n_6\,
      I1 => \audio_out_l[0]_INST_0_i_44_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_74_n_4\,
      O => \audio_out_l[0]_INST_0_i_76_n_0\
    );
\audio_out_l[0]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_42_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_74_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_44_n_6\,
      O => \audio_out_l[0]_INST_0_i_77_n_0\
    );
\audio_out_l[0]_INST_0_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_185_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_78_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_78_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_78_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_198_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_199_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_200_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_201_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_78_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_78_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_78_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_78_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_202_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_203_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_204_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_205_n_0\
    );
\audio_out_l[0]_INST_0_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_187_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_79_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_79_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_79_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_206_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_207_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_208_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_209_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_79_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_79_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_79_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_79_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_210_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_211_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_212_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_213_n_0\
    );
\audio_out_l[0]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_4_0\(2),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[0]_inst_0_i_22_0\(2),
      O => \audio_out_l[0]_INST_0_i_8_n_0\
    );
\audio_out_l[0]_INST_0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_188_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_80_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_80_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_80_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_214_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_215_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_216_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_217_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_80_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_80_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_80_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_80_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_218_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_219_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_220_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_221_n_0\
    );
\audio_out_l[0]_INST_0_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_78_n_4\,
      I1 => \audio_out_l[0]_INST_0_i_44_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_74_n_6\,
      O => \audio_out_l[0]_INST_0_i_81_n_0\
    );
\audio_out_l[0]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8FA88DD50D800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(13),
      I2 => audio_in_l_delay_buff2_n_92,
      I3 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I4 => audio_in_l_delay_buff2_n_96,
      I5 => \audio_in_l_delay_buff2__0\(9),
      O => \audio_out_l[0]_INST_0_i_82_n_0\
    );
\audio_out_l[0]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(12),
      I2 => audio_in_l_delay_buff2_n_93,
      I3 => audio_in_l_delay_buff2_n_99,
      I4 => \audio_in_l_delay_buff2__0\(6),
      I5 => \audio_out_l[0]_INST_0_i_226_n_0\,
      O => \audio_out_l[0]_INST_0_i_83_n_0\
    );
\audio_out_l[0]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(11),
      I2 => audio_in_l_delay_buff2_n_94,
      I3 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(5),
      I5 => audio_in_l_delay_buff2_n_100,
      O => \audio_out_l[0]_INST_0_i_84_n_0\
    );
\audio_out_l[0]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(10),
      I2 => audio_in_l_delay_buff2_n_95,
      I3 => \audio_out_l[0]_INST_0_i_227_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(6),
      I5 => audio_in_l_delay_buff2_n_99,
      O => \audio_out_l[0]_INST_0_i_85_n_0\
    );
\audio_out_l[0]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_82_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_228_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I4 => audio_in_l_delay_buff2_n_95,
      I5 => \audio_in_l_delay_buff2__0\(10),
      O => \audio_out_l[0]_INST_0_i_86_n_0\
    );
\audio_out_l[0]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_83_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_229_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I4 => audio_in_l_delay_buff2_n_96,
      I5 => \audio_in_l_delay_buff2__0\(9),
      O => \audio_out_l[0]_INST_0_i_87_n_0\
    );
\audio_out_l[0]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_84_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_230_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_226_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(12),
      I5 => audio_in_l_delay_buff2_n_93,
      O => \audio_out_l[0]_INST_0_i_88_n_0\
    );
\audio_out_l[0]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_85_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_231_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_223_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(11),
      I5 => audio_in_l_delay_buff2_n_94,
      O => \audio_out_l[0]_INST_0_i_89_n_0\
    );
\audio_out_l[0]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_4_0\(1),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[0]_inst_0_i_22_0\(1),
      O => \audio_out_l[0]_INST_0_i_9_n_0\
    );
\audio_out_l[0]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(18),
      I2 => audio_in_l_delay_buff2_n_87,
      I3 => audio_in_l_delay_buff2_n_85,
      I4 => \audio_in_l_delay_buff2__0\(20),
      I5 => \audio_out_l[0]_INST_0_i_233_n_0\,
      O => \audio_out_l[0]_INST_0_i_90_n_0\
    );
\audio_out_l[0]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(17),
      I2 => audio_in_l_delay_buff2_n_88,
      I3 => audio_in_l_delay_buff2_n_86,
      I4 => \audio_in_l_delay_buff2__0\(19),
      I5 => \audio_out_l[0]_INST_0_i_234_n_0\,
      O => \audio_out_l[0]_INST_0_i_91_n_0\
    );
\audio_out_l[0]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(16),
      I2 => audio_in_l_delay_buff2_n_89,
      I3 => audio_in_l_delay_buff2_n_87,
      I4 => \audio_in_l_delay_buff2__0\(18),
      I5 => \audio_out_l[0]_INST_0_i_235_n_0\,
      O => \audio_out_l[0]_INST_0_i_92_n_0\
    );
\audio_out_l[0]_INST_0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(15),
      I2 => audio_in_l_delay_buff2_n_90,
      I3 => audio_in_l_delay_buff2_n_88,
      I4 => \audio_in_l_delay_buff2__0\(17),
      I5 => \audio_out_l[0]_INST_0_i_236_n_0\,
      O => \audio_out_l[0]_INST_0_i_93_n_0\
    );
\audio_out_l[0]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_90_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_237_n_0\,
      I3 => audio_in_l_delay_buff2_n_86,
      I4 => \audio_in_l_delay_buff2__0\(19),
      I5 => \audio_out_l[0]_INST_0_i_234_n_0\,
      O => \audio_out_l[0]_INST_0_i_94_n_0\
    );
\audio_out_l[0]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_91_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_233_n_0\,
      I3 => audio_in_l_delay_buff2_n_87,
      I4 => \audio_in_l_delay_buff2__0\(18),
      I5 => \audio_out_l[0]_INST_0_i_235_n_0\,
      O => \audio_out_l[0]_INST_0_i_95_n_0\
    );
\audio_out_l[0]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_92_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_234_n_0\,
      I3 => audio_in_l_delay_buff2_n_88,
      I4 => \audio_in_l_delay_buff2__0\(17),
      I5 => \audio_out_l[0]_INST_0_i_236_n_0\,
      O => \audio_out_l[0]_INST_0_i_96_n_0\
    );
\audio_out_l[0]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_93_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_235_n_0\,
      I3 => audio_in_l_delay_buff2_n_89,
      I4 => \audio_in_l_delay_buff2__0\(16),
      I5 => \audio_out_l[0]_INST_0_i_238_n_0\,
      O => \audio_out_l[0]_INST_0_i_97_n_0\
    );
\audio_out_l[0]_INST_0_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(16),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_89,
      O => \audio_out_l[0]_INST_0_i_98_n_0\
    );
\audio_out_l[0]_INST_0_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(15),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_90,
      O => \audio_out_l[0]_INST_0_i_99_n_0\
    );
\audio_out_l[12]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[12]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_l[12]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_l[12]_INST_0_i_3_n_0\,
      DI(0) => \audio_out_l[12]_INST_0_i_4_n_0\,
      O(3 downto 0) => audio_out_l(15 downto 12),
      S(3) => \audio_out_l[12]_INST_0_i_5_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_6_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_7_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_8_n_0\
    );
\audio_out_l[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_9_n_0\,
      I1 => \^audio_out_l[16]_inst_0_i_24\(2),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[15]\(2),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[12]_INST_0_i_1_n_0\
    );
\audio_out_l[12]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_5_0\(1),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[16]_inst_0_i_32_0\(1),
      O => \audio_out_l[12]_INST_0_i_10_n_0\
    );
\audio_out_l[12]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(21),
      I2 => audio_in_l_delay_buff2_n_84,
      I3 => audio_in_l_delay_buff2_n_82,
      I4 => \audio_in_l_delay_buff2__0\(23),
      I5 => \audio_out_l[0]_INST_0_i_240_n_0\,
      O => \audio_out_l[12]_INST_0_i_100_n_0\
    );
\audio_out_l[12]_INST_0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(20),
      I2 => audio_in_l_delay_buff2_n_85,
      I3 => audio_in_l_delay_buff2_n_83,
      I4 => \audio_in_l_delay_buff2__0\(22),
      I5 => \audio_out_l[0]_INST_0_i_239_n_0\,
      O => \audio_out_l[12]_INST_0_i_101_n_0\
    );
\audio_out_l[12]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(19),
      I2 => audio_in_l_delay_buff2_n_86,
      I3 => audio_in_l_delay_buff2_n_84,
      I4 => \audio_in_l_delay_buff2__0\(21),
      I5 => \audio_out_l[0]_INST_0_i_237_n_0\,
      O => \audio_out_l[12]_INST_0_i_102_n_0\
    );
\audio_out_l[12]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_99_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(27),
      I3 => audio_in_l_delay_buff2_n_78,
      I4 => \audio_out_l[0]_INST_0_i_237_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_240_n_0\,
      O => \audio_out_l[12]_INST_0_i_103_n_0\
    );
\audio_out_l[12]_INST_0_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_100_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I3 => audio_in_l_delay_buff2_n_83,
      I4 => \audio_in_l_delay_buff2__0\(22),
      I5 => \audio_out_l[0]_INST_0_i_239_n_0\,
      O => \audio_out_l[12]_INST_0_i_104_n_0\
    );
\audio_out_l[12]_INST_0_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_101_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_240_n_0\,
      I3 => audio_in_l_delay_buff2_n_84,
      I4 => \audio_in_l_delay_buff2__0\(21),
      I5 => \audio_out_l[0]_INST_0_i_237_n_0\,
      O => \audio_out_l[12]_INST_0_i_105_n_0\
    );
\audio_out_l[12]_INST_0_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_102_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I3 => audio_in_l_delay_buff2_n_85,
      I4 => \audio_in_l_delay_buff2__0\(20),
      I5 => \audio_out_l[0]_INST_0_i_233_n_0\,
      O => \audio_out_l[12]_INST_0_i_106_n_0\
    );
\audio_out_l[12]_INST_0_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(29),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_76,
      O => \audio_out_l[12]_INST_0_i_107_n_0\
    );
\audio_out_l[12]_INST_0_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(28),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_77,
      O => \audio_out_l[12]_INST_0_i_108_n_0\
    );
\audio_out_l[12]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(27),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_78,
      O => \audio_out_l[12]_INST_0_i_109_n_0\
    );
\audio_out_l[12]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_5_0\(0),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[16]_inst_0_i_32_0\(0),
      O => \audio_out_l[12]_INST_0_i_11_n_0\
    );
\audio_out_l[12]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53F35FFFAC0CA000"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(30),
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(25),
      I4 => audio_in_l_delay_buff2_n_80,
      I5 => \audio_out_l[0]_INST_0_i_157_n_0\,
      O => \audio_out_l[12]_INST_0_i_110_n_0\
    );
\audio_out_l[12]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(17),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_88,
      O => \audio_out_l[12]_INST_0_i_111_n_0\
    );
\audio_out_l[12]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(16),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_89,
      O => \audio_out_l[12]_INST_0_i_112_n_0\
    );
\audio_out_l[12]_INST_0_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(15),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_90,
      O => \audio_out_l[12]_INST_0_i_113_n_0\
    );
\audio_out_l[12]_INST_0_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_141_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_114_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_114_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_114_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_buff2__0\(12 downto 9),
      S(3) => \audio_out_l[12]_INST_0_i_116_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_117_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_118_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_119_n_0\
    );
\audio_out_l[12]_INST_0_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(14),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_91,
      O => \audio_out_l[12]_INST_0_i_115_n_0\
    );
\audio_out_l[12]_INST_0_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_93,
      O => \audio_out_l[12]_INST_0_i_116_n_0\
    );
\audio_out_l[12]_INST_0_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_94,
      O => \audio_out_l[12]_INST_0_i_117_n_0\
    );
\audio_out_l[12]_INST_0_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_95,
      O => \audio_out_l[12]_INST_0_i_118_n_0\
    );
\audio_out_l[12]_INST_0_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_96,
      O => \audio_out_l[12]_INST_0_i_119_n_0\
    );
\audio_out_l[12]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[8]_INST_0_i_5_0\(3),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[12]_inst_0_i_32_0\(3),
      O => \audio_out_l[12]_INST_0_i_12_n_0\
    );
\audio_out_l[12]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_i_13_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_13_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_13_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_13_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_l[12]_INST_0_i_14\(3 downto 0),
      O(3 downto 0) => \^audio_out_l[12]_inst_0_i_24\(3 downto 0),
      S(3 downto 0) => \audio_out_l[12]_INST_0_i_14_0\(3 downto 0)
    );
\audio_out_l[12]_INST_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_i_16_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_16_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_16_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_16_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[12]_INST_0_i_25_n_0\,
      DI(2) => \audio_out_l[12]_INST_0_i_26_n_0\,
      DI(1) => \audio_out_l[12]_INST_0_i_27_n_0\,
      DI(0) => \audio_out_l[12]_INST_0_i_28_n_0\,
      O(3 downto 0) => \^audio_out_l[12]_inst_0_i_32_0\(3 downto 0),
      S(3) => \audio_out_l[12]_INST_0_i_29_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_30_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_31_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_32_n_0\
    );
\audio_out_l[12]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_10_n_0\,
      I1 => \^audio_out_l[16]_inst_0_i_24\(1),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[15]\(1),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[12]_INST_0_i_2_n_0\
    );
\audio_out_l[12]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_40_n_6\,
      I1 => \audio_out_l[16]_INST_0_i_41_n_5\,
      I2 => \audio_out_l[12]_INST_0_i_43_n_4\,
      I3 => \audio_out_l[16]_INST_0_i_41_n_4\,
      I4 => \audio_out_l[16]_INST_0_i_39_n_7\,
      I5 => \audio_out_l[16]_INST_0_i_40_n_5\,
      O => \audio_out_l[12]_INST_0_i_25_n_0\
    );
\audio_out_l[12]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_43_n_5\,
      I1 => \audio_out_l[16]_INST_0_i_41_n_6\,
      I2 => \audio_out_l[16]_INST_0_i_40_n_7\,
      I3 => \audio_out_l[12]_INST_0_i_44_n_2\,
      I4 => \audio_out_l[12]_INST_0_i_45_n_0\,
      O => \audio_out_l[12]_INST_0_i_26_n_0\
    );
\audio_out_l[12]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_43_n_6\,
      I1 => \audio_out_l[16]_INST_0_i_41_n_7\,
      I2 => \audio_out_l[12]_INST_0_i_46_n_4\,
      I3 => \audio_out_l[12]_INST_0_i_44_n_7\,
      I4 => \audio_out_l[12]_INST_0_i_47_n_0\,
      O => \audio_out_l[12]_INST_0_i_27_n_0\
    );
\audio_out_l[12]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_43_n_7\,
      I1 => \audio_out_l[12]_INST_0_i_48_n_4\,
      I2 => \audio_out_l[12]_INST_0_i_46_n_5\,
      I3 => \audio_out_l[12]_INST_0_i_49_n_4\,
      I4 => \audio_out_l[12]_INST_0_i_50_n_0\,
      O => \audio_out_l[12]_INST_0_i_28_n_0\
    );
\audio_out_l[12]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_25_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_51_n_0\,
      I2 => \audio_out_l[16]_INST_0_i_39_n_7\,
      I3 => \audio_out_l[16]_INST_0_i_41_n_4\,
      I4 => \audio_out_l[16]_INST_0_i_40_n_5\,
      O => \audio_out_l[12]_INST_0_i_29_n_0\
    );
\audio_out_l[12]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_11_n_0\,
      I1 => \^audio_out_l[16]_inst_0_i_24\(0),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[15]\(0),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[12]_INST_0_i_3_n_0\
    );
\audio_out_l[12]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_26_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_52_n_0\,
      I2 => \audio_out_l[12]_INST_0_i_43_n_4\,
      I3 => \audio_out_l[16]_INST_0_i_41_n_5\,
      I4 => \audio_out_l[16]_INST_0_i_40_n_6\,
      O => \audio_out_l[12]_INST_0_i_30_n_0\
    );
\audio_out_l[12]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_27_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_43_n_5\,
      I2 => \audio_out_l[16]_INST_0_i_41_n_6\,
      I3 => \audio_out_l[16]_INST_0_i_40_n_7\,
      I4 => \audio_out_l[12]_INST_0_i_44_n_2\,
      I5 => \audio_out_l[12]_INST_0_i_45_n_0\,
      O => \audio_out_l[12]_INST_0_i_31_n_0\
    );
\audio_out_l[12]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_28_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_43_n_6\,
      I2 => \audio_out_l[16]_INST_0_i_41_n_7\,
      I3 => \audio_out_l[12]_INST_0_i_46_n_4\,
      I4 => \audio_out_l[12]_INST_0_i_44_n_7\,
      I5 => \audio_out_l[12]_INST_0_i_47_n_0\,
      O => \audio_out_l[12]_INST_0_i_32_n_0\
    );
\audio_out_l[12]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_i_33_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_33_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_33_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_33_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[12]_INST_0_i_53_n_0\,
      DI(2) => \audio_out_l[12]_INST_0_i_54_n_0\,
      DI(1) => \audio_out_l[12]_INST_0_i_55_n_0\,
      DI(0) => \audio_out_l[12]_INST_0_i_56_n_0\,
      O(3 downto 0) => audio_in_l_buff2_31(3 downto 0),
      S(3) => \audio_out_l[12]_INST_0_i_57_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_58_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_59_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_60_n_0\
    );
\audio_out_l[12]_INST_0_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_40_n_0\,
      CO(3 downto 2) => \NLW_audio_out_l[12]_INST_0_i_34_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_audio_out_l[12]_INST_0_i_34_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_audio_out_l[12]_INST_0_i_34_O_UNCONNECTED\(3 downto 1),
      O(0) => audio_in_l_buff2_13(0),
      S(3 downto 1) => B"001",
      S(0) => \audio_out_l[12]_INST_0_i_61_n_0\
    );
\audio_out_l[12]_INST_0_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_i_36_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_36_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_36_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_36_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[12]_INST_0_i_62_n_0\,
      DI(2) => \audio_out_l[12]_INST_0_i_63_n_0\,
      DI(1) => \audio_out_l[12]_INST_0_i_64_n_0\,
      DI(0) => \audio_out_l[12]_INST_0_i_65_n_0\,
      O(3 downto 0) => audio_in_l_buff2_25(3 downto 0),
      S(3) => \audio_out_l[12]_INST_0_i_66_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_67_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_68_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_69_n_0\
    );
\audio_out_l[12]_INST_0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_i_38_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_38_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_38_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_38_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[12]_INST_0_i_70_n_0\,
      DI(2) => \audio_out_l[12]_INST_0_i_71_n_0\,
      DI(1) => \audio_out_l[12]_INST_0_i_72_n_0\,
      DI(0) => \audio_out_l[12]_INST_0_i_73_n_0\,
      O(3 downto 0) => audio_in_l_buff2_19(3 downto 0),
      S(3) => \audio_out_l[12]_INST_0_i_74_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_75_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_76_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_77_n_0\
    );
\audio_out_l[12]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_12_n_0\,
      I1 => \^audio_out_l[12]_inst_0_i_24\(3),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[11]\(3),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[12]_INST_0_i_4_n_0\
    );
\audio_out_l[12]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_i_39_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_40_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_40_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_40_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_l[20]_INST_0_i_115_n_0\,
      O(3 downto 0) => audio_in_l_buff2_12(3 downto 0),
      S(3) => \audio_out_l[12]_INST_0_i_78_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_79_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_80_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_81_n_0\
    );
\audio_out_l[12]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_47_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_43_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_43_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_43_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[12]_INST_0_i_82_n_0\,
      DI(2) => \audio_out_l[12]_INST_0_i_83_n_0\,
      DI(1) => \audio_out_l[12]_INST_0_i_84_n_0\,
      DI(0) => \audio_out_l[12]_INST_0_i_85_n_0\,
      O(3) => \audio_out_l[12]_INST_0_i_43_n_4\,
      O(2) => \audio_out_l[12]_INST_0_i_43_n_5\,
      O(1) => \audio_out_l[12]_INST_0_i_43_n_6\,
      O(0) => \audio_out_l[12]_INST_0_i_43_n_7\,
      S(3) => \audio_out_l[12]_INST_0_i_86_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_87_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_88_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_89_n_0\
    );
\audio_out_l[12]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_49_n_0\,
      CO(3 downto 2) => \NLW_audio_out_l[12]_INST_0_i_44_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \audio_out_l[12]_INST_0_i_44_n_2\,
      CO(0) => \NLW_audio_out_l[12]_INST_0_i_44_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_audio_out_l[12]_INST_0_i_44_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_l[12]_INST_0_i_44_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \audio_out_l[12]_INST_0_i_90_n_0\
    );
\audio_out_l[12]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_40_n_6\,
      I1 => \audio_out_l[16]_INST_0_i_41_n_5\,
      I2 => \audio_out_l[12]_INST_0_i_43_n_4\,
      O => \audio_out_l[12]_INST_0_i_45_n_0\
    );
\audio_out_l[12]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_38_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_46_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_46_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_46_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[12]_INST_0_i_91_n_0\,
      DI(2) => \audio_out_l[12]_INST_0_i_92_n_0\,
      DI(1) => \audio_out_l[12]_INST_0_i_93_n_0\,
      DI(0) => \audio_out_l[12]_INST_0_i_94_n_0\,
      O(3) => \audio_out_l[12]_INST_0_i_46_n_4\,
      O(2) => \audio_out_l[12]_INST_0_i_46_n_5\,
      O(1) => \audio_out_l[12]_INST_0_i_46_n_6\,
      O(0) => \audio_out_l[12]_INST_0_i_46_n_7\,
      S(3) => \audio_out_l[12]_INST_0_i_95_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_96_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_97_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_98_n_0\
    );
\audio_out_l[12]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_40_n_7\,
      I1 => \audio_out_l[16]_INST_0_i_41_n_6\,
      I2 => \audio_out_l[12]_INST_0_i_43_n_5\,
      O => \audio_out_l[12]_INST_0_i_47_n_0\
    );
\audio_out_l[12]_INST_0_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_37_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_48_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_48_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_48_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[12]_INST_0_i_99_n_0\,
      DI(2) => \audio_out_l[12]_INST_0_i_100_n_0\,
      DI(1) => \audio_out_l[12]_INST_0_i_101_n_0\,
      DI(0) => \audio_out_l[12]_INST_0_i_102_n_0\,
      O(3) => \audio_out_l[12]_INST_0_i_48_n_4\,
      O(2) => \audio_out_l[12]_INST_0_i_48_n_5\,
      O(1) => \audio_out_l[12]_INST_0_i_48_n_6\,
      O(0) => \audio_out_l[12]_INST_0_i_48_n_7\,
      S(3) => \audio_out_l[12]_INST_0_i_103_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_104_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_105_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_106_n_0\
    );
\audio_out_l[12]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_39_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_49_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_49_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_49_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_l[0]_INST_0_i_157_n_0\,
      O(3) => \audio_out_l[12]_INST_0_i_49_n_4\,
      O(2) => \audio_out_l[12]_INST_0_i_49_n_5\,
      O(1) => \audio_out_l[12]_INST_0_i_49_n_6\,
      O(0) => \audio_out_l[12]_INST_0_i_49_n_7\,
      S(3) => \audio_out_l[12]_INST_0_i_107_n_0\,
      S(2) => \audio_out_l[12]_INST_0_i_108_n_0\,
      S(1) => \audio_out_l[12]_INST_0_i_109_n_0\,
      S(0) => \audio_out_l[12]_INST_0_i_110_n_0\
    );
\audio_out_l[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_1_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[15]\(3),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[16]_inst_0_i_24\(3),
      I5 => \audio_out_l[16]_INST_0_i_12_n_0\,
      O => \audio_out_l[12]_INST_0_i_5_n_0\
    );
\audio_out_l[12]_INST_0_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_46_n_4\,
      I1 => \audio_out_l[16]_INST_0_i_41_n_7\,
      I2 => \audio_out_l[12]_INST_0_i_43_n_6\,
      O => \audio_out_l[12]_INST_0_i_50_n_0\
    );
\audio_out_l[12]_INST_0_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_40_n_4\,
      I1 => \audio_out_l[16]_INST_0_i_39_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_7\,
      O => \audio_out_l[12]_INST_0_i_51_n_0\
    );
\audio_out_l[12]_INST_0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_40_n_5\,
      I1 => \audio_out_l[16]_INST_0_i_39_n_7\,
      I2 => \audio_out_l[16]_INST_0_i_41_n_4\,
      O => \audio_out_l[12]_INST_0_i_52_n_0\
    );
\audio_out_l[12]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(21),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_84,
      I3 => audio_in_l_buff2_n_90,
      I4 => \audio_in_l_buff2__0\(15),
      I5 => \audio_out_l[12]_INST_0_i_111_n_0\,
      O => \audio_out_l[12]_INST_0_i_53_n_0\
    );
\audio_out_l[12]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(20),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_85,
      I3 => audio_in_l_buff2_n_91,
      I4 => \audio_in_l_buff2__0\(14),
      I5 => \audio_out_l[12]_INST_0_i_112_n_0\,
      O => \audio_out_l[12]_INST_0_i_54_n_0\
    );
\audio_out_l[12]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(19),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_86,
      I3 => audio_in_l_buff2_n_92,
      I4 => \audio_in_l_buff2__0\(13),
      I5 => \audio_out_l[12]_INST_0_i_113_n_0\,
      O => \audio_out_l[12]_INST_0_i_55_n_0\
    );
\audio_out_l[12]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(18),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_87,
      I3 => audio_in_l_buff2_n_93,
      I4 => \audio_in_l_buff2__0\(12),
      I5 => \audio_out_l[12]_INST_0_i_115_n_0\,
      O => \audio_out_l[12]_INST_0_i_56_n_0\
    );
\audio_out_l[12]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_53_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_214_n_0\,
      I2 => audio_in_l_buff2_n_89,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(16),
      I5 => \audio_out_l[16]_INST_0_i_96_n_0\,
      O => \audio_out_l[12]_INST_0_i_57_n_0\
    );
\audio_out_l[12]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_54_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_215_n_0\,
      I2 => audio_in_l_buff2_n_90,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(15),
      I5 => \audio_out_l[12]_INST_0_i_111_n_0\,
      O => \audio_out_l[12]_INST_0_i_58_n_0\
    );
\audio_out_l[12]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_55_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_93_n_0\,
      I2 => audio_in_l_buff2_n_91,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(14),
      I5 => \audio_out_l[12]_INST_0_i_112_n_0\,
      O => \audio_out_l[12]_INST_0_i_59_n_0\
    );
\audio_out_l[12]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_2_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[15]\(2),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[16]_inst_0_i_24\(2),
      I5 => \audio_out_l[12]_INST_0_i_9_n_0\,
      O => \audio_out_l[12]_INST_0_i_6_n_0\
    );
\audio_out_l[12]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_56_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_94_n_0\,
      I2 => audio_in_l_buff2_n_92,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(13),
      I5 => \audio_out_l[12]_INST_0_i_113_n_0\,
      O => \audio_out_l[12]_INST_0_i_60_n_0\
    );
\audio_out_l[12]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(30),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_75,
      O => \audio_out_l[12]_INST_0_i_61_n_0\
    );
\audio_out_l[12]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(20),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_85,
      O => \audio_out_l[12]_INST_0_i_62_n_0\
    );
\audio_out_l[12]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(19),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_86,
      O => \audio_out_l[12]_INST_0_i_63_n_0\
    );
\audio_out_l[12]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(18),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_87,
      O => \audio_out_l[12]_INST_0_i_64_n_0\
    );
\audio_out_l[12]_INST_0_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(17),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_88,
      O => \audio_out_l[12]_INST_0_i_65_n_0\
    );
\audio_out_l[12]_INST_0_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_85,
      I1 => \audio_in_l_buff2__0\(20),
      I2 => audio_in_l_buff2_n_82,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(23),
      O => \audio_out_l[12]_INST_0_i_66_n_0\
    );
\audio_out_l[12]_INST_0_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_86,
      I1 => \audio_in_l_buff2__0\(19),
      I2 => audio_in_l_buff2_n_83,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(22),
      O => \audio_out_l[12]_INST_0_i_67_n_0\
    );
\audio_out_l[12]_INST_0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_87,
      I1 => \audio_in_l_buff2__0\(18),
      I2 => audio_in_l_buff2_n_84,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(21),
      O => \audio_out_l[12]_INST_0_i_68_n_0\
    );
\audio_out_l[12]_INST_0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_88,
      I1 => \audio_in_l_buff2__0\(17),
      I2 => audio_in_l_buff2_n_85,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(20),
      O => \audio_out_l[12]_INST_0_i_69_n_0\
    );
\audio_out_l[12]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_3_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[15]\(1),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[16]_inst_0_i_24\(1),
      I5 => \audio_out_l[12]_INST_0_i_10_n_0\,
      O => \audio_out_l[12]_INST_0_i_7_n_0\
    );
\audio_out_l[12]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(22),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_83,
      I3 => audio_in_l_buff2_n_81,
      I4 => \audio_in_l_buff2__0\(24),
      I5 => \audio_out_l[20]_INST_0_i_115_n_0\,
      O => \audio_out_l[12]_INST_0_i_70_n_0\
    );
\audio_out_l[12]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(21),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_84,
      I3 => audio_in_l_buff2_n_82,
      I4 => \audio_in_l_buff2__0\(23),
      I5 => \audio_out_l[20]_INST_0_i_171_n_0\,
      O => \audio_out_l[12]_INST_0_i_71_n_0\
    );
\audio_out_l[12]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(20),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_85,
      I3 => audio_in_l_buff2_n_83,
      I4 => \audio_in_l_buff2__0\(22),
      I5 => \audio_out_l[20]_INST_0_i_172_n_0\,
      O => \audio_out_l[12]_INST_0_i_72_n_0\
    );
\audio_out_l[12]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(19),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_86,
      I3 => audio_in_l_buff2_n_84,
      I4 => \audio_in_l_buff2__0\(21),
      I5 => \audio_out_l[20]_INST_0_i_182_n_0\,
      O => \audio_out_l[12]_INST_0_i_73_n_0\
    );
\audio_out_l[12]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_70_n_0\,
      I1 => \audio_in_l_buff2__0\(27),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_78,
      I4 => \audio_out_l[20]_INST_0_i_182_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_171_n_0\,
      O => \audio_out_l[12]_INST_0_i_74_n_0\
    );
\audio_out_l[12]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_71_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I2 => audio_in_l_buff2_n_83,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(22),
      I5 => \audio_out_l[20]_INST_0_i_172_n_0\,
      O => \audio_out_l[12]_INST_0_i_75_n_0\
    );
\audio_out_l[12]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_72_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_171_n_0\,
      I2 => audio_in_l_buff2_n_84,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(21),
      I5 => \audio_out_l[20]_INST_0_i_182_n_0\,
      O => \audio_out_l[12]_INST_0_i_76_n_0\
    );
\audio_out_l[12]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_73_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_172_n_0\,
      I2 => audio_in_l_buff2_n_85,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(20),
      I5 => \audio_out_l[20]_INST_0_i_214_n_0\,
      O => \audio_out_l[12]_INST_0_i_77_n_0\
    );
\audio_out_l[12]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(29),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_76,
      O => \audio_out_l[12]_INST_0_i_78_n_0\
    );
\audio_out_l[12]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(28),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_77,
      O => \audio_out_l[12]_INST_0_i_79_n_0\
    );
\audio_out_l[12]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_4_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[15]\(0),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[16]_inst_0_i_24\(0),
      I5 => \audio_out_l[12]_INST_0_i_11_n_0\,
      O => \audio_out_l[12]_INST_0_i_8_n_0\
    );
\audio_out_l[12]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(27),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_78,
      O => \audio_out_l[12]_INST_0_i_80_n_0\
    );
\audio_out_l[12]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF77FFB8308800"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(30),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_75,
      I3 => \audio_in_l_buff2__0\(25),
      I4 => audio_in_l_buff2_n_80,
      I5 => \audio_out_l[20]_INST_0_i_115_n_0\,
      O => \audio_out_l[12]_INST_0_i_81_n_0\
    );
\audio_out_l[12]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(21),
      I2 => audio_in_l_delay_buff2_n_84,
      I3 => audio_in_l_delay_buff2_n_90,
      I4 => \audio_in_l_delay_buff2__0\(15),
      I5 => \audio_out_l[0]_INST_0_i_242_n_0\,
      O => \audio_out_l[12]_INST_0_i_82_n_0\
    );
\audio_out_l[12]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(20),
      I2 => audio_in_l_delay_buff2_n_85,
      I3 => audio_in_l_delay_buff2_n_91,
      I4 => \audio_in_l_delay_buff2__0\(14),
      I5 => \audio_out_l[0]_INST_0_i_243_n_0\,
      O => \audio_out_l[12]_INST_0_i_83_n_0\
    );
\audio_out_l[12]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(19),
      I2 => audio_in_l_delay_buff2_n_86,
      I3 => audio_in_l_delay_buff2_n_92,
      I4 => \audio_in_l_delay_buff2__0\(13),
      I5 => \audio_out_l[0]_INST_0_i_244_n_0\,
      O => \audio_out_l[12]_INST_0_i_84_n_0\
    );
\audio_out_l[12]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(18),
      I2 => audio_in_l_delay_buff2_n_87,
      I3 => audio_in_l_delay_buff2_n_93,
      I4 => \audio_in_l_delay_buff2__0\(12),
      I5 => \audio_out_l[0]_INST_0_i_228_n_0\,
      O => \audio_out_l[12]_INST_0_i_85_n_0\
    );
\audio_out_l[12]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_82_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_233_n_0\,
      I3 => audio_in_l_delay_buff2_n_89,
      I4 => \audio_in_l_delay_buff2__0\(16),
      I5 => \audio_out_l[0]_INST_0_i_238_n_0\,
      O => \audio_out_l[12]_INST_0_i_86_n_0\
    );
\audio_out_l[12]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_83_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_234_n_0\,
      I3 => audio_in_l_delay_buff2_n_90,
      I4 => \audio_in_l_delay_buff2__0\(15),
      I5 => \audio_out_l[0]_INST_0_i_242_n_0\,
      O => \audio_out_l[12]_INST_0_i_87_n_0\
    );
\audio_out_l[12]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_84_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_235_n_0\,
      I3 => audio_in_l_delay_buff2_n_91,
      I4 => \audio_in_l_delay_buff2__0\(14),
      I5 => \audio_out_l[0]_INST_0_i_243_n_0\,
      O => \audio_out_l[12]_INST_0_i_88_n_0\
    );
\audio_out_l[12]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_85_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_236_n_0\,
      I3 => audio_in_l_delay_buff2_n_92,
      I4 => \audio_in_l_delay_buff2__0\(13),
      I5 => \audio_out_l[0]_INST_0_i_244_n_0\,
      O => \audio_out_l[12]_INST_0_i_89_n_0\
    );
\audio_out_l[12]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_5_0\(2),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[16]_inst_0_i_32_0\(2),
      O => \audio_out_l[12]_INST_0_i_9_n_0\
    );
\audio_out_l[12]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(30),
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => audio_in_l_delay_buff2_n_74,
      O => \audio_out_l[12]_INST_0_i_90_n_0\
    );
\audio_out_l[12]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(20),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_85,
      O => \audio_out_l[12]_INST_0_i_91_n_0\
    );
\audio_out_l[12]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(19),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_86,
      O => \audio_out_l[12]_INST_0_i_92_n_0\
    );
\audio_out_l[12]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(18),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_87,
      O => \audio_out_l[12]_INST_0_i_93_n_0\
    );
\audio_out_l[12]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(17),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_88,
      O => \audio_out_l[12]_INST_0_i_94_n_0\
    );
\audio_out_l[12]_INST_0_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_85,
      I1 => \audio_in_l_delay_buff2__0\(20),
      I2 => audio_in_l_delay_buff2_n_82,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(23),
      O => \audio_out_l[12]_INST_0_i_95_n_0\
    );
\audio_out_l[12]_INST_0_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_86,
      I1 => \audio_in_l_delay_buff2__0\(19),
      I2 => audio_in_l_delay_buff2_n_83,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(22),
      O => \audio_out_l[12]_INST_0_i_96_n_0\
    );
\audio_out_l[12]_INST_0_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_87,
      I1 => \audio_in_l_delay_buff2__0\(18),
      I2 => audio_in_l_delay_buff2_n_84,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(21),
      O => \audio_out_l[12]_INST_0_i_97_n_0\
    );
\audio_out_l[12]_INST_0_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_88,
      I1 => \audio_in_l_delay_buff2__0\(17),
      I2 => audio_in_l_delay_buff2_n_85,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(20),
      O => \audio_out_l[12]_INST_0_i_98_n_0\
    );
\audio_out_l[12]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(22),
      I2 => audio_in_l_delay_buff2_n_83,
      I3 => audio_in_l_delay_buff2_n_81,
      I4 => \audio_in_l_delay_buff2__0\(24),
      I5 => \audio_out_l[0]_INST_0_i_157_n_0\,
      O => \audio_out_l[12]_INST_0_i_99_n_0\
    );
\audio_out_l[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_l[16]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_l[16]_INST_0_i_3_n_0\,
      DI(0) => \audio_out_l[16]_INST_0_i_4_n_0\,
      O(3 downto 0) => audio_out_l(19 downto 16),
      S(3) => \audio_out_l[16]_INST_0_i_5_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_6_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_7_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_8_n_0\
    );
\audio_out_l[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_9_n_0\,
      I1 => \^audio_out_l[20]_inst_0_i_41_0\(2),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[19]\(2),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[16]_INST_0_i_1_n_0\
    );
\audio_out_l[16]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_5_0\(1),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[20]_inst_0_i_77_0\(1),
      O => \audio_out_l[16]_INST_0_i_10_n_0\
    );
\audio_out_l[16]_INST_0_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_92,
      O => \audio_out_l[16]_INST_0_i_100_n_0\
    );
\audio_out_l[16]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_5_0\(0),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[20]_inst_0_i_77_0\(0),
      O => \audio_out_l[16]_INST_0_i_11_n_0\
    );
\audio_out_l[16]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[12]_INST_0_i_5_0\(3),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[16]_inst_0_i_32_0\(3),
      O => \audio_out_l[16]_INST_0_i_12_n_0\
    );
\audio_out_l[16]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_13_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_13_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_13_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_13_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_17_n_0\,
      DI(2 downto 0) => \audio_out_l[16]_INST_0_i_13_0\(2 downto 0),
      O(3 downto 0) => \^audio_out_l[16]_inst_0_i_24\(3 downto 0),
      S(3) => \audio_out_l[16]_INST_0_i_21_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_22_n_0\,
      S(1 downto 0) => \audio_out_l[16]_INST_0_i_14\(1 downto 0)
    );
\audio_out_l[16]_INST_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_16_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_16_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_16_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_16_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_25_n_0\,
      DI(2) => \audio_out_l[16]_INST_0_i_26_n_0\,
      DI(1) => \audio_out_l[16]_INST_0_i_27_n_0\,
      DI(0) => \audio_out_l[16]_INST_0_i_28_n_0\,
      O(3 downto 0) => \^audio_out_l[16]_inst_0_i_32_0\(3 downto 0),
      S(3) => \audio_out_l[16]_INST_0_i_29_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_30_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_31_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_32_n_0\
    );
\audio_out_l[16]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E8E800E80000E8"
    )
        port map (
      I0 => \^audio_in_l_buff2_2\(1),
      I1 => \^audio_in_l_buff2_3\(2),
      I2 => \^audio_in_l_buff2_4\(3),
      I3 => \audio_out_l[20]_INST_0_i_79_n_5\,
      I4 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_78_n_7\,
      O => \audio_out_l[16]_INST_0_i_17_n_0\
    );
\audio_out_l[16]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_10_n_0\,
      I1 => \^audio_out_l[20]_inst_0_i_41_0\(1),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[19]\(1),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[16]_INST_0_i_2_n_0\
    );
\audio_out_l[16]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_17_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_79_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_78_n_7\,
      I4 => \audio_out_l[20]_INST_0_i_78_n_6\,
      I5 => \audio_out_l[20]_INST_0_i_79_n_4\,
      O => \audio_out_l[16]_INST_0_i_21_n_0\
    );
\audio_out_l[16]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_13_0\(2),
      I1 => \audio_out_l[16]_INST_0_i_36_n_0\,
      I2 => \^audio_in_l_buff2_4\(3),
      I3 => \^audio_in_l_buff2_3\(2),
      I4 => \^audio_in_l_buff2_2\(1),
      O => \audio_out_l[16]_INST_0_i_22_n_0\
    );
\audio_out_l[16]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E8E800E80000E8"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_132_n_6\,
      I1 => \audio_out_l[20]_INST_0_i_82_n_5\,
      I2 => \audio_out_l[16]_INST_0_i_39_n_4\,
      I3 => \audio_out_l[20]_INST_0_i_132_n_5\,
      I4 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_131_n_7\,
      O => \audio_out_l[16]_INST_0_i_25_n_0\
    );
\audio_out_l[16]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_132_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_82_n_6\,
      I2 => \audio_out_l[16]_INST_0_i_39_n_5\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_5\,
      I4 => \audio_out_l[16]_INST_0_i_39_n_4\,
      I5 => \audio_out_l[20]_INST_0_i_132_n_6\,
      O => \audio_out_l[16]_INST_0_i_26_n_0\
    );
\audio_out_l[16]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_40_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_82_n_7\,
      I2 => \audio_out_l[16]_INST_0_i_39_n_6\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_6\,
      I4 => \audio_out_l[16]_INST_0_i_39_n_5\,
      I5 => \audio_out_l[20]_INST_0_i_132_n_7\,
      O => \audio_out_l[16]_INST_0_i_27_n_0\
    );
\audio_out_l[16]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_40_n_5\,
      I1 => \audio_out_l[16]_INST_0_i_41_n_4\,
      I2 => \audio_out_l[16]_INST_0_i_39_n_7\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_7\,
      I4 => \audio_out_l[16]_INST_0_i_39_n_6\,
      I5 => \audio_out_l[16]_INST_0_i_40_n_4\,
      O => \audio_out_l[16]_INST_0_i_28_n_0\
    );
\audio_out_l[16]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_25_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_132_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_131_n_7\,
      I4 => \audio_out_l[20]_INST_0_i_131_n_6\,
      I5 => \audio_out_l[20]_INST_0_i_132_n_4\,
      O => \audio_out_l[16]_INST_0_i_29_n_0\
    );
\audio_out_l[16]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_11_n_0\,
      I1 => \^audio_out_l[20]_inst_0_i_41_0\(0),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[19]\(0),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[16]_INST_0_i_3_n_0\
    );
\audio_out_l[16]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_26_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_42_n_0\,
      I2 => \audio_out_l[16]_INST_0_i_39_n_4\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_5\,
      I4 => \audio_out_l[20]_INST_0_i_132_n_6\,
      O => \audio_out_l[16]_INST_0_i_30_n_0\
    );
\audio_out_l[16]_INST_0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_27_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_43_n_0\,
      I2 => \audio_out_l[16]_INST_0_i_39_n_5\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_6\,
      I4 => \audio_out_l[20]_INST_0_i_132_n_7\,
      O => \audio_out_l[16]_INST_0_i_31_n_0\
    );
\audio_out_l[16]_INST_0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_28_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_44_n_0\,
      I2 => \audio_out_l[16]_INST_0_i_39_n_6\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_7\,
      I4 => \audio_out_l[16]_INST_0_i_40_n_4\,
      O => \audio_out_l[16]_INST_0_i_32_n_0\
    );
\audio_out_l[16]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_33_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_33_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_33_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_33_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_45_n_0\,
      DI(2) => \audio_out_l[16]_INST_0_i_46_n_0\,
      DI(1) => \audio_out_l[16]_INST_0_i_47_n_0\,
      DI(0) => \audio_out_l[16]_INST_0_i_48_n_0\,
      O(3 downto 0) => \^audio_in_l_buff2_4\(3 downto 0),
      S(3) => \audio_out_l[16]_INST_0_i_49_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_50_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_51_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_52_n_0\
    );
\audio_out_l[16]_INST_0_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_36_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_34_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_34_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_34_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_53_n_0\,
      DI(2) => \audio_out_l[16]_INST_0_i_54_n_0\,
      DI(1) => \audio_out_l[16]_INST_0_i_55_n_0\,
      DI(0) => \audio_out_l[16]_INST_0_i_56_n_0\,
      O(3 downto 0) => audio_in_l_buff2_26(3 downto 0),
      S(3) => \audio_out_l[16]_INST_0_i_57_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_58_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_59_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_60_n_0\
    );
\audio_out_l[16]_INST_0_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_38_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_35_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_35_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_35_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_61_n_0\,
      DI(2) => \audio_out_l[16]_INST_0_i_62_n_0\,
      DI(1) => \audio_out_l[16]_INST_0_i_63_n_0\,
      DI(0) => \audio_out_l[16]_INST_0_i_64_n_0\,
      O(3 downto 0) => audio_in_l_buff2_20(3 downto 0),
      S(3) => \audio_out_l[16]_INST_0_i_65_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_66_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_67_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_68_n_0\
    );
\audio_out_l[16]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_78_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_79_n_5\,
      O => \audio_out_l[16]_INST_0_i_36_n_0\
    );
\audio_out_l[16]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_43_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_39_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_39_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_39_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_69_n_0\,
      DI(2) => \audio_out_l[16]_INST_0_i_70_n_0\,
      DI(1) => \audio_out_l[16]_INST_0_i_71_n_0\,
      DI(0) => \audio_out_l[16]_INST_0_i_72_n_0\,
      O(3) => \audio_out_l[16]_INST_0_i_39_n_4\,
      O(2) => \audio_out_l[16]_INST_0_i_39_n_5\,
      O(1) => \audio_out_l[16]_INST_0_i_39_n_6\,
      O(0) => \audio_out_l[16]_INST_0_i_39_n_7\,
      S(3) => \audio_out_l[16]_INST_0_i_73_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_74_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_75_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_76_n_0\
    );
\audio_out_l[16]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_12_n_0\,
      I1 => \^audio_out_l[16]_inst_0_i_24\(3),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[15]\(3),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[16]_INST_0_i_4_n_0\
    );
\audio_out_l[16]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_46_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_40_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_40_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_40_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_77_n_0\,
      DI(2) => \audio_out_l[16]_INST_0_i_78_n_0\,
      DI(1) => \audio_out_l[16]_INST_0_i_79_n_0\,
      DI(0) => \audio_out_l[16]_INST_0_i_80_n_0\,
      O(3) => \audio_out_l[16]_INST_0_i_40_n_4\,
      O(2) => \audio_out_l[16]_INST_0_i_40_n_5\,
      O(1) => \audio_out_l[16]_INST_0_i_40_n_6\,
      O(0) => \audio_out_l[16]_INST_0_i_40_n_7\,
      S(3) => \audio_out_l[16]_INST_0_i_81_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_82_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_83_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_84_n_0\
    );
\audio_out_l[16]_INST_0_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_48_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_41_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_41_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_41_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[16]_INST_0_i_85_n_0\,
      DI(2) => \audio_out_l[16]_INST_0_i_86_n_0\,
      DI(1) => \audio_out_l[16]_INST_0_i_87_n_0\,
      DI(0) => \audio_out_l[16]_INST_0_i_88_n_0\,
      O(3) => \audio_out_l[16]_INST_0_i_41_n_4\,
      O(2) => \audio_out_l[16]_INST_0_i_41_n_5\,
      O(1) => \audio_out_l[16]_INST_0_i_41_n_6\,
      O(0) => \audio_out_l[16]_INST_0_i_41_n_7\,
      S(3) => \audio_out_l[16]_INST_0_i_89_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_90_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_91_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_92_n_0\
    );
\audio_out_l[16]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_131_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_132_n_5\,
      O => \audio_out_l[16]_INST_0_i_42_n_0\
    );
\audio_out_l[16]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_132_n_6\,
      I1 => \audio_out_l[16]_INST_0_i_39_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_5\,
      O => \audio_out_l[16]_INST_0_i_43_n_0\
    );
\audio_out_l[16]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_132_n_7\,
      I1 => \audio_out_l[16]_INST_0_i_39_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_6\,
      O => \audio_out_l[16]_INST_0_i_44_n_0\
    );
\audio_out_l[16]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(25),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_80,
      I3 => audio_in_l_buff2_n_86,
      I4 => \audio_in_l_buff2__0\(19),
      I5 => \audio_out_l[20]_INST_0_i_215_n_0\,
      O => \audio_out_l[16]_INST_0_i_45_n_0\
    );
\audio_out_l[16]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(24),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_81,
      I3 => audio_in_l_buff2_n_87,
      I4 => \audio_in_l_buff2__0\(18),
      I5 => \audio_out_l[16]_INST_0_i_93_n_0\,
      O => \audio_out_l[16]_INST_0_i_46_n_0\
    );
\audio_out_l[16]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(23),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_82,
      I3 => audio_in_l_buff2_n_88,
      I4 => \audio_in_l_buff2__0\(17),
      I5 => \audio_out_l[16]_INST_0_i_94_n_0\,
      O => \audio_out_l[16]_INST_0_i_47_n_0\
    );
\audio_out_l[16]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(22),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_83,
      I3 => audio_in_l_buff2_n_89,
      I4 => \audio_in_l_buff2__0\(16),
      I5 => \audio_out_l[16]_INST_0_i_96_n_0\,
      O => \audio_out_l[16]_INST_0_i_48_n_0\
    );
\audio_out_l[16]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_45_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I2 => audio_in_l_buff2_n_85,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(20),
      I5 => \audio_out_l[20]_INST_0_i_214_n_0\,
      O => \audio_out_l[16]_INST_0_i_49_n_0\
    );
\audio_out_l[16]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_1_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[19]\(3),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[20]_inst_0_i_41_0\(3),
      I5 => \audio_out_l[20]_INST_0_i_13_n_0\,
      O => \audio_out_l[16]_INST_0_i_5_n_0\
    );
\audio_out_l[16]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_46_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_171_n_0\,
      I2 => audio_in_l_buff2_n_86,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(19),
      I5 => \audio_out_l[20]_INST_0_i_215_n_0\,
      O => \audio_out_l[16]_INST_0_i_50_n_0\
    );
\audio_out_l[16]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_47_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_172_n_0\,
      I2 => audio_in_l_buff2_n_87,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(18),
      I5 => \audio_out_l[16]_INST_0_i_93_n_0\,
      O => \audio_out_l[16]_INST_0_i_51_n_0\
    );
\audio_out_l[16]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_48_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_182_n_0\,
      I2 => audio_in_l_buff2_n_88,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(17),
      I5 => \audio_out_l[16]_INST_0_i_94_n_0\,
      O => \audio_out_l[16]_INST_0_i_52_n_0\
    );
\audio_out_l[16]_INST_0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(24),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_81,
      O => \audio_out_l[16]_INST_0_i_53_n_0\
    );
\audio_out_l[16]_INST_0_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(23),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_82,
      O => \audio_out_l[16]_INST_0_i_54_n_0\
    );
\audio_out_l[16]_INST_0_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(22),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_83,
      O => \audio_out_l[16]_INST_0_i_55_n_0\
    );
\audio_out_l[16]_INST_0_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(21),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_84,
      O => \audio_out_l[16]_INST_0_i_56_n_0\
    );
\audio_out_l[16]_INST_0_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_81,
      I1 => \audio_in_l_buff2__0\(24),
      I2 => audio_in_l_buff2_n_78,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(27),
      O => \audio_out_l[16]_INST_0_i_57_n_0\
    );
\audio_out_l[16]_INST_0_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_82,
      I1 => \audio_in_l_buff2__0\(23),
      I2 => audio_in_l_buff2_n_79,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(26),
      O => \audio_out_l[16]_INST_0_i_58_n_0\
    );
\audio_out_l[16]_INST_0_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_83,
      I1 => \audio_in_l_buff2__0\(22),
      I2 => audio_in_l_buff2_n_80,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(25),
      O => \audio_out_l[16]_INST_0_i_59_n_0\
    );
\audio_out_l[16]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_2_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[19]\(2),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[20]_inst_0_i_41_0\(2),
      I5 => \audio_out_l[16]_INST_0_i_9_n_0\,
      O => \audio_out_l[16]_INST_0_i_6_n_0\
    );
\audio_out_l[16]_INST_0_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_84,
      I1 => \audio_in_l_buff2__0\(21),
      I2 => audio_in_l_buff2_n_81,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(24),
      O => \audio_out_l[16]_INST_0_i_60_n_0\
    );
\audio_out_l[16]_INST_0_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_78,
      I1 => \audio_in_l_buff2__0\(27),
      I2 => audio_in_l_buff2_n_76,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(29),
      O => \audio_out_l[16]_INST_0_i_61_n_0\
    );
\audio_out_l[16]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => audio_in_l_buff2_n_78,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(27),
      I3 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I4 => \audio_in_l_buff2__0\(25),
      I5 => audio_in_l_buff2_n_80,
      O => \audio_out_l[16]_INST_0_i_62_n_0\
    );
\audio_out_l[16]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I1 => audio_in_l_buff2_n_77,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(28),
      I4 => \audio_in_l_buff2__0\(24),
      I5 => audio_in_l_buff2_n_81,
      O => \audio_out_l[16]_INST_0_i_63_n_0\
    );
\audio_out_l[16]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_171_n_0\,
      I1 => audio_in_l_buff2_n_78,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(27),
      I4 => \audio_in_l_buff2__0\(23),
      I5 => audio_in_l_buff2_n_82,
      O => \audio_out_l[16]_INST_0_i_64_n_0\
    );
\audio_out_l[16]_INST_0_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_114_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_170_n_0\,
      O => \audio_out_l[16]_INST_0_i_65_n_0\
    );
\audio_out_l[16]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_62_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I3 => audio_in_l_buff2_n_77,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(28),
      O => \audio_out_l[16]_INST_0_i_66_n_0\
    );
\audio_out_l[16]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_63_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_171_n_0\,
      I3 => audio_in_l_buff2_n_78,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(27),
      O => \audio_out_l[16]_INST_0_i_67_n_0\
    );
\audio_out_l[16]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_64_n_0\,
      I1 => \audio_in_l_buff2__0\(28),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_77,
      I4 => \audio_out_l[20]_INST_0_i_172_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_115_n_0\,
      O => \audio_out_l[16]_INST_0_i_68_n_0\
    );
\audio_out_l[16]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(25),
      I2 => audio_in_l_delay_buff2_n_80,
      I3 => audio_in_l_delay_buff2_n_86,
      I4 => \audio_in_l_delay_buff2__0\(19),
      I5 => \audio_out_l[0]_INST_0_i_234_n_0\,
      O => \audio_out_l[16]_INST_0_i_69_n_0\
    );
\audio_out_l[16]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_3_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[19]\(1),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[20]_inst_0_i_41_0\(1),
      I5 => \audio_out_l[16]_INST_0_i_10_n_0\,
      O => \audio_out_l[16]_INST_0_i_7_n_0\
    );
\audio_out_l[16]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(24),
      I2 => audio_in_l_delay_buff2_n_81,
      I3 => audio_in_l_delay_buff2_n_87,
      I4 => \audio_in_l_delay_buff2__0\(18),
      I5 => \audio_out_l[0]_INST_0_i_235_n_0\,
      O => \audio_out_l[16]_INST_0_i_70_n_0\
    );
\audio_out_l[16]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(23),
      I2 => audio_in_l_delay_buff2_n_82,
      I3 => audio_in_l_delay_buff2_n_88,
      I4 => \audio_in_l_delay_buff2__0\(17),
      I5 => \audio_out_l[0]_INST_0_i_236_n_0\,
      O => \audio_out_l[16]_INST_0_i_71_n_0\
    );
\audio_out_l[16]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(22),
      I2 => audio_in_l_delay_buff2_n_83,
      I3 => audio_in_l_delay_buff2_n_89,
      I4 => \audio_in_l_delay_buff2__0\(16),
      I5 => \audio_out_l[0]_INST_0_i_238_n_0\,
      O => \audio_out_l[16]_INST_0_i_72_n_0\
    );
\audio_out_l[16]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_69_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I3 => audio_in_l_delay_buff2_n_85,
      I4 => \audio_in_l_delay_buff2__0\(20),
      I5 => \audio_out_l[0]_INST_0_i_233_n_0\,
      O => \audio_out_l[16]_INST_0_i_73_n_0\
    );
\audio_out_l[16]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_70_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_240_n_0\,
      I3 => audio_in_l_delay_buff2_n_86,
      I4 => \audio_in_l_delay_buff2__0\(19),
      I5 => \audio_out_l[0]_INST_0_i_234_n_0\,
      O => \audio_out_l[16]_INST_0_i_74_n_0\
    );
\audio_out_l[16]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_71_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I3 => audio_in_l_delay_buff2_n_87,
      I4 => \audio_in_l_delay_buff2__0\(18),
      I5 => \audio_out_l[0]_INST_0_i_235_n_0\,
      O => \audio_out_l[16]_INST_0_i_75_n_0\
    );
\audio_out_l[16]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_72_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_237_n_0\,
      I3 => audio_in_l_delay_buff2_n_88,
      I4 => \audio_in_l_delay_buff2__0\(17),
      I5 => \audio_out_l[0]_INST_0_i_236_n_0\,
      O => \audio_out_l[16]_INST_0_i_76_n_0\
    );
\audio_out_l[16]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(24),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_81,
      O => \audio_out_l[16]_INST_0_i_77_n_0\
    );
\audio_out_l[16]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(23),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_82,
      O => \audio_out_l[16]_INST_0_i_78_n_0\
    );
\audio_out_l[16]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(22),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_83,
      O => \audio_out_l[16]_INST_0_i_79_n_0\
    );
\audio_out_l[16]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_4_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[19]\(0),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[20]_inst_0_i_41_0\(0),
      I5 => \audio_out_l[16]_INST_0_i_11_n_0\,
      O => \audio_out_l[16]_INST_0_i_8_n_0\
    );
\audio_out_l[16]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(21),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_84,
      O => \audio_out_l[16]_INST_0_i_80_n_0\
    );
\audio_out_l[16]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_81,
      I1 => \audio_in_l_delay_buff2__0\(24),
      I2 => audio_in_l_delay_buff2_n_78,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(27),
      O => \audio_out_l[16]_INST_0_i_81_n_0\
    );
\audio_out_l[16]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_82,
      I1 => \audio_in_l_delay_buff2__0\(23),
      I2 => audio_in_l_delay_buff2_n_79,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(26),
      O => \audio_out_l[16]_INST_0_i_82_n_0\
    );
\audio_out_l[16]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_83,
      I1 => \audio_in_l_delay_buff2__0\(22),
      I2 => audio_in_l_delay_buff2_n_80,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(25),
      O => \audio_out_l[16]_INST_0_i_83_n_0\
    );
\audio_out_l[16]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_84,
      I1 => \audio_in_l_delay_buff2__0\(21),
      I2 => audio_in_l_delay_buff2_n_81,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(24),
      O => \audio_out_l[16]_INST_0_i_84_n_0\
    );
\audio_out_l[16]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_78,
      I1 => \audio_in_l_delay_buff2__0\(27),
      I2 => audio_in_l_delay_buff2_n_76,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(29),
      O => \audio_out_l[16]_INST_0_i_85_n_0\
    );
\audio_out_l[16]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BFF115F0ABB001B"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => audio_in_l_delay_buff2_n_78,
      I2 => \audio_in_l_delay_buff2__0\(27),
      I3 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I4 => \audio_in_l_delay_buff2__0\(25),
      I5 => audio_in_l_delay_buff2_n_80,
      O => \audio_out_l[16]_INST_0_i_86_n_0\
    );
\audio_out_l[16]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37BF153723AB0123"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I2 => audio_in_l_delay_buff2_n_77,
      I3 => \audio_in_l_delay_buff2__0\(28),
      I4 => \audio_in_l_delay_buff2__0\(24),
      I5 => audio_in_l_delay_buff2_n_81,
      O => \audio_out_l[16]_INST_0_i_87_n_0\
    );
\audio_out_l[16]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37BF153723AB0123"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_240_n_0\,
      I2 => audio_in_l_delay_buff2_n_78,
      I3 => \audio_in_l_delay_buff2__0\(27),
      I4 => \audio_in_l_delay_buff2__0\(23),
      I5 => audio_in_l_delay_buff2_n_82,
      O => \audio_out_l[16]_INST_0_i_88_n_0\
    );
\audio_out_l[16]_INST_0_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_241_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_156_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_216_n_0\,
      O => \audio_out_l[16]_INST_0_i_89_n_0\
    );
\audio_out_l[16]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_5_0\(2),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[20]_inst_0_i_77_0\(2),
      O => \audio_out_l[16]_INST_0_i_9_n_0\
    );
\audio_out_l[16]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_86_n_0\,
      I1 => \audio_in_l_delay_buff2__0\(30),
      I2 => audio_in_l_delay_buff2_n_75,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_156_n_0\,
      O => \audio_out_l[16]_INST_0_i_90_n_0\
    );
\audio_out_l[16]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_87_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_240_n_0\,
      I4 => audio_in_l_delay_buff2_n_78,
      I5 => \audio_in_l_delay_buff2__0\(27),
      O => \audio_out_l[16]_INST_0_i_91_n_0\
    );
\audio_out_l[16]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_88_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(28),
      I3 => audio_in_l_delay_buff2_n_77,
      I4 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_157_n_0\,
      O => \audio_out_l[16]_INST_0_i_92_n_0\
    );
\audio_out_l[16]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(20),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_85,
      O => \audio_out_l[16]_INST_0_i_93_n_0\
    );
\audio_out_l[16]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(19),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_86,
      O => \audio_out_l[16]_INST_0_i_94_n_0\
    );
\audio_out_l[16]_INST_0_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_114_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_95_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_95_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_95_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_buff2__0\(16 downto 13),
      S(3) => \audio_out_l[16]_INST_0_i_97_n_0\,
      S(2) => \audio_out_l[16]_INST_0_i_98_n_0\,
      S(1) => \audio_out_l[16]_INST_0_i_99_n_0\,
      S(0) => \audio_out_l[16]_INST_0_i_100_n_0\
    );
\audio_out_l[16]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(18),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_87,
      O => \audio_out_l[16]_INST_0_i_96_n_0\
    );
\audio_out_l[16]_INST_0_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_89,
      O => \audio_out_l[16]_INST_0_i_97_n_0\
    );
\audio_out_l[16]_INST_0_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_90,
      O => \audio_out_l[16]_INST_0_i_98_n_0\
    );
\audio_out_l[16]_INST_0_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_91,
      O => \audio_out_l[16]_INST_0_i_99_n_0\
    );
\audio_out_l[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_n_0\,
      CO(3) => \NLW_audio_out_l[20]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_l[20]_INST_0_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \audio_out_l[20]_INST_0_i_1_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_2_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_3_n_0\,
      O(3 downto 0) => audio_out_l(23 downto 20),
      S(3) => \audio_out_l[20]_INST_0_i_4_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_5_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_6_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_7_n_0\
    );
\audio_out_l[20]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_8_n_0\,
      I1 => \^o\(1),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[23]\(1),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[20]_INST_0_i_1_n_0\
    );
\audio_out_l[20]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_29_n_0\,
      I1 => \audio_in_l_buff2__0\(30),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_75,
      I4 => \audio_out_l[0]_INST_0_i_6_0\(1),
      O => \audio_out_l[20]_INST_0_i_10_n_0\
    );
\audio_out_l[20]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5202A202ADFD5"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I1 => \audio_in_l_buff2__0\(27),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_78,
      I4 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_114_n_0\,
      O => \audio_out_l[20]_INST_0_i_100_n_0\
    );
\audio_out_l[20]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(30),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_75,
      O => \audio_out_l[20]_INST_0_i_101_n_0\
    );
\audio_out_l[20]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(29),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_76,
      O => \audio_out_l[20]_INST_0_i_102_n_0\
    );
\audio_out_l[20]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_buff2_n_75,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_103_n_0\
    );
\audio_out_l[20]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_buff2_n_76,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(29),
      O => \audio_out_l[20]_INST_0_i_104_n_0\
    );
\audio_out_l[20]_INST_0_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_173_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_105_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_105_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_105_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_105_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_174_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_175_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_176_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_177_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[20]_INST_0_i_105_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_178_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_179_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_180_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_181_n_0\
    );
\audio_out_l[20]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_29_0\(0),
      I1 => audio_in_l_buff2_n_80,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(25),
      O => \audio_out_l[20]_INST_0_i_106_n_0\
    );
\audio_out_l[20]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_54_0\(3),
      I1 => audio_in_l_buff2_n_81,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(24),
      O => \audio_out_l[20]_INST_0_i_107_n_0\
    );
\audio_out_l[20]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_54_0\(2),
      I1 => audio_in_l_buff2_n_82,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(23),
      O => \audio_out_l[20]_INST_0_i_108_n_0\
    );
\audio_out_l[20]_INST_0_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_54_0\(1),
      I1 => audio_in_l_buff2_n_83,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(22),
      O => \audio_out_l[20]_INST_0_i_109_n_0\
    );
\audio_out_l[20]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(25),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_80,
      I3 => \audio_out_l[20]_INST_0_i_29_0\(0),
      I4 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_29_0\(1),
      O => \audio_out_l[20]_INST_0_i_110_n_0\
    );
\audio_out_l[20]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(24),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_81,
      I3 => \audio_out_l[20]_INST_0_i_54_0\(3),
      I4 => \audio_out_l[20]_INST_0_i_171_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_29_0\(0),
      O => \audio_out_l[20]_INST_0_i_111_n_0\
    );
\audio_out_l[20]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(23),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_82,
      I3 => \audio_out_l[20]_INST_0_i_54_0\(2),
      I4 => \audio_out_l[20]_INST_0_i_172_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_54_0\(3),
      O => \audio_out_l[20]_INST_0_i_112_n_0\
    );
\audio_out_l[20]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(22),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_83,
      I3 => \audio_out_l[20]_INST_0_i_54_0\(1),
      I4 => \audio_out_l[20]_INST_0_i_182_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_54_0\(2),
      O => \audio_out_l[20]_INST_0_i_113_n_0\
    );
\audio_out_l[20]_INST_0_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(28),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_77,
      O => \audio_out_l[20]_INST_0_i_114_n_0\
    );
\audio_out_l[20]_INST_0_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(26),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_79,
      O => \audio_out_l[20]_INST_0_i_115_n_0\
    );
\audio_out_l[20]_INST_0_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_183_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_116_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_116_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_116_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_buff2__0\(24 downto 21),
      S(3) => \audio_out_l[20]_INST_0_i_184_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_185_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_186_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_187_n_0\
    );
\audio_out_l[20]_INST_0_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_77,
      O => \audio_out_l[20]_INST_0_i_117_n_0\
    );
\audio_out_l[20]_INST_0_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_78,
      O => \audio_out_l[20]_INST_0_i_118_n_0\
    );
\audio_out_l[20]_INST_0_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_79,
      O => \audio_out_l[20]_INST_0_i_119_n_0\
    );
\audio_out_l[20]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[20]_INST_0_i_4_0\(0),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[20]_inst_0_i_49_0\(0),
      O => \audio_out_l[20]_INST_0_i_12_n_0\
    );
\audio_out_l[20]_INST_0_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_80,
      O => \audio_out_l[20]_INST_0_i_120_n_0\
    );
\audio_out_l[20]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[16]_INST_0_i_5_0\(3),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[20]_inst_0_i_77_0\(3),
      O => \audio_out_l[20]_INST_0_i_13_n_0\
    );
\audio_out_l[20]_INST_0_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_9_n_0\,
      CO(3 downto 0) => \NLW_audio_out_l[20]_INST_0_i_130_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_audio_out_l[20]_INST_0_i_130_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_l[20]_INST_0_i_197_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \audio_out_l[20]_INST_0_i_197_n_0\
    );
\audio_out_l[20]_INST_0_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_39_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_131_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_131_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_131_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_131_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_198_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_199_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_200_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_201_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_131_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_131_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_131_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_131_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_202_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_203_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_204_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_205_n_0\
    );
\audio_out_l[20]_INST_0_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_40_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_132_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_132_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_132_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_206_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_207_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_208_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_209_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_132_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_132_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_132_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_132_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_210_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_211_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_212_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_213_n_0\
    );
\audio_out_l[20]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I1 => audio_in_l_buff2_n_82,
      I2 => \audio_in_l_buff2__0\(23),
      I3 => audio_in_l_buff2_n_80,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(25),
      O => \audio_out_l[20]_INST_0_i_133_n_0\
    );
\audio_out_l[20]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(28),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_77,
      I3 => audio_in_l_buff2_n_83,
      I4 => \audio_in_l_buff2__0\(22),
      I5 => \audio_out_l[20]_INST_0_i_172_n_0\,
      O => \audio_out_l[20]_INST_0_i_134_n_0\
    );
\audio_out_l[20]_INST_0_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(27),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_78,
      I3 => audio_in_l_buff2_n_84,
      I4 => \audio_in_l_buff2__0\(21),
      I5 => \audio_out_l[20]_INST_0_i_182_n_0\,
      O => \audio_out_l[20]_INST_0_i_135_n_0\
    );
\audio_out_l[20]_INST_0_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(26),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_79,
      I3 => audio_in_l_buff2_n_85,
      I4 => \audio_in_l_buff2__0\(20),
      I5 => \audio_out_l[20]_INST_0_i_214_n_0\,
      O => \audio_out_l[20]_INST_0_i_136_n_0\
    );
\audio_out_l[20]_INST_0_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_133_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I2 => audio_in_l_buff2_n_81,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(24),
      I5 => \audio_out_l[20]_INST_0_i_115_n_0\,
      O => \audio_out_l[20]_INST_0_i_137_n_0\
    );
\audio_out_l[20]_INST_0_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_134_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I2 => audio_in_l_buff2_n_82,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(23),
      I5 => \audio_out_l[20]_INST_0_i_171_n_0\,
      O => \audio_out_l[20]_INST_0_i_138_n_0\
    );
\audio_out_l[20]_INST_0_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_135_n_0\,
      I1 => \audio_in_l_buff2__0\(28),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_77,
      I4 => \audio_out_l[20]_INST_0_i_214_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_172_n_0\,
      O => \audio_out_l[20]_INST_0_i_139_n_0\
    );
\audio_out_l[20]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_13_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_34_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_35_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_36_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_37_n_0\,
      O(3 downto 0) => \^audio_out_l[20]_inst_0_i_41_0\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_38_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_39_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_40_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_41_n_0\
    );
\audio_out_l[20]_INST_0_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_136_n_0\,
      I1 => \audio_in_l_buff2__0\(27),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_78,
      I4 => \audio_out_l[20]_INST_0_i_215_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_182_n_0\,
      O => \audio_out_l[20]_INST_0_i_140_n_0\
    );
\audio_out_l[20]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(28),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_77,
      O => \audio_out_l[20]_INST_0_i_141_n_0\
    );
\audio_out_l[20]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(27),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_78,
      O => \audio_out_l[20]_INST_0_i_142_n_0\
    );
\audio_out_l[20]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(26),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_79,
      O => \audio_out_l[20]_INST_0_i_143_n_0\
    );
\audio_out_l[20]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(25),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_80,
      O => \audio_out_l[20]_INST_0_i_144_n_0\
    );
\audio_out_l[20]_INST_0_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_buff2_n_77,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(28),
      O => \audio_out_l[20]_INST_0_i_145_n_0\
    );
\audio_out_l[20]_INST_0_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_78,
      I1 => \audio_in_l_buff2__0\(27),
      I2 => audio_in_l_buff2_n_75,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_146_n_0\
    );
\audio_out_l[20]_INST_0_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_79,
      I1 => \audio_in_l_buff2__0\(26),
      I2 => audio_in_l_buff2_n_76,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(29),
      O => \audio_out_l[20]_INST_0_i_147_n_0\
    );
\audio_out_l[20]_INST_0_i_148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_80,
      I1 => \audio_in_l_buff2__0\(25),
      I2 => audio_in_l_buff2_n_77,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(28),
      O => \audio_out_l[20]_INST_0_i_148_n_0\
    );
\audio_out_l[20]_INST_0_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_78,
      I1 => \audio_in_l_delay_buff2__0\(27),
      I2 => audio_in_l_delay_buff2_n_76,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(29),
      O => \audio_out_l[20]_INST_0_i_149_n_0\
    );
\audio_out_l[20]_INST_0_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_79,
      I1 => \audio_in_l_delay_buff2__0\(26),
      I2 => audio_in_l_delay_buff2_n_77,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(28),
      O => \audio_out_l[20]_INST_0_i_150_n_0\
    );
\audio_out_l[20]_INST_0_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_80,
      I1 => \audio_in_l_delay_buff2__0\(25),
      I2 => audio_in_l_delay_buff2_n_78,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(27),
      O => \audio_out_l[20]_INST_0_i_151_n_0\
    );
\audio_out_l[20]_INST_0_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_80,
      I1 => \audio_in_l_delay_buff2__0\(25),
      I2 => audio_in_l_delay_buff2_n_78,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(27),
      O => \audio_out_l[20]_INST_0_i_152_n_0\
    );
\audio_out_l[20]_INST_0_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787887778787788"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_216_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(30),
      I3 => audio_in_l_delay_buff2_n_75,
      I4 => audio_in_l_delay_buff2_n_74,
      I5 => \audio_out_l[0]_INST_0_i_156_n_0\,
      O => \audio_out_l[20]_INST_0_i_153_n_0\
    );
\audio_out_l[20]_INST_0_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D80027FF27FFD800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(28),
      I2 => audio_in_l_delay_buff2_n_77,
      I3 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I4 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_216_n_0\,
      O => \audio_out_l[20]_INST_0_i_154_n_0\
    );
\audio_out_l[20]_INST_0_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D80027FF27FFD800"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(27),
      I2 => audio_in_l_delay_buff2_n_78,
      I3 => \audio_out_l[0]_INST_0_i_240_n_0\,
      I4 => \audio_out_l[0]_INST_0_i_156_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_157_n_0\,
      O => \audio_out_l[20]_INST_0_i_155_n_0\
    );
\audio_out_l[20]_INST_0_i_156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_157_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_241_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_216_n_0\,
      I4 => \audio_out_l[0]_INST_0_i_240_n_0\,
      O => \audio_out_l[20]_INST_0_i_156_n_0\
    );
\audio_out_l[20]_INST_0_i_157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_77,
      I1 => \audio_in_l_delay_buff2__0\(28),
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => audio_in_l_delay_buff2_n_75,
      I4 => \audio_in_l_delay_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_157_n_0\
    );
\audio_out_l[20]_INST_0_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(30),
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => audio_in_l_delay_buff2_n_74,
      O => \audio_out_l[20]_INST_0_i_158_n_0\
    );
\audio_out_l[20]_INST_0_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53F35FFFAC0CA000"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(30),
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(28),
      I4 => audio_in_l_delay_buff2_n_77,
      I5 => \audio_out_l[0]_INST_0_i_155_n_0\,
      O => \audio_out_l[20]_INST_0_i_159_n_0\
    );
\audio_out_l[20]_INST_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_buff1,
      I1 => \audio_out_l[23]\(2),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \^o\(2),
      O => \audio_out_l[20]_INST_0_i_16_n_0\
    );
\audio_out_l[20]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(30),
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => audio_in_l_delay_buff2_n_74,
      O => \audio_out_l[20]_INST_0_i_160_n_0\
    );
\audio_out_l[20]_INST_0_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_77,
      I1 => \audio_in_l_delay_buff2__0\(28),
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => audio_in_l_delay_buff2_n_75,
      I4 => \audio_in_l_delay_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_161_n_0\
    );
\audio_out_l[20]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => \audio_in_l_delay_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_162_n_0\
    );
\audio_out_l[20]_INST_0_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A00CACFF5FF353"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(30),
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => \audio_in_l_delay_buff2__0\(28),
      I4 => audio_in_l_delay_buff2_n_77,
      I5 => \audio_out_l[0]_INST_0_i_155_n_0\,
      O => \audio_out_l[20]_INST_0_i_163_n_0\
    );
\audio_out_l[20]_INST_0_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D2DD222D2D22DD"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_216_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(30),
      I3 => audio_in_l_delay_buff2_n_75,
      I4 => audio_in_l_delay_buff2_n_74,
      I5 => \audio_out_l[0]_INST_0_i_156_n_0\,
      O => \audio_out_l[20]_INST_0_i_164_n_0\
    );
\audio_out_l[20]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(30),
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => audio_in_l_delay_buff2_n_74,
      O => \audio_out_l[20]_INST_0_i_165_n_0\
    );
\audio_out_l[20]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(29),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_76,
      O => \audio_out_l[20]_INST_0_i_166_n_0\
    );
\audio_out_l[20]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => audio_in_l_delay_buff2_n_75,
      I2 => \audio_in_l_delay_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_167_n_0\
    );
\audio_out_l[20]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_76,
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => \audio_in_l_delay_buff2__0\(29),
      O => \audio_out_l[20]_INST_0_i_168_n_0\
    );
\audio_out_l[20]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(30),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_75,
      O => \audio_out_l[20]_INST_0_i_169_n_0\
    );
\audio_out_l[20]_INST_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[20]_INST_0_i_4_0\(2),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[20]_inst_0_i_49_0\(2),
      O => \audio_out_l[20]_INST_0_i_17_n_0\
    );
\audio_out_l[20]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(27),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_78,
      O => \audio_out_l[20]_INST_0_i_170_n_0\
    );
\audio_out_l[20]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(25),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_80,
      O => \audio_out_l[20]_INST_0_i_171_n_0\
    );
\audio_out_l[20]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(24),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_81,
      O => \audio_out_l[20]_INST_0_i_172_n_0\
    );
\audio_out_l[20]_INST_0_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_217_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_173_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_173_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_173_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_173_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_218_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_219_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_220_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_221_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[20]_INST_0_i_173_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_222_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_223_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_224_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_225_n_0\
    );
\audio_out_l[20]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_54_0\(0),
      I1 => audio_in_l_buff2_n_84,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(21),
      O => \audio_out_l[20]_INST_0_i_174_n_0\
    );
\audio_out_l[20]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_105_0\(3),
      I1 => audio_in_l_buff2_n_85,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(20),
      O => \audio_out_l[20]_INST_0_i_175_n_0\
    );
\audio_out_l[20]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_105_0\(2),
      I1 => audio_in_l_buff2_n_86,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(19),
      O => \audio_out_l[20]_INST_0_i_176_n_0\
    );
\audio_out_l[20]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_105_0\(1),
      I1 => audio_in_l_buff2_n_87,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(18),
      O => \audio_out_l[20]_INST_0_i_177_n_0\
    );
\audio_out_l[20]_INST_0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(21),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_84,
      I3 => \audio_out_l[20]_INST_0_i_54_0\(0),
      I4 => \audio_out_l[20]_INST_0_i_214_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_54_0\(1),
      O => \audio_out_l[20]_INST_0_i_178_n_0\
    );
\audio_out_l[20]_INST_0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(20),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_85,
      I3 => \audio_out_l[20]_INST_0_i_105_0\(3),
      I4 => \audio_out_l[20]_INST_0_i_215_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_54_0\(0),
      O => \audio_out_l[20]_INST_0_i_179_n_0\
    );
\audio_out_l[20]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E21D"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_4_0\(3),
      I1 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I2 => \^audio_out_l[20]_inst_0_i_49_0\(3),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_delay_buff2_n_74,
      O => \audio_out_l[20]_INST_0_i_18_n_0\
    );
\audio_out_l[20]_INST_0_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(19),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_86,
      I3 => \audio_out_l[20]_INST_0_i_105_0\(2),
      I4 => \audio_out_l[16]_INST_0_i_93_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_105_0\(3),
      O => \audio_out_l[20]_INST_0_i_180_n_0\
    );
\audio_out_l[20]_INST_0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(18),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_87,
      I3 => \audio_out_l[20]_INST_0_i_105_0\(1),
      I4 => \audio_out_l[16]_INST_0_i_94_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_105_0\(2),
      O => \audio_out_l[20]_INST_0_i_181_n_0\
    );
\audio_out_l[20]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(23),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_82,
      O => \audio_out_l[20]_INST_0_i_182_n_0\
    );
\audio_out_l[20]_INST_0_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_95_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_183_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_183_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_183_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_183_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_buff2__0\(20 downto 17),
      S(3) => \audio_out_l[20]_INST_0_i_226_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_227_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_228_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_229_n_0\
    );
\audio_out_l[20]_INST_0_i_184\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_81,
      O => \audio_out_l[20]_INST_0_i_184_n_0\
    );
\audio_out_l[20]_INST_0_i_185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_82,
      O => \audio_out_l[20]_INST_0_i_185_n_0\
    );
\audio_out_l[20]_INST_0_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_83,
      O => \audio_out_l[20]_INST_0_i_186_n_0\
    );
\audio_out_l[20]_INST_0_i_187\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_84,
      O => \audio_out_l[20]_INST_0_i_187_n_0\
    );
\audio_out_l[20]_INST_0_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_51_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_53_n_1\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_51_n_6\,
      I4 => \audio_out_l[20]_INST_0_i_51_n_1\,
      O => \audio_out_l[20]_INST_0_i_197_n_0\
    );
\audio_out_l[20]_INST_0_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I2 => audio_in_l_delay_buff2_n_82,
      I3 => \audio_in_l_delay_buff2__0\(23),
      I4 => audio_in_l_delay_buff2_n_80,
      I5 => \audio_in_l_delay_buff2__0\(25),
      O => \audio_out_l[20]_INST_0_i_198_n_0\
    );
\audio_out_l[20]_INST_0_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(28),
      I2 => audio_in_l_delay_buff2_n_77,
      I3 => audio_in_l_delay_buff2_n_83,
      I4 => \audio_in_l_delay_buff2__0\(22),
      I5 => \audio_out_l[0]_INST_0_i_239_n_0\,
      O => \audio_out_l[20]_INST_0_i_199_n_0\
    );
\audio_out_l[20]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_12_n_0\,
      I1 => \^o\(0),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[23]\(0),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[20]_INST_0_i_2_n_0\
    );
\audio_out_l[20]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_33_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_20_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_20_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_20_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_42_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_43_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_44_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_45_n_0\,
      O(3 downto 0) => \^audio_out_l[20]_inst_0_i_49_0\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_46_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_47_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_48_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_49_n_0\
    );
\audio_out_l[20]_INST_0_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(27),
      I2 => audio_in_l_delay_buff2_n_78,
      I3 => audio_in_l_delay_buff2_n_84,
      I4 => \audio_in_l_delay_buff2__0\(21),
      I5 => \audio_out_l[0]_INST_0_i_237_n_0\,
      O => \audio_out_l[20]_INST_0_i_200_n_0\
    );
\audio_out_l[20]_INST_0_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_in_l_delay_buff2__0\(26),
      I2 => audio_in_l_delay_buff2_n_79,
      I3 => audio_in_l_delay_buff2_n_85,
      I4 => \audio_in_l_delay_buff2__0\(20),
      I5 => \audio_out_l[0]_INST_0_i_233_n_0\,
      O => \audio_out_l[20]_INST_0_i_201_n_0\
    );
\audio_out_l[20]_INST_0_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_198_n_0\,
      I1 => \audio_in_l_delay_buff2__0\(30),
      I2 => audio_in_l_delay_buff2_n_75,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_out_l[0]_INST_0_i_239_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_157_n_0\,
      O => \audio_out_l[20]_INST_0_i_202_n_0\
    );
\audio_out_l[20]_INST_0_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[20]_INST_0_i_199_n_0\,
      I2 => \audio_out_l[0]_INST_0_i_155_n_0\,
      I3 => audio_in_l_delay_buff2_n_82,
      I4 => \audio_in_l_delay_buff2__0\(23),
      I5 => \audio_out_l[0]_INST_0_i_240_n_0\,
      O => \audio_out_l[20]_INST_0_i_203_n_0\
    );
\audio_out_l[20]_INST_0_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[20]_INST_0_i_200_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(28),
      I3 => audio_in_l_delay_buff2_n_77,
      I4 => \audio_out_l[0]_INST_0_i_233_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_239_n_0\,
      O => \audio_out_l[20]_INST_0_i_204_n_0\
    );
\audio_out_l[20]_INST_0_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[20]_INST_0_i_201_n_0\,
      I2 => \audio_in_l_delay_buff2__0\(27),
      I3 => audio_in_l_delay_buff2_n_78,
      I4 => \audio_out_l[0]_INST_0_i_234_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_237_n_0\,
      O => \audio_out_l[20]_INST_0_i_205_n_0\
    );
\audio_out_l[20]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(28),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_77,
      O => \audio_out_l[20]_INST_0_i_206_n_0\
    );
\audio_out_l[20]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(27),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_78,
      O => \audio_out_l[20]_INST_0_i_207_n_0\
    );
\audio_out_l[20]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(26),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_79,
      O => \audio_out_l[20]_INST_0_i_208_n_0\
    );
\audio_out_l[20]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(25),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_80,
      O => \audio_out_l[20]_INST_0_i_209_n_0\
    );
\audio_out_l[20]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_50_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_51_n_7\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      O => \audio_out_l[20]_INST_0_i_21_n_0\
    );
\audio_out_l[20]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_77,
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => \audio_in_l_delay_buff2__0\(28),
      O => \audio_out_l[20]_INST_0_i_210_n_0\
    );
\audio_out_l[20]_INST_0_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_78,
      I1 => \audio_in_l_delay_buff2__0\(27),
      I2 => audio_in_l_delay_buff2_n_74,
      I3 => audio_in_l_delay_buff2_n_75,
      I4 => \audio_in_l_delay_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_211_n_0\
    );
\audio_out_l[20]_INST_0_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_79,
      I1 => \audio_in_l_delay_buff2__0\(26),
      I2 => audio_in_l_delay_buff2_n_76,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(29),
      O => \audio_out_l[20]_INST_0_i_212_n_0\
    );
\audio_out_l[20]_INST_0_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_80,
      I1 => \audio_in_l_delay_buff2__0\(25),
      I2 => audio_in_l_delay_buff2_n_77,
      I3 => audio_in_l_delay_buff2_n_74,
      I4 => \audio_in_l_delay_buff2__0\(28),
      O => \audio_out_l[20]_INST_0_i_213_n_0\
    );
\audio_out_l[20]_INST_0_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(22),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_83,
      O => \audio_out_l[20]_INST_0_i_214_n_0\
    );
\audio_out_l[20]_INST_0_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(21),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_84,
      O => \audio_out_l[20]_INST_0_i_215_n_0\
    );
\audio_out_l[20]_INST_0_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_delay_buff2__0\(27),
      I1 => audio_in_l_delay_buff2_n_74,
      I2 => audio_in_l_delay_buff2_n_78,
      O => \audio_out_l[20]_INST_0_i_216_n_0\
    );
\audio_out_l[20]_INST_0_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_239_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_217_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_217_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_217_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_217_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_240_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_241_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_242_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_243_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[20]_INST_0_i_217_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_244_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_245_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_246_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_247_n_0\
    );
\audio_out_l[20]_INST_0_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_105_0\(0),
      I1 => audio_in_l_buff2_n_88,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(17),
      O => \audio_out_l[20]_INST_0_i_218_n_0\
    );
\audio_out_l[20]_INST_0_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_173_0\(3),
      I1 => audio_in_l_buff2_n_89,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(16),
      O => \audio_out_l[20]_INST_0_i_219_n_0\
    );
\audio_out_l[20]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_50_n_5\,
      I1 => \audio_out_l[20]_INST_0_i_50_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      O => \audio_out_l[20]_INST_0_i_22_n_0\
    );
\audio_out_l[20]_INST_0_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_173_0\(2),
      I1 => audio_in_l_buff2_n_90,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(15),
      O => \audio_out_l[20]_INST_0_i_220_n_0\
    );
\audio_out_l[20]_INST_0_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_173_0\(1),
      I1 => audio_in_l_buff2_n_91,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(14),
      O => \audio_out_l[20]_INST_0_i_221_n_0\
    );
\audio_out_l[20]_INST_0_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(17),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_88,
      I3 => \audio_out_l[20]_INST_0_i_105_0\(0),
      I4 => \audio_out_l[16]_INST_0_i_96_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_105_0\(1),
      O => \audio_out_l[20]_INST_0_i_222_n_0\
    );
\audio_out_l[20]_INST_0_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(16),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_89,
      I3 => \audio_out_l[20]_INST_0_i_173_0\(3),
      I4 => \audio_out_l[12]_INST_0_i_111_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_105_0\(0),
      O => \audio_out_l[20]_INST_0_i_223_n_0\
    );
\audio_out_l[20]_INST_0_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(15),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_90,
      I3 => \audio_out_l[20]_INST_0_i_173_0\(2),
      I4 => \audio_out_l[12]_INST_0_i_112_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_173_0\(3),
      O => \audio_out_l[20]_INST_0_i_224_n_0\
    );
\audio_out_l[20]_INST_0_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(14),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_91,
      I3 => \audio_out_l[20]_INST_0_i_173_0\(1),
      I4 => \audio_out_l[12]_INST_0_i_113_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_173_0\(2),
      O => \audio_out_l[20]_INST_0_i_225_n_0\
    );
\audio_out_l[20]_INST_0_i_226\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_85,
      O => \audio_out_l[20]_INST_0_i_226_n_0\
    );
\audio_out_l[20]_INST_0_i_227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_86,
      O => \audio_out_l[20]_INST_0_i_227_n_0\
    );
\audio_out_l[20]_INST_0_i_228\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_87,
      O => \audio_out_l[20]_INST_0_i_228_n_0\
    );
\audio_out_l[20]_INST_0_i_229\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_88,
      O => \audio_out_l[20]_INST_0_i_229_n_0\
    );
\audio_out_l[20]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_50_n_6\,
      I1 => \audio_out_l[20]_INST_0_i_50_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      O => \audio_out_l[20]_INST_0_i_23_n_0\
    );
\audio_out_l[20]_INST_0_i_239\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_257_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_239_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_239_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_239_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_239_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_258_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_259_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_260_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_261_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[20]_INST_0_i_239_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_262_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_263_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_264_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_265_n_0\
    );
\audio_out_l[20]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_50_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_50_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      O => \audio_out_l[20]_INST_0_i_24_n_0\
    );
\audio_out_l[20]_INST_0_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_173_0\(0),
      I1 => audio_in_l_buff2_n_92,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(13),
      O => \audio_out_l[20]_INST_0_i_240_n_0\
    );
\audio_out_l[20]_INST_0_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_217_0\(3),
      I1 => audio_in_l_buff2_n_93,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(12),
      O => \audio_out_l[20]_INST_0_i_241_n_0\
    );
\audio_out_l[20]_INST_0_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_217_0\(2),
      I1 => audio_in_l_buff2_n_94,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(11),
      O => \audio_out_l[20]_INST_0_i_242_n_0\
    );
\audio_out_l[20]_INST_0_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_217_0\(1),
      I1 => audio_in_l_buff2_n_95,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(10),
      O => \audio_out_l[20]_INST_0_i_243_n_0\
    );
\audio_out_l[20]_INST_0_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(13),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_92,
      I3 => \audio_out_l[20]_INST_0_i_173_0\(0),
      I4 => \audio_out_l[12]_INST_0_i_115_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_173_0\(1),
      O => \audio_out_l[20]_INST_0_i_244_n_0\
    );
\audio_out_l[20]_INST_0_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(12),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_93,
      I3 => \audio_out_l[20]_INST_0_i_217_0\(3),
      I4 => \audio_out_l[8]_INST_0_i_76_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_173_0\(0),
      O => \audio_out_l[20]_INST_0_i_245_n_0\
    );
\audio_out_l[20]_INST_0_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(11),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_94,
      I3 => \audio_out_l[20]_INST_0_i_217_0\(2),
      I4 => \audio_out_l[8]_INST_0_i_77_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_217_0\(3),
      O => \audio_out_l[20]_INST_0_i_246_n_0\
    );
\audio_out_l[20]_INST_0_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(10),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_95,
      I3 => \audio_out_l[20]_INST_0_i_217_0\(1),
      I4 => \audio_out_l[8]_INST_0_i_78_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_217_0\(2),
      O => \audio_out_l[20]_INST_0_i_247_n_0\
    );
\audio_out_l[20]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"566AA995"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_21_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_51_n_7\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_51_n_6\,
      O => \audio_out_l[20]_INST_0_i_25_n_0\
    );
\audio_out_l[20]_INST_0_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[20]_INST_0_i_257_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_257_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_257_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_257_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_275_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_276_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_277_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_278_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[20]_INST_0_i_257_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_279_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_280_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_281_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_282_n_0\
    );
\audio_out_l[20]_INST_0_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_217_0\(0),
      I1 => audio_in_l_buff2_n_96,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(9),
      O => \audio_out_l[20]_INST_0_i_258_n_0\
    );
\audio_out_l[20]_INST_0_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_239_0\(3),
      I1 => audio_in_l_buff2_n_97,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(8),
      O => \audio_out_l[20]_INST_0_i_259_n_0\
    );
\audio_out_l[20]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_50_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_51_n_7\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_22_n_0\,
      O => \audio_out_l[20]_INST_0_i_26_n_0\
    );
\audio_out_l[20]_INST_0_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_239_0\(2),
      I1 => audio_in_l_buff2_n_98,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(7),
      O => \audio_out_l[20]_INST_0_i_260_n_0\
    );
\audio_out_l[20]_INST_0_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_239_0\(1),
      I1 => audio_in_l_buff2_n_99,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(6),
      O => \audio_out_l[20]_INST_0_i_261_n_0\
    );
\audio_out_l[20]_INST_0_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(9),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_96,
      I3 => \audio_out_l[20]_INST_0_i_217_0\(0),
      I4 => \audio_out_l[20]_INST_0_i_283_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_217_0\(1),
      O => \audio_out_l[20]_INST_0_i_262_n_0\
    );
\audio_out_l[20]_INST_0_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_239_0\(3),
      I2 => \audio_in_l_buff2__0\(9),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_96,
      I5 => \audio_out_l[20]_INST_0_i_217_0\(0),
      O => \audio_out_l[20]_INST_0_i_263_n_0\
    );
\audio_out_l[20]_INST_0_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_239_0\(2),
      I2 => \audio_in_l_buff2__0\(8),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_97,
      I5 => \audio_out_l[20]_INST_0_i_239_0\(3),
      O => \audio_out_l[20]_INST_0_i_264_n_0\
    );
\audio_out_l[20]_INST_0_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FF47FF4700B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(6),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_99,
      I3 => \audio_out_l[20]_INST_0_i_239_0\(1),
      I4 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_239_0\(2),
      O => \audio_out_l[20]_INST_0_i_265_n_0\
    );
\audio_out_l[20]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_50_n_5\,
      I1 => \audio_out_l[20]_INST_0_i_50_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_23_n_0\,
      O => \audio_out_l[20]_INST_0_i_27_n_0\
    );
\audio_out_l[20]_INST_0_i_275\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_239_0\(0),
      I1 => audio_in_l_buff2_n_100,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(5),
      O => \audio_out_l[20]_INST_0_i_275_n_0\
    );
\audio_out_l[20]_INST_0_i_276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^audio_out_l[4]_inst_0_i_23\(2),
      I1 => audio_in_l_buff2_n_101,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(4),
      O => \audio_out_l[20]_INST_0_i_276_n_0\
    );
\audio_out_l[20]_INST_0_i_277\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^audio_out_l[4]_inst_0_i_23\(1),
      I1 => audio_in_l_buff2_n_102,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(3),
      O => \audio_out_l[20]_INST_0_i_277_n_0\
    );
\audio_out_l[20]_INST_0_i_278\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^audio_out_l[4]_inst_0_i_23\(0),
      I1 => audio_in_l_buff2_n_103,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(2),
      O => \audio_out_l[20]_INST_0_i_278_n_0\
    );
\audio_out_l[20]_INST_0_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD2222D222DDD"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_239_0\(0),
      I2 => \audio_in_l_buff2__0\(6),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_99,
      I5 => \audio_out_l[20]_INST_0_i_239_0\(1),
      O => \audio_out_l[20]_INST_0_i_279_n_0\
    );
\audio_out_l[20]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_50_n_6\,
      I1 => \audio_out_l[20]_INST_0_i_50_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_24_n_0\,
      O => \audio_out_l[20]_INST_0_i_28_n_0\
    );
\audio_out_l[20]_INST_0_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700B8FFB8FF4700"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(4),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_101,
      I3 => \^audio_out_l[4]_inst_0_i_23\(2),
      I4 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_239_0\(0),
      O => \audio_out_l[20]_INST_0_i_280_n_0\
    );
\audio_out_l[20]_INST_0_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(3),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_102,
      I3 => \^audio_out_l[4]_inst_0_i_23\(1),
      I4 => \audio_out_l[4]_INST_0_i_142_n_0\,
      I5 => \^audio_out_l[4]_inst_0_i_23\(2),
      O => \audio_out_l[20]_INST_0_i_281_n_0\
    );
\audio_out_l[20]_INST_0_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D222DDDD2DDD222"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_154_n_0\,
      I1 => \^audio_out_l[4]_inst_0_i_23\(0),
      I2 => \audio_in_l_buff2__0\(3),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_102,
      I5 => \^audio_out_l[4]_inst_0_i_23\(1),
      O => \audio_out_l[20]_INST_0_i_282_n_0\
    );
\audio_out_l[20]_INST_0_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(10),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_95,
      O => \audio_out_l[20]_INST_0_i_283_n_0\
    );
\audio_out_l[20]_INST_0_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_54_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_29_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_29_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_29_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_55_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_56_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_57_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_58_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[20]_INST_0_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_59_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_60_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_61_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_62_n_0\
    );
\audio_out_l[20]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_13_n_0\,
      I1 => \^audio_out_l[20]_inst_0_i_41_0\(3),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[19]\(3),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[20]_INST_0_i_3_n_0\
    );
\audio_out_l[20]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_63_n_0\,
      CO(3 downto 1) => \NLW_audio_out_l[20]_INST_0_i_30_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \audio_out_l[20]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_audio_out_l[20]_INST_0_i_30_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \audio_in_l_buff2__0\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \audio_out_l[20]_INST_0_i_64_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_65_n_0\
    );
\audio_out_l[20]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_16_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_33_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_33_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_33_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_70_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_71_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_72_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_73_n_0\,
      O(3 downto 0) => \^audio_out_l[20]_inst_0_i_77_0\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_74_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_75_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_76_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_77_n_0\
    );
\audio_out_l[20]_INST_0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800E08E0"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_78_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_53_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_50_n_7\,
      I3 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_53_n_1\,
      O => \audio_out_l[20]_INST_0_i_34_n_0\
    );
\audio_out_l[20]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_53_n_6\,
      I1 => \audio_out_l[20]_INST_0_i_78_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_78_n_5\,
      I3 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_53_n_7\,
      O => \audio_out_l[20]_INST_0_i_35_n_0\
    );
\audio_out_l[20]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_53_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_78_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_78_n_6\,
      I3 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_79_n_4\,
      O => \audio_out_l[20]_INST_0_i_36_n_0\
    );
\audio_out_l[20]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_79_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_78_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_78_n_7\,
      I3 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_79_n_5\,
      O => \audio_out_l[20]_INST_0_i_37_n_0\
    );
\audio_out_l[20]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_50_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_50_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_34_n_0\,
      O => \audio_out_l[20]_INST_0_i_38_n_0\
    );
\audio_out_l[20]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669669966996996"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_35_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_53_n_1\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_50_n_7\,
      I4 => \audio_out_l[20]_INST_0_i_53_n_6\,
      I5 => \audio_out_l[20]_INST_0_i_78_n_4\,
      O => \audio_out_l[20]_INST_0_i_39_n_0\
    );
\audio_out_l[20]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887787878878787"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_16_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_17_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_18_n_0\,
      I3 => \^o\(3),
      I4 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I5 => \audio_out_l[23]\(3),
      O => \audio_out_l[20]_INST_0_i_4_n_0\
    );
\audio_out_l[20]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_36_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_53_n_7\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_78_n_5\,
      I4 => \audio_out_l[20]_INST_0_i_78_n_4\,
      I5 => \audio_out_l[20]_INST_0_i_53_n_6\,
      O => \audio_out_l[20]_INST_0_i_40_n_0\
    );
\audio_out_l[20]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_37_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_79_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_78_n_6\,
      I4 => \audio_out_l[20]_INST_0_i_78_n_5\,
      I5 => \audio_out_l[20]_INST_0_i_53_n_7\,
      O => \audio_out_l[20]_INST_0_i_41_n_0\
    );
\audio_out_l[20]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_80_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_81_n_7\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      O => \audio_out_l[20]_INST_0_i_42_n_0\
    );
\audio_out_l[20]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_80_n_5\,
      I1 => \audio_out_l[20]_INST_0_i_80_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      O => \audio_out_l[20]_INST_0_i_43_n_0\
    );
\audio_out_l[20]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_80_n_6\,
      I1 => \audio_out_l[20]_INST_0_i_80_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      O => \audio_out_l[20]_INST_0_i_44_n_0\
    );
\audio_out_l[20]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_80_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_80_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      O => \audio_out_l[20]_INST_0_i_45_n_0\
    );
\audio_out_l[20]_INST_0_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"566AA995"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_42_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_81_n_7\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_81_n_6\,
      O => \audio_out_l[20]_INST_0_i_46_n_0\
    );
\audio_out_l[20]_INST_0_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_80_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_81_n_7\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_43_n_0\,
      O => \audio_out_l[20]_INST_0_i_47_n_0\
    );
\audio_out_l[20]_INST_0_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_80_n_5\,
      I1 => \audio_out_l[20]_INST_0_i_80_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_44_n_0\,
      O => \audio_out_l[20]_INST_0_i_48_n_0\
    );
\audio_out_l[20]_INST_0_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_80_n_6\,
      I1 => \audio_out_l[20]_INST_0_i_80_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_45_n_0\,
      O => \audio_out_l[20]_INST_0_i_49_n_0\
    );
\audio_out_l[20]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_1_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[23]\(2),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^o\(2),
      I5 => \audio_out_l[20]_INST_0_i_17_n_0\,
      O => \audio_out_l[20]_INST_0_i_5_n_0\
    );
\audio_out_l[20]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_78_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_50_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_50_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_50_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_84_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_85_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_86_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_87_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_50_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_50_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_50_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_50_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_88_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_89_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_90_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_91_n_0\
    );
\audio_out_l[20]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_50_n_0\,
      CO(3) => \NLW_audio_out_l[20]_INST_0_i_51_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_l[20]_INST_0_i_51_n_1\,
      CO(1) => \NLW_audio_out_l[20]_INST_0_i_51_CO_UNCONNECTED\(1),
      CO(0) => \audio_out_l[20]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_l[20]_INST_0_i_92_n_0\,
      O(3 downto 2) => \NLW_audio_out_l[20]_INST_0_i_51_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_l[20]_INST_0_i_51_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_51_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \audio_out_l[20]_INST_0_i_93_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_94_n_0\
    );
\audio_out_l[20]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_35_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_52_n_0\,
      CO(2) => \NLW_audio_out_l[20]_INST_0_i_52_CO_UNCONNECTED\(2),
      CO(1) => \audio_out_l[20]_INST_0_i_52_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \audio_out_l[20]_INST_0_i_95_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_96_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_97_n_0\,
      O(3) => \NLW_audio_out_l[20]_INST_0_i_52_O_UNCONNECTED\(3),
      O(2 downto 0) => \^audio_in_l_buff2_3\(2 downto 0),
      S(3) => '1',
      S(2) => \audio_out_l[20]_INST_0_i_98_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_99_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_100_n_0\
    );
\audio_out_l[20]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_79_n_0\,
      CO(3) => \NLW_audio_out_l[20]_INST_0_i_53_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_l[20]_INST_0_i_53_n_1\,
      CO(1) => \NLW_audio_out_l[20]_INST_0_i_53_CO_UNCONNECTED\(1),
      CO(0) => \audio_out_l[20]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \audio_out_l[20]_INST_0_i_101_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_102_n_0\,
      O(3 downto 2) => \NLW_audio_out_l[20]_INST_0_i_53_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_l[20]_INST_0_i_53_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_53_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \audio_out_l[20]_INST_0_i_103_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_104_n_0\
    );
\audio_out_l[20]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_105_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_54_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_54_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_54_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_106_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_107_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_108_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_109_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[20]_INST_0_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_110_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_111_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_112_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_113_n_0\
    );
\audio_out_l[20]_INST_0_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_6_0\(0),
      I1 => audio_in_l_buff2_n_76,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(29),
      O => \audio_out_l[20]_INST_0_i_55_n_0\
    );
\audio_out_l[20]_INST_0_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_29_0\(3),
      I1 => audio_in_l_buff2_n_77,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(28),
      O => \audio_out_l[20]_INST_0_i_56_n_0\
    );
\audio_out_l[20]_INST_0_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_29_0\(2),
      I1 => audio_in_l_buff2_n_78,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(27),
      O => \audio_out_l[20]_INST_0_i_57_n_0\
    );
\audio_out_l[20]_INST_0_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_29_0\(1),
      I1 => audio_in_l_buff2_n_79,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(26),
      O => \audio_out_l[20]_INST_0_i_58_n_0\
    );
\audio_out_l[20]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_6_0\(0),
      I2 => \audio_in_l_buff2__0\(30),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_75,
      I5 => \audio_out_l[0]_INST_0_i_6_0\(1),
      O => \audio_out_l[20]_INST_0_i_59_n_0\
    );
\audio_out_l[20]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_2_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[23]\(1),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^o\(1),
      I5 => \audio_out_l[20]_INST_0_i_8_n_0\,
      O => \audio_out_l[20]_INST_0_i_6_n_0\
    );
\audio_out_l[20]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(28),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_77,
      I3 => \audio_out_l[20]_INST_0_i_29_0\(3),
      I4 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I5 => \audio_out_l[0]_INST_0_i_6_0\(0),
      O => \audio_out_l[20]_INST_0_i_60_n_0\
    );
\audio_out_l[20]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(27),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_78,
      I3 => \audio_out_l[20]_INST_0_i_29_0\(2),
      I4 => \audio_out_l[20]_INST_0_i_114_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_29_0\(3),
      O => \audio_out_l[20]_INST_0_i_61_n_0\
    );
\audio_out_l[20]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_29_0\(1),
      I2 => \audio_in_l_buff2__0\(27),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_78,
      I5 => \audio_out_l[20]_INST_0_i_29_0\(2),
      O => \audio_out_l[20]_INST_0_i_62_n_0\
    );
\audio_out_l[20]_INST_0_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_116_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_63_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_63_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_63_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_63_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_buff2__0\(28 downto 25),
      S(3) => \audio_out_l[20]_INST_0_i_117_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_118_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_119_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_120_n_0\
    );
\audio_out_l[20]_INST_0_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_75,
      O => \audio_out_l[20]_INST_0_i_64_n_0\
    );
\audio_out_l[20]_INST_0_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_76,
      O => \audio_out_l[20]_INST_0_i_65_n_0\
    );
\audio_out_l[20]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_3_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[23]\(0),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^o\(0),
      I5 => \audio_out_l[20]_INST_0_i_12_n_0\,
      O => \audio_out_l[20]_INST_0_i_7_n_0\
    );
\audio_out_l[20]_INST_0_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800E08E0"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_131_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_83_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_80_n_7\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_83_n_1\,
      O => \audio_out_l[20]_INST_0_i_70_n_0\
    );
\audio_out_l[20]_INST_0_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_83_n_6\,
      I1 => \audio_out_l[20]_INST_0_i_131_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_131_n_5\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_83_n_7\,
      O => \audio_out_l[20]_INST_0_i_71_n_0\
    );
\audio_out_l[20]_INST_0_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_83_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_131_n_5\,
      I2 => \audio_out_l[20]_INST_0_i_131_n_6\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_132_n_4\,
      O => \audio_out_l[20]_INST_0_i_72_n_0\
    );
\audio_out_l[20]_INST_0_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_132_n_4\,
      I1 => \audio_out_l[20]_INST_0_i_131_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_131_n_7\,
      I3 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_132_n_5\,
      O => \audio_out_l[20]_INST_0_i_73_n_0\
    );
\audio_out_l[20]_INST_0_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_80_n_7\,
      I1 => \audio_out_l[20]_INST_0_i_80_n_6\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_l[20]_INST_0_i_70_n_0\,
      O => \audio_out_l[20]_INST_0_i_74_n_0\
    );
\audio_out_l[20]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669669966996996"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_71_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_83_n_1\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_80_n_7\,
      I4 => \audio_out_l[20]_INST_0_i_83_n_6\,
      I5 => \audio_out_l[20]_INST_0_i_131_n_4\,
      O => \audio_out_l[20]_INST_0_i_75_n_0\
    );
\audio_out_l[20]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_72_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_83_n_7\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_131_n_5\,
      I4 => \audio_out_l[20]_INST_0_i_131_n_4\,
      I5 => \audio_out_l[20]_INST_0_i_83_n_6\,
      O => \audio_out_l[20]_INST_0_i_76_n_0\
    );
\audio_out_l[20]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_73_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_132_n_4\,
      I2 => \audio_out_l[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_131_n_6\,
      I4 => \audio_out_l[20]_INST_0_i_131_n_5\,
      I5 => \audio_out_l[20]_INST_0_i_83_n_7\,
      O => \audio_out_l[20]_INST_0_i_77_n_0\
    );
\audio_out_l[20]_INST_0_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_33_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_78_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_78_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_78_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_133_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_134_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_135_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_136_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_78_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_78_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_78_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_78_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_137_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_138_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_139_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_140_n_0\
    );
\audio_out_l[20]_INST_0_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_34_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_79_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_79_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_79_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_141_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_142_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_143_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_144_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_79_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_79_n_5\,
      O(1 downto 0) => \^audio_in_l_buff2_2\(1 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_145_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_146_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_147_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_148_n_0\
    );
\audio_out_l[20]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[20]_INST_0_i_4_0\(1),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[20]_inst_0_i_49_0\(1),
      O => \audio_out_l[20]_INST_0_i_8_n_0\
    );
\audio_out_l[20]_INST_0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_131_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_80_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_80_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_80_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_149_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_150_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_151_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_152_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_80_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_80_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_80_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_80_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_153_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_154_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_155_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_156_n_0\
    );
\audio_out_l[20]_INST_0_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_80_n_0\,
      CO(3) => \NLW_audio_out_l[20]_INST_0_i_81_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_l[20]_INST_0_i_81_n_1\,
      CO(1) => \NLW_audio_out_l[20]_INST_0_i_81_CO_UNCONNECTED\(1),
      CO(0) => \audio_out_l[20]_INST_0_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_l[20]_INST_0_i_157_n_0\,
      O(3 downto 2) => \NLW_audio_out_l[20]_INST_0_i_81_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_l[20]_INST_0_i_81_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_81_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \audio_out_l[20]_INST_0_i_158_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_159_n_0\
    );
\audio_out_l[20]_INST_0_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_41_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_82_n_0\,
      CO(2) => \NLW_audio_out_l[20]_INST_0_i_82_CO_UNCONNECTED\(2),
      CO(1) => \audio_out_l[20]_INST_0_i_82_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_82_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \audio_out_l[20]_INST_0_i_160_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_155_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_161_n_0\,
      O(3) => \NLW_audio_out_l[20]_INST_0_i_82_O_UNCONNECTED\(3),
      O(2) => \audio_out_l[20]_INST_0_i_82_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_82_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_82_n_7\,
      S(3) => '1',
      S(2) => \audio_out_l[20]_INST_0_i_162_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_163_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_164_n_0\
    );
\audio_out_l[20]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_132_n_0\,
      CO(3) => \NLW_audio_out_l[20]_INST_0_i_83_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_l[20]_INST_0_i_83_n_1\,
      CO(1) => \NLW_audio_out_l[20]_INST_0_i_83_CO_UNCONNECTED\(1),
      CO(0) => \audio_out_l[20]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \audio_out_l[20]_INST_0_i_165_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_166_n_0\,
      O(3 downto 2) => \NLW_audio_out_l[20]_INST_0_i_83_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_l[20]_INST_0_i_83_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_83_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \audio_out_l[20]_INST_0_i_167_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_168_n_0\
    );
\audio_out_l[20]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_buff2_n_78,
      I1 => \audio_in_l_buff2__0\(27),
      I2 => audio_in_l_buff2_n_76,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(29),
      O => \audio_out_l[20]_INST_0_i_84_n_0\
    );
\audio_out_l[20]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_buff2_n_79,
      I1 => \audio_in_l_buff2__0\(26),
      I2 => audio_in_l_buff2_n_77,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(28),
      O => \audio_out_l[20]_INST_0_i_85_n_0\
    );
\audio_out_l[20]_INST_0_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_buff2_n_80,
      I1 => \audio_in_l_buff2__0\(25),
      I2 => audio_in_l_buff2_n_78,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(27),
      O => \audio_out_l[20]_INST_0_i_86_n_0\
    );
\audio_out_l[20]_INST_0_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_80,
      I1 => \audio_in_l_buff2__0\(25),
      I2 => audio_in_l_buff2_n_78,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(27),
      O => \audio_out_l[20]_INST_0_i_87_n_0\
    );
\audio_out_l[20]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I1 => \audio_in_l_buff2__0\(27),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_78,
      I4 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_114_n_0\,
      O => \audio_out_l[20]_INST_0_i_88_n_0\
    );
\audio_out_l[20]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B80047FF47FFB800"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(28),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_77,
      I3 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_170_n_0\,
      O => \audio_out_l[20]_INST_0_i_89_n_0\
    );
\audio_out_l[20]_INST_0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_9_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_9_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_9_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_21_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_22_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_23_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_24_n_0\,
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \audio_out_l[20]_INST_0_i_25_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_26_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_27_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_28_n_0\
    );
\audio_out_l[20]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B80047FF47FFB800"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(27),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_78,
      I3 => \audio_out_l[20]_INST_0_i_171_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_114_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_115_n_0\,
      O => \audio_out_l[20]_INST_0_i_90_n_0\
    );
\audio_out_l[20]_INST_0_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_172_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_170_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_171_n_0\,
      O => \audio_out_l[20]_INST_0_i_91_n_0\
    );
\audio_out_l[20]_INST_0_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_buff2_n_77,
      I1 => \audio_in_l_buff2__0\(28),
      I2 => audio_in_l_buff2_n_75,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_92_n_0\
    );
\audio_out_l[20]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(30),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_75,
      O => \audio_out_l[20]_INST_0_i_93_n_0\
    );
\audio_out_l[20]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF77FFB8308800"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(30),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_75,
      I3 => \audio_in_l_buff2__0\(28),
      I4 => audio_in_l_buff2_n_77,
      I5 => \audio_out_l[20]_INST_0_i_96_n_0\,
      O => \audio_out_l[20]_INST_0_i_94_n_0\
    );
\audio_out_l[20]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(30),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_75,
      O => \audio_out_l[20]_INST_0_i_95_n_0\
    );
\audio_out_l[20]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(29),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_76,
      O => \audio_out_l[20]_INST_0_i_96_n_0\
    );
\audio_out_l[20]_INST_0_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_77,
      I1 => \audio_in_l_buff2__0\(28),
      I2 => audio_in_l_buff2_n_75,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_97_n_0\
    );
\audio_out_l[20]_INST_0_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_buff2_n_75,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(30),
      O => \audio_out_l[20]_INST_0_i_98_n_0\
    );
\audio_out_l[20]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008830B8FF77CF47"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(30),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_75,
      I3 => \audio_in_l_buff2__0\(28),
      I4 => audio_in_l_buff2_n_77,
      I5 => \audio_out_l[20]_INST_0_i_96_n_0\,
      O => \audio_out_l[20]_INST_0_i_99_n_0\
    );
\audio_out_l[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_3_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_4_n_0\,
      O(3 downto 0) => audio_out_l(7 downto 4),
      S(3) => \audio_out_l[4]_INST_0_i_5_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_6_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_7_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_8_n_0\
    );
\audio_out_l[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_9_n_0\,
      I1 => \^audio_out_l[8]_inst_0_i_24\(2),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[7]\(2),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[4]_INST_0_i_1_n_0\
    );
\audio_out_l[4]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[4]_INST_0_i_5_0\(1),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[8]_inst_0_i_32_0\(1),
      O => \audio_out_l[4]_INST_0_i_10_n_0\
    );
\audio_out_l[4]_INST_0_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[4]_INST_0_i_100_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_100_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_100_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_100_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_143_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_162_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_163_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^audio_in_l_buff2_27\(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_164_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_165_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_166_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_167_n_0\
    );
\audio_out_l[4]_INST_0_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_158_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_103_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_103_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_103_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_103_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_168_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_169_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_170_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_171_n_0\,
      O(3 downto 2) => \^audio_in_l_buff2_21\(1 downto 0),
      O(1) => \audio_out_l[4]_INST_0_i_103_n_6\,
      O(0) => \audio_out_l[4]_INST_0_i_103_n_7\,
      S(3) => \audio_out_l[4]_INST_0_i_172_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_173_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_174_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_175_n_0\
    );
\audio_out_l[4]_INST_0_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_160_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_106_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_106_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_106_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_106_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_176_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_177_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_178_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_179_n_0\,
      O(3) => \^audio_in_l_buff2_8\(0),
      O(2) => \audio_out_l[4]_INST_0_i_106_n_5\,
      O(1) => \audio_out_l[4]_INST_0_i_106_n_6\,
      O(0) => \audio_out_l[4]_INST_0_i_106_n_7\,
      S(3) => \audio_out_l[4]_INST_0_i_180_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_181_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_182_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_183_n_0\
    );
\audio_out_l[4]_INST_0_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_161_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_107_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_107_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_107_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_107_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_184_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_185_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_186_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_187_n_0\,
      O(3) => \^audio_in_l_buff2_15\(0),
      O(2) => \audio_out_l[4]_INST_0_i_107_n_5\,
      O(1) => \audio_out_l[4]_INST_0_i_107_n_6\,
      O(0) => \audio_out_l[4]_INST_0_i_107_n_7\,
      S(3) => \audio_out_l[4]_INST_0_i_188_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_189_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_190_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_191_n_0\
    );
\audio_out_l[4]_INST_0_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACCA0CCA000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(9),
      I1 => audio_in_l_buff2_n_96,
      I2 => \audio_in_l_buff2__0\(3),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_102,
      I5 => \audio_out_l[4]_INST_0_i_144_n_0\,
      O => \audio_out_l[4]_INST_0_i_108_n_0\
    );
\audio_out_l[4]_INST_0_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAE0EF8A8A808"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_154_n_0\,
      I1 => audio_in_l_buff2_n_101,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(4),
      I4 => \audio_in_l_buff2__0\(8),
      I5 => audio_in_l_buff2_n_97,
      O => \audio_out_l[4]_INST_0_i_109_n_0\
    );
\audio_out_l[4]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[4]_INST_0_i_5_0\(0),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[8]_inst_0_i_32_0\(0),
      O => \audio_out_l[4]_INST_0_i_11_n_0\
    );
\audio_out_l[4]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA8F8AEAE08A80"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I1 => \audio_in_l_buff2__0\(3),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_102,
      I4 => \audio_in_l_buff2__0\(1),
      I5 => audio_in_l_buff2_n_104,
      O => \audio_out_l[4]_INST_0_i_110_n_0\
    );
\audio_out_l[4]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I1 => \audio_in_l_buff2__0\(1),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_104,
      I4 => \audio_in_l_buff2__0\(3),
      I5 => audio_in_l_buff2_n_102,
      O => \audio_out_l[4]_INST_0_i_111_n_0\
    );
\audio_out_l[4]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_108_n_0\,
      I1 => \audio_in_l_buff2__0\(10),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_95,
      I4 => \audio_out_l[4]_INST_0_i_143_n_0\,
      I5 => \audio_out_l[4]_INST_0_i_142_n_0\,
      O => \audio_out_l[4]_INST_0_i_112_n_0\
    );
\audio_out_l[4]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_109_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_193_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I3 => audio_in_l_buff2_n_102,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(3),
      O => \audio_out_l[4]_INST_0_i_113_n_0\
    );
\audio_out_l[4]_INST_0_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_110_n_0\,
      I1 => \audio_in_l_buff2__0\(8),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_97,
      I4 => \audio_out_l[4]_INST_0_i_142_n_0\,
      I5 => \audio_out_l[4]_INST_0_i_154_n_0\,
      O => \audio_out_l[4]_INST_0_i_114_n_0\
    );
\audio_out_l[4]_INST_0_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_194_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_195_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I3 => audio_in_l_buff2_n_105,
      I4 => \audio_out_l[4]_INST_0_i_154_n_0\,
      O => \audio_out_l[4]_INST_0_i_115_n_0\
    );
\audio_out_l[4]_INST_0_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(8),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_97,
      O => \audio_out_l[4]_INST_0_i_116_n_0\
    );
\audio_out_l[4]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(7),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_98,
      O => \audio_out_l[4]_INST_0_i_117_n_0\
    );
\audio_out_l[4]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(6),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_99,
      O => \audio_out_l[4]_INST_0_i_118_n_0\
    );
\audio_out_l[4]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(5),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_100,
      O => \audio_out_l[4]_INST_0_i_119_n_0\
    );
\audio_out_l[4]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[0]_INST_0_i_4_0\(3),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[0]_inst_0_i_22_0\(3),
      O => \audio_out_l[4]_INST_0_i_12_n_0\
    );
\audio_out_l[4]_INST_0_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_97,
      I1 => \audio_in_l_buff2__0\(8),
      I2 => audio_in_l_buff2_n_94,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(11),
      O => \audio_out_l[4]_INST_0_i_120_n_0\
    );
\audio_out_l[4]_INST_0_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_98,
      I1 => \audio_in_l_buff2__0\(7),
      I2 => audio_in_l_buff2_n_95,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(10),
      O => \audio_out_l[4]_INST_0_i_121_n_0\
    );
\audio_out_l[4]_INST_0_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_99,
      I1 => \audio_in_l_buff2__0\(6),
      I2 => audio_in_l_buff2_n_96,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(9),
      O => \audio_out_l[4]_INST_0_i_122_n_0\
    );
\audio_out_l[4]_INST_0_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_100,
      I1 => \audio_in_l_buff2__0\(5),
      I2 => audio_in_l_buff2_n_97,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(8),
      O => \audio_out_l[4]_INST_0_i_123_n_0\
    );
\audio_out_l[4]_INST_0_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(10),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_95,
      I3 => audio_in_l_buff2_n_93,
      I4 => \audio_in_l_buff2__0\(12),
      I5 => \audio_out_l[12]_INST_0_i_115_n_0\,
      O => \audio_out_l[4]_INST_0_i_124_n_0\
    );
\audio_out_l[4]_INST_0_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(9),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_96,
      I3 => audio_in_l_buff2_n_94,
      I4 => \audio_in_l_buff2__0\(11),
      I5 => \audio_out_l[8]_INST_0_i_76_n_0\,
      O => \audio_out_l[4]_INST_0_i_125_n_0\
    );
\audio_out_l[4]_INST_0_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A22BBAFAF22BB"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I1 => audio_in_l_buff2_n_95,
      I2 => \audio_in_l_buff2__0\(10),
      I3 => audio_in_l_buff2_n_93,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(12),
      O => \audio_out_l[4]_INST_0_i_126_n_0\
    );
\audio_out_l[4]_INST_0_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A22BBAFAF22BB"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I1 => audio_in_l_buff2_n_96,
      I2 => \audio_in_l_buff2__0\(9),
      I3 => audio_in_l_buff2_n_94,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(11),
      O => \audio_out_l[4]_INST_0_i_127_n_0\
    );
\audio_out_l[4]_INST_0_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_124_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_113_n_0\,
      I2 => audio_in_l_buff2_n_94,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(11),
      I5 => \audio_out_l[8]_INST_0_i_76_n_0\,
      O => \audio_out_l[4]_INST_0_i_128_n_0\
    );
\audio_out_l[4]_INST_0_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_125_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_115_n_0\,
      I2 => audio_in_l_buff2_n_95,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(10),
      I5 => \audio_out_l[8]_INST_0_i_77_n_0\,
      O => \audio_out_l[4]_INST_0_i_129_n_0\
    );
\audio_out_l[4]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_15_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_13_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_13_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_13_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_l[20]_INST_0_i_290\(3 downto 0),
      O(3 downto 0) => \^audio_out_l[4]_inst_0_i_23\(3 downto 0),
      S(3 downto 0) => \audio_out_l[20]_INST_0_i_290_0\(3 downto 0)
    );
\audio_out_l[4]_INST_0_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_126_n_0\,
      I1 => \audio_out_l[8]_INST_0_i_76_n_0\,
      I2 => audio_in_l_buff2_n_96,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(9),
      I5 => \audio_out_l[8]_INST_0_i_78_n_0\,
      O => \audio_out_l[4]_INST_0_i_130_n_0\
    );
\audio_out_l[4]_INST_0_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_127_n_0\,
      I1 => \audio_out_l[8]_INST_0_i_77_n_0\,
      I2 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I3 => audio_in_l_buff2_n_95,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(10),
      O => \audio_out_l[4]_INST_0_i_131_n_0\
    );
\audio_out_l[4]_INST_0_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(16),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_89,
      I3 => audio_in_l_buff2_n_84,
      I4 => \audio_in_l_buff2__0\(21),
      I5 => \audio_out_l[20]_INST_0_i_182_n_0\,
      O => \audio_out_l[4]_INST_0_i_132_n_0\
    );
\audio_out_l[4]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(15),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_90,
      I3 => audio_in_l_buff2_n_85,
      I4 => \audio_in_l_buff2__0\(20),
      I5 => \audio_out_l[20]_INST_0_i_214_n_0\,
      O => \audio_out_l[4]_INST_0_i_133_n_0\
    );
\audio_out_l[4]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(14),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_91,
      I3 => audio_in_l_buff2_n_86,
      I4 => \audio_in_l_buff2__0\(19),
      I5 => \audio_out_l[20]_INST_0_i_215_n_0\,
      O => \audio_out_l[4]_INST_0_i_134_n_0\
    );
\audio_out_l[4]_INST_0_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(13),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_92,
      I3 => audio_in_l_buff2_n_87,
      I4 => \audio_in_l_buff2__0\(18),
      I5 => \audio_out_l[16]_INST_0_i_93_n_0\,
      O => \audio_out_l[4]_INST_0_i_135_n_0\
    );
\audio_out_l[4]_INST_0_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_132_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_214_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_172_n_0\,
      I3 => \audio_in_l_buff2__0\(17),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_88,
      O => \audio_out_l[4]_INST_0_i_136_n_0\
    );
\audio_out_l[4]_INST_0_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_133_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_215_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_182_n_0\,
      I3 => \audio_in_l_buff2__0\(16),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_89,
      O => \audio_out_l[4]_INST_0_i_137_n_0\
    );
\audio_out_l[4]_INST_0_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_134_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_93_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_214_n_0\,
      I3 => \audio_in_l_buff2__0\(15),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_90,
      O => \audio_out_l[4]_INST_0_i_138_n_0\
    );
\audio_out_l[4]_INST_0_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_135_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_94_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_215_n_0\,
      I3 => \audio_in_l_buff2__0\(14),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_91,
      O => \audio_out_l[4]_INST_0_i_139_n_0\
    );
\audio_out_l[4]_INST_0_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(7),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_98,
      O => \audio_out_l[4]_INST_0_i_140_n_0\
    );
\audio_out_l[4]_INST_0_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_192_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_141_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_141_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_141_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_141_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_buff2__0\(8 downto 5),
      S(3) => \audio_out_l[4]_INST_0_i_196_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_197_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_198_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_199_n_0\
    );
\audio_out_l[4]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(4),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_101,
      O => \audio_out_l[4]_INST_0_i_142_n_0\
    );
\audio_out_l[4]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(6),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_99,
      O => \audio_out_l[4]_INST_0_i_143_n_0\
    );
\audio_out_l[4]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(5),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_100,
      O => \audio_out_l[4]_INST_0_i_144_n_0\
    );
\audio_out_l[4]_INST_0_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_160_n_6\,
      I1 => \^audio_in_l_buff2_0\(1),
      I2 => \^audio_in_l_buff2_1\(0),
      I3 => audio_in_l_buff2_n_105,
      I4 => \audio_out_l[4]_INST_0_i_161_n_6\,
      O => \audio_out_l[4]_INST_0_i_147_n_0\
    );
\audio_out_l[4]_INST_0_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_160_n_7\,
      I1 => \audio_out_l[4]_INST_0_i_161_n_6\,
      I2 => audio_in_l_buff2_n_105,
      O => \audio_out_l[4]_INST_0_i_148_n_0\
    );
\audio_out_l[4]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_25_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_l[4]_INST_0_i_13_0\(3 downto 0),
      O(3 downto 0) => \NLW_audio_out_l[4]_INST_0_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \audio_out_l[4]_INST_0_i_13_1\(3 downto 0)
    );
\audio_out_l[4]_INST_0_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_91_0\(1),
      I1 => \audio_out_l[4]_INST_0_i_160_n_4\,
      I2 => \audio_out_l[4]_INST_0_i_209_n_0\,
      I3 => \^audio_in_l_buff2_1\(1),
      I4 => \^audio_in_l_buff2_0\(2),
      O => \audio_out_l[4]_INST_0_i_150_n_0\
    );
\audio_out_l[4]_INST_0_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_147_n_0\,
      I1 => \^audio_in_l_buff2_7\(0),
      I2 => \^audio_in_l_buff2_0\(2),
      I3 => \^audio_in_l_buff2_1\(1),
      I4 => \^audio_in_l_buff2_1\(0),
      I5 => \^audio_in_l_buff2_0\(1),
      O => \audio_out_l[4]_INST_0_i_151_n_0\
    );
\audio_out_l[4]_INST_0_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_148_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_160_n_6\,
      I2 => \^audio_in_l_buff2_0\(1),
      I3 => \^audio_in_l_buff2_1\(0),
      I4 => audio_in_l_buff2_n_105,
      I5 => \audio_out_l[4]_INST_0_i_161_n_6\,
      O => \audio_out_l[4]_INST_0_i_152_n_0\
    );
\audio_out_l[4]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_160_n_7\,
      I1 => \audio_out_l[4]_INST_0_i_161_n_6\,
      I2 => audio_in_l_buff2_n_105,
      I3 => \audio_out_l[4]_INST_0_i_91_0\(0),
      O => \audio_out_l[4]_INST_0_i_153_n_0\
    );
\audio_out_l[4]_INST_0_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(2),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_103,
      O => \audio_out_l[4]_INST_0_i_154_n_0\
    );
\audio_out_l[4]_INST_0_i_156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_107_n_5\,
      I1 => \audio_in_l_buff2__0\(2),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_103,
      I4 => \audio_out_l[4]_INST_0_i_103_n_6\,
      O => \audio_out_l[4]_INST_0_i_156_n_0\
    );
\audio_out_l[4]_INST_0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[4]_INST_0_i_157_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_157_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_157_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_210_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_211_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_212_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \NLW_audio_out_l[4]_INST_0_i_157_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_l[4]_INST_0_i_157_n_7\,
      S(3) => \audio_out_l[4]_INST_0_i_213_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_214_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_215_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_216_n_0\
    );
\audio_out_l[4]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[4]_INST_0_i_158_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_158_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_158_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3) => audio_in_l_buff2_n_105,
      DI(2 downto 0) => B"001",
      O(3) => \audio_out_l[4]_INST_0_i_158_n_4\,
      O(2 downto 1) => \^audio_in_l_buff2_1\(1 downto 0),
      O(0) => \NLW_audio_out_l[4]_INST_0_i_158_O_UNCONNECTED\(0),
      S(3) => \audio_out_l[4]_INST_0_i_217_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_218_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_219_n_0\,
      S(0) => audio_in_l_buff2_n_105
    );
\audio_out_l[4]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_103_n_7\,
      I1 => \audio_out_l[4]_INST_0_i_107_n_6\,
      I2 => \audio_out_l[4]_INST_0_i_157_n_7\,
      O => \audio_out_l[4]_INST_0_i_159_n_0\
    );
\audio_out_l[4]_INST_0_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_208_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_160_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_160_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_160_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_220_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_221_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_222_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_223_n_0\,
      O(3) => \audio_out_l[4]_INST_0_i_160_n_4\,
      O(2) => \^audio_in_l_buff2_7\(0),
      O(1) => \audio_out_l[4]_INST_0_i_160_n_6\,
      O(0) => \audio_out_l[4]_INST_0_i_160_n_7\,
      S(3) => \audio_out_l[4]_INST_0_i_224_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_225_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_226_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_227_n_0\
    );
\audio_out_l[4]_INST_0_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_228_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_161_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_161_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_161_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_161_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_229_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_230_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_231_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_232_n_0\,
      O(3 downto 2) => \^audio_in_l_buff2_0\(2 downto 1),
      O(1) => \audio_out_l[4]_INST_0_i_161_n_6\,
      O(0) => \^audio_in_l_buff2_0\(0),
      S(3) => \audio_out_l[4]_INST_0_i_233_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_234_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_235_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_236_n_0\
    );
\audio_out_l[4]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(5),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_100,
      O => \audio_out_l[4]_INST_0_i_162_n_0\
    );
\audio_out_l[4]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(4),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_101,
      O => \audio_out_l[4]_INST_0_i_163_n_0\
    );
\audio_out_l[4]_INST_0_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55A6666A55A"
    )
        port map (
      I0 => audio_in_l_buff2_n_105,
      I1 => \audio_in_l_buff2__0\(2),
      I2 => audio_in_l_buff2_n_103,
      I3 => audio_in_l_buff2_n_99,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(6),
      O => \audio_out_l[4]_INST_0_i_164_n_0\
    );
\audio_out_l[4]_INST_0_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_100,
      I1 => \audio_in_l_buff2__0\(5),
      I2 => audio_in_l_buff2_n_104,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(1),
      O => \audio_out_l[4]_INST_0_i_165_n_0\
    );
\audio_out_l[4]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => audio_in_l_buff2_n_101,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(4),
      I3 => audio_in_l_buff2_n_105,
      O => \audio_out_l[4]_INST_0_i_166_n_0\
    );
\audio_out_l[4]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(3),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_102,
      O => \audio_out_l[4]_INST_0_i_167_n_0\
    );
\audio_out_l[4]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(4),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_101,
      O => \audio_out_l[4]_INST_0_i_168_n_0\
    );
\audio_out_l[4]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(3),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_102,
      O => \audio_out_l[4]_INST_0_i_169_n_0\
    );
\audio_out_l[4]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(2),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_103,
      O => \audio_out_l[4]_INST_0_i_170_n_0\
    );
\audio_out_l[4]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(1),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_104,
      O => \audio_out_l[4]_INST_0_i_171_n_0\
    );
\audio_out_l[4]_INST_0_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_101,
      I1 => \audio_in_l_buff2__0\(4),
      I2 => audio_in_l_buff2_n_98,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(7),
      O => \audio_out_l[4]_INST_0_i_172_n_0\
    );
\audio_out_l[4]_INST_0_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_102,
      I1 => \audio_in_l_buff2__0\(3),
      I2 => audio_in_l_buff2_n_99,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(6),
      O => \audio_out_l[4]_INST_0_i_173_n_0\
    );
\audio_out_l[4]_INST_0_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_103,
      I1 => \audio_in_l_buff2__0\(2),
      I2 => audio_in_l_buff2_n_100,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(5),
      O => \audio_out_l[4]_INST_0_i_174_n_0\
    );
\audio_out_l[4]_INST_0_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_104,
      I1 => \audio_in_l_buff2__0\(1),
      I2 => audio_in_l_buff2_n_101,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(4),
      O => \audio_out_l[4]_INST_0_i_175_n_0\
    );
\audio_out_l[4]_INST_0_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(12),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_93,
      I3 => audio_in_l_buff2_n_88,
      I4 => \audio_in_l_buff2__0\(17),
      I5 => \audio_out_l[16]_INST_0_i_94_n_0\,
      O => \audio_out_l[4]_INST_0_i_176_n_0\
    );
\audio_out_l[4]_INST_0_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(11),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_94,
      I3 => audio_in_l_buff2_n_89,
      I4 => \audio_in_l_buff2__0\(16),
      I5 => \audio_out_l[16]_INST_0_i_96_n_0\,
      O => \audio_out_l[4]_INST_0_i_177_n_0\
    );
\audio_out_l[4]_INST_0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(10),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_95,
      I3 => audio_in_l_buff2_n_90,
      I4 => \audio_in_l_buff2__0\(15),
      I5 => \audio_out_l[12]_INST_0_i_111_n_0\,
      O => \audio_out_l[4]_INST_0_i_178_n_0\
    );
\audio_out_l[4]_INST_0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(9),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_96,
      I3 => audio_in_l_buff2_n_91,
      I4 => \audio_in_l_buff2__0\(14),
      I5 => \audio_out_l[12]_INST_0_i_112_n_0\,
      O => \audio_out_l[4]_INST_0_i_179_n_0\
    );
\audio_out_l[4]_INST_0_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_176_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_96_n_0\,
      I2 => \audio_out_l[16]_INST_0_i_93_n_0\,
      I3 => \audio_in_l_buff2__0\(13),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_92,
      O => \audio_out_l[4]_INST_0_i_180_n_0\
    );
\audio_out_l[4]_INST_0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_177_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_111_n_0\,
      I2 => \audio_out_l[16]_INST_0_i_94_n_0\,
      I3 => \audio_in_l_buff2__0\(12),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_93,
      O => \audio_out_l[4]_INST_0_i_181_n_0\
    );
\audio_out_l[4]_INST_0_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_178_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_112_n_0\,
      I2 => \audio_out_l[16]_INST_0_i_96_n_0\,
      I3 => \audio_in_l_buff2__0\(11),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_94,
      O => \audio_out_l[4]_INST_0_i_182_n_0\
    );
\audio_out_l[4]_INST_0_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_179_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_113_n_0\,
      I2 => \audio_out_l[12]_INST_0_i_111_n_0\,
      I3 => \audio_in_l_buff2__0\(10),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_95,
      O => \audio_out_l[4]_INST_0_i_183_n_0\
    );
\audio_out_l[4]_INST_0_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(6),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_99,
      I3 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I4 => audio_in_l_buff2_n_95,
      I5 => \audio_in_l_buff2__0\(10),
      O => \audio_out_l[4]_INST_0_i_184_n_0\
    );
\audio_out_l[4]_INST_0_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(5),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_100,
      I3 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I4 => audio_in_l_buff2_n_96,
      I5 => \audio_in_l_buff2__0\(9),
      O => \audio_out_l[4]_INST_0_i_185_n_0\
    );
\audio_out_l[4]_INST_0_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A22BBAFAF22BB"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_142_n_0\,
      I1 => audio_in_l_buff2_n_99,
      I2 => \audio_in_l_buff2__0\(6),
      I3 => audio_in_l_buff2_n_97,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(8),
      O => \audio_out_l[4]_INST_0_i_186_n_0\
    );
\audio_out_l[4]_INST_0_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(3),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_102,
      I3 => audio_in_l_buff2_n_100,
      I4 => \audio_in_l_buff2__0\(5),
      I5 => \audio_out_l[4]_INST_0_i_140_n_0\,
      O => \audio_out_l[4]_INST_0_i_187_n_0\
    );
\audio_out_l[4]_INST_0_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_184_n_0\,
      I1 => \audio_out_l[8]_INST_0_i_78_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I3 => audio_in_l_buff2_n_96,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(9),
      O => \audio_out_l[4]_INST_0_i_188_n_0\
    );
\audio_out_l[4]_INST_0_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_185_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_143_n_0\,
      I2 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I3 => \audio_in_l_buff2__0\(10),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_95,
      O => \audio_out_l[4]_INST_0_i_189_n_0\
    );
\audio_out_l[4]_INST_0_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_186_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I3 => \audio_in_l_buff2__0\(9),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_96,
      O => \audio_out_l[4]_INST_0_i_190_n_0\
    );
\audio_out_l[4]_INST_0_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_187_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_143_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_142_n_0\,
      I3 => \audio_in_l_buff2__0\(8),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_97,
      O => \audio_out_l[4]_INST_0_i_191_n_0\
    );
\audio_out_l[4]_INST_0_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[4]_INST_0_i_192_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_192_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_192_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_192_n_3\,
      CYINIT => \audio_out_l[4]_INST_0_i_237_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_l_buff2__0\(4 downto 1),
      S(3) => \audio_out_l[4]_INST_0_i_238_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_239_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_240_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_241_n_0\
    );
\audio_out_l[4]_INST_0_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(9),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_96,
      O => \audio_out_l[4]_INST_0_i_193_n_0\
    );
\audio_out_l[4]_INST_0_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(3),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_102,
      O => \audio_out_l[4]_INST_0_i_194_n_0\
    );
\audio_out_l[4]_INST_0_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(1),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_104,
      O => \audio_out_l[4]_INST_0_i_195_n_0\
    );
\audio_out_l[4]_INST_0_i_196\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_97,
      O => \audio_out_l[4]_INST_0_i_196_n_0\
    );
\audio_out_l[4]_INST_0_i_197\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_98,
      O => \audio_out_l[4]_INST_0_i_197_n_0\
    );
\audio_out_l[4]_INST_0_i_198\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_99,
      O => \audio_out_l[4]_INST_0_i_198_n_0\
    );
\audio_out_l[4]_INST_0_i_199\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_100,
      O => \audio_out_l[4]_INST_0_i_199_n_0\
    );
\audio_out_l[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_10_n_0\,
      I1 => \^audio_out_l[8]_inst_0_i_24\(1),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[7]\(1),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[4]_INST_0_i_2_n_0\
    );
\audio_out_l[4]_INST_0_i_208\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_242_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_208_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_208_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_208_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_208_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_243_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_244_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_245_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_246_n_0\,
      O(3 downto 0) => audio_in_l_buff2_6(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_247_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_248_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_249_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_250_n_0\
    );
\audio_out_l[4]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_158_n_4\,
      I1 => \audio_out_l[4]_INST_0_i_107_n_7\,
      I2 => audio_in_l_buff2_n_105,
      O => \audio_out_l[4]_INST_0_i_209_n_0\
    );
\audio_out_l[4]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(4),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_101,
      O => \audio_out_l[4]_INST_0_i_210_n_0\
    );
\audio_out_l[4]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(3),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_102,
      O => \audio_out_l[4]_INST_0_i_211_n_0\
    );
\audio_out_l[4]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(2),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_103,
      O => \audio_out_l[4]_INST_0_i_212_n_0\
    );
\audio_out_l[4]_INST_0_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_101,
      I1 => \audio_in_l_buff2__0\(4),
      I2 => audio_in_l_buff2_n_103,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(2),
      O => \audio_out_l[4]_INST_0_i_213_n_0\
    );
\audio_out_l[4]_INST_0_i_214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_102,
      I1 => \audio_in_l_buff2__0\(3),
      I2 => audio_in_l_buff2_n_104,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(1),
      O => \audio_out_l[4]_INST_0_i_214_n_0\
    );
\audio_out_l[4]_INST_0_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => audio_in_l_buff2_n_103,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(2),
      I3 => audio_in_l_buff2_n_105,
      O => \audio_out_l[4]_INST_0_i_215_n_0\
    );
\audio_out_l[4]_INST_0_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(1),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_104,
      O => \audio_out_l[4]_INST_0_i_216_n_0\
    );
\audio_out_l[4]_INST_0_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => audio_in_l_buff2_n_105,
      I1 => audio_in_l_buff2_n_102,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(3),
      O => \audio_out_l[4]_INST_0_i_217_n_0\
    );
\audio_out_l[4]_INST_0_i_218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_buff2_n_103,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(2),
      O => \audio_out_l[4]_INST_0_i_218_n_0\
    );
\audio_out_l[4]_INST_0_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_buff2_n_104,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(1),
      O => \audio_out_l[4]_INST_0_i_219_n_0\
    );
\audio_out_l[4]_INST_0_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I1 => audio_in_l_buff2_n_92,
      I2 => \audio_in_l_buff2__0\(13),
      I3 => audio_in_l_buff2_n_90,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(15),
      O => \audio_out_l[4]_INST_0_i_220_n_0\
    );
\audio_out_l[4]_INST_0_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I1 => audio_in_l_buff2_n_93,
      I2 => \audio_in_l_buff2__0\(12),
      I3 => audio_in_l_buff2_n_91,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(14),
      O => \audio_out_l[4]_INST_0_i_221_n_0\
    );
\audio_out_l[4]_INST_0_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_143_n_0\,
      I1 => audio_in_l_buff2_n_94,
      I2 => \audio_in_l_buff2__0\(11),
      I3 => audio_in_l_buff2_n_92,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(13),
      O => \audio_out_l[4]_INST_0_i_222_n_0\
    );
\audio_out_l[4]_INST_0_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I1 => audio_in_l_buff2_n_95,
      I2 => \audio_in_l_buff2__0\(10),
      I3 => audio_in_l_buff2_n_93,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(12),
      O => \audio_out_l[4]_INST_0_i_223_n_0\
    );
\audio_out_l[4]_INST_0_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_220_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_115_n_0\,
      I2 => \audio_out_l[12]_INST_0_i_112_n_0\,
      I3 => \audio_in_l_buff2__0\(9),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_96,
      O => \audio_out_l[4]_INST_0_i_224_n_0\
    );
\audio_out_l[4]_INST_0_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_221_n_0\,
      I1 => audio_in_l_buff2_n_92,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(13),
      I4 => \audio_out_l[12]_INST_0_i_113_n_0\,
      I5 => \audio_out_l[8]_INST_0_i_79_n_0\,
      O => \audio_out_l[4]_INST_0_i_225_n_0\
    );
\audio_out_l[4]_INST_0_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_222_n_0\,
      I1 => audio_in_l_buff2_n_93,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(12),
      I4 => \audio_out_l[12]_INST_0_i_115_n_0\,
      I5 => \audio_out_l[4]_INST_0_i_140_n_0\,
      O => \audio_out_l[4]_INST_0_i_226_n_0\
    );
\audio_out_l[4]_INST_0_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_223_n_0\,
      I1 => audio_in_l_buff2_n_94,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(11),
      I4 => \audio_out_l[8]_INST_0_i_76_n_0\,
      I5 => \audio_out_l[4]_INST_0_i_143_n_0\,
      O => \audio_out_l[4]_INST_0_i_227_n_0\
    );
\audio_out_l[4]_INST_0_i_228\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[4]_INST_0_i_228_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_228_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_228_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_228_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_237_n_0\,
      DI(2) => audio_in_l_buff2_n_105,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => audio_in_l_buff2_14(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_251_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_252_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_253_n_0\,
      S(0) => audio_in_l_buff2_n_105
    );
\audio_out_l[4]_INST_0_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A22BBAFAF22BB"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_154_n_0\,
      I1 => audio_in_l_buff2_n_99,
      I2 => \audio_in_l_buff2__0\(6),
      I3 => audio_in_l_buff2_n_101,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(4),
      O => \audio_out_l[4]_INST_0_i_229_n_0\
    );
\audio_out_l[4]_INST_0_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(1),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_104,
      I3 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I4 => audio_in_l_buff2_n_102,
      I5 => \audio_in_l_buff2__0\(3),
      O => \audio_out_l[4]_INST_0_i_230_n_0\
    );
\audio_out_l[4]_INST_0_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47007703CF44FF47"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(4),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_101,
      I3 => audio_in_l_buff2_n_105,
      I4 => audio_in_l_buff2_n_103,
      I5 => \audio_in_l_buff2__0\(2),
      O => \audio_out_l[4]_INST_0_i_231_n_0\
    );
\audio_out_l[4]_INST_0_i_232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => audio_in_l_buff2_n_104,
      I1 => \audio_in_l_buff2__0\(1),
      I2 => audio_in_l_buff2_n_102,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(3),
      O => \audio_out_l[4]_INST_0_i_232_n_0\
    );
\audio_out_l[4]_INST_0_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_229_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I2 => audio_in_l_buff2_n_102,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(3),
      I5 => \audio_out_l[4]_INST_0_i_140_n_0\,
      O => \audio_out_l[4]_INST_0_i_233_n_0\
    );
\audio_out_l[4]_INST_0_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_230_n_0\,
      I1 => audio_in_l_buff2_n_99,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(6),
      I4 => \audio_out_l[4]_INST_0_i_142_n_0\,
      I5 => \audio_out_l[4]_INST_0_i_154_n_0\,
      O => \audio_out_l[4]_INST_0_i_234_n_0\
    );
\audio_out_l[4]_INST_0_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_231_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_194_n_0\,
      I3 => \audio_in_l_buff2__0\(1),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_104,
      O => \audio_out_l[4]_INST_0_i_235_n_0\
    );
\audio_out_l[4]_INST_0_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966699996999666"
    )
        port map (
      I0 => audio_in_l_buff2_n_105,
      I1 => \audio_out_l[4]_INST_0_i_154_n_0\,
      I2 => \audio_in_l_buff2__0\(4),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_101,
      I5 => \audio_out_l[4]_INST_0_i_232_n_0\,
      O => \audio_out_l[4]_INST_0_i_236_n_0\
    );
\audio_out_l[4]_INST_0_i_237\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_105,
      O => \audio_out_l[4]_INST_0_i_237_n_0\
    );
\audio_out_l[4]_INST_0_i_238\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_101,
      O => \audio_out_l[4]_INST_0_i_238_n_0\
    );
\audio_out_l[4]_INST_0_i_239\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_102,
      O => \audio_out_l[4]_INST_0_i_239_n_0\
    );
\audio_out_l[4]_INST_0_i_240\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_103,
      O => \audio_out_l[4]_INST_0_i_240_n_0\
    );
\audio_out_l[4]_INST_0_i_241\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_l_buff2_n_104,
      O => \audio_out_l[4]_INST_0_i_241_n_0\
    );
\audio_out_l[4]_INST_0_i_242\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_157_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_242_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_242_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_242_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_242_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_254_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_140_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_255_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_256_n_0\,
      O(3) => audio_in_l_buff2_5(0),
      O(2 downto 0) => \NLW_audio_out_l[4]_INST_0_i_242_O_UNCONNECTED\(2 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_257_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_258_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_259_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_260_n_0\
    );
\audio_out_l[4]_INST_0_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_142_n_0\,
      I1 => audio_in_l_buff2_n_96,
      I2 => \audio_in_l_buff2__0\(9),
      I3 => audio_in_l_buff2_n_94,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(11),
      O => \audio_out_l[4]_INST_0_i_243_n_0\
    );
\audio_out_l[4]_INST_0_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FC88BB30B800"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(3),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_102,
      I3 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I4 => audio_in_l_buff2_n_95,
      I5 => \audio_in_l_buff2__0\(10),
      O => \audio_out_l[4]_INST_0_i_244_n_0\
    );
\audio_out_l[4]_INST_0_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_154_n_0\,
      I1 => audio_in_l_buff2_n_98,
      I2 => \audio_in_l_buff2__0\(7),
      I3 => audio_in_l_buff2_n_96,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(9),
      O => \audio_out_l[4]_INST_0_i_245_n_0\
    );
\audio_out_l[4]_INST_0_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(1),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_104,
      I3 => audio_in_l_buff2_n_99,
      I4 => \audio_in_l_buff2__0\(6),
      I5 => \audio_out_l[8]_INST_0_i_79_n_0\,
      O => \audio_out_l[4]_INST_0_i_246_n_0\
    );
\audio_out_l[4]_INST_0_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_243_n_0\,
      I1 => audio_in_l_buff2_n_95,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(10),
      I4 => \audio_out_l[8]_INST_0_i_77_n_0\,
      I5 => \audio_out_l[4]_INST_0_i_144_n_0\,
      O => \audio_out_l[4]_INST_0_i_247_n_0\
    );
\audio_out_l[4]_INST_0_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_244_n_0\,
      I1 => audio_in_l_buff2_n_96,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(9),
      I4 => \audio_out_l[8]_INST_0_i_78_n_0\,
      I5 => \audio_out_l[4]_INST_0_i_142_n_0\,
      O => \audio_out_l[4]_INST_0_i_248_n_0\
    );
\audio_out_l[4]_INST_0_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_245_n_0\,
      I1 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_283_n_0\,
      I3 => \audio_in_l_buff2__0\(3),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_102,
      O => \audio_out_l[4]_INST_0_i_249_n_0\
    );
\audio_out_l[4]_INST_0_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_42_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_25_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_25_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_25_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_l[4]_INST_0_i_15_0\(3 downto 0),
      O(3 downto 0) => \NLW_audio_out_l[4]_INST_0_i_25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \audio_out_l[4]_INST_0_i_15_1\(3 downto 0)
    );
\audio_out_l[4]_INST_0_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_246_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I2 => audio_in_l_buff2_n_96,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(9),
      I5 => \audio_out_l[4]_INST_0_i_154_n_0\,
      O => \audio_out_l[4]_INST_0_i_250_n_0\
    );
\audio_out_l[4]_INST_0_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => audio_in_l_buff2_n_105,
      I1 => \audio_in_l_buff2__0\(1),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_104,
      I4 => \audio_in_l_buff2__0\(3),
      I5 => audio_in_l_buff2_n_102,
      O => \audio_out_l[4]_INST_0_i_251_n_0\
    );
\audio_out_l[4]_INST_0_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => audio_in_l_buff2_n_105,
      I1 => \audio_in_l_buff2__0\(2),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_103,
      O => \audio_out_l[4]_INST_0_i_252_n_0\
    );
\audio_out_l[4]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_l_buff2_n_104,
      I1 => audio_in_l_buff1,
      I2 => \audio_in_l_buff2__0\(1),
      O => \audio_out_l[4]_INST_0_i_253_n_0\
    );
\audio_out_l[4]_INST_0_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_97,
      I1 => \audio_in_l_buff2__0\(8),
      I2 => \audio_out_l[4]_INST_0_i_143_n_0\,
      I3 => \audio_in_l_buff2__0\(1),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_104,
      O => \audio_out_l[4]_INST_0_i_254_n_0\
    );
\audio_out_l[4]_INST_0_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(6),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_99,
      O => \audio_out_l[4]_INST_0_i_255_n_0\
    );
\audio_out_l[4]_INST_0_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(5),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_100,
      O => \audio_out_l[4]_INST_0_i_256_n_0\
    );
\audio_out_l[4]_INST_0_i_257\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_195_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_143_n_0\,
      I2 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I3 => audio_in_l_buff2_n_105,
      I4 => \audio_out_l[4]_INST_0_i_144_n_0\,
      O => \audio_out_l[4]_INST_0_i_257_n_0\
    );
\audio_out_l[4]_INST_0_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55A6666A55A"
    )
        port map (
      I0 => audio_in_l_buff2_n_105,
      I1 => \audio_in_l_buff2__0\(5),
      I2 => audio_in_l_buff2_n_100,
      I3 => audio_in_l_buff2_n_98,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(7),
      O => \audio_out_l[4]_INST_0_i_258_n_0\
    );
\audio_out_l[4]_INST_0_i_259\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_99,
      I1 => \audio_in_l_buff2__0\(6),
      I2 => audio_in_l_buff2_n_101,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(4),
      O => \audio_out_l[4]_INST_0_i_259_n_0\
    );
\audio_out_l[4]_INST_0_i_260\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_l_buff2_n_100,
      I1 => \audio_in_l_buff2__0\(5),
      I2 => audio_in_l_buff2_n_102,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(3),
      O => \audio_out_l[4]_INST_0_i_260_n_0\
    );
\audio_out_l[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_11_n_0\,
      I1 => \^audio_out_l[8]_inst_0_i_24\(0),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[7]\(0),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[4]_INST_0_i_3_n_0\
    );
\audio_out_l[4]_INST_0_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_51_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_34_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_34_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_34_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_59_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_60_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_61_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_62_n_0\,
      O(3 downto 0) => audio_in_l_buff2_29(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_63_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_64_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_65_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_66_n_0\
    );
\audio_out_l[4]_INST_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_54_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_37_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_37_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_37_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_67_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_68_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_69_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_70_n_0\,
      O(3 downto 0) => audio_in_l_buff2_23(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_71_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_72_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_73_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_74_n_0\
    );
\audio_out_l[4]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_12_n_0\,
      I1 => \^audio_out_l[4]_inst_0_i_23\(3),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[3]\(3),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[4]_INST_0_i_4_n_0\
    );
\audio_out_l[4]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_57_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_40_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_40_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_40_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_75_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_76_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_77_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_78_n_0\,
      O(3 downto 0) => audio_in_l_buff2_10(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_79_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_80_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_81_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_82_n_0\
    );
\audio_out_l[4]_INST_0_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_56_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_41_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_41_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_41_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_83_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_84_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_85_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_86_n_0\,
      O(3 downto 0) => audio_in_l_buff2_17(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_87_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_88_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_89_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_90_n_0\
    );
\audio_out_l[4]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_91_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_42_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_42_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_42_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_92_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_93_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_94_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_95_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[4]_INST_0_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_96_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_97_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_98_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_99_n_0\
    );
\audio_out_l[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_1_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[7]\(3),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[8]_inst_0_i_24\(3),
      I5 => \audio_out_l[8]_INST_0_i_12_n_0\,
      O => \audio_out_l[4]_INST_0_i_5_n_0\
    );
\audio_out_l[4]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_100_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_51_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_51_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_51_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_108_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_109_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_110_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_111_n_0\,
      O(3 downto 0) => audio_in_l_buff2_28(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_112_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_113_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_114_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_115_n_0\
    );
\audio_out_l[4]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_103_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_54_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_54_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_54_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_116_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_117_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_118_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_119_n_0\,
      O(3 downto 0) => audio_in_l_buff2_22(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_120_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_121_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_122_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_123_n_0\
    );
\audio_out_l[4]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_107_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_56_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_56_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_56_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_124_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_125_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_126_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_127_n_0\,
      O(3 downto 0) => audio_in_l_buff2_16(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_128_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_129_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_130_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_131_n_0\
    );
\audio_out_l[4]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_106_n_0\,
      CO(3) => \audio_out_l[4]_INST_0_i_57_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_57_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_57_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_132_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_133_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_134_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_135_n_0\,
      O(3 downto 0) => audio_in_l_buff2_9(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_136_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_137_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_138_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_139_n_0\
    );
\audio_out_l[4]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FC88BB30B800"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(13),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_92,
      I3 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I4 => audio_in_l_buff2_n_96,
      I5 => \audio_in_l_buff2__0\(9),
      O => \audio_out_l[4]_INST_0_i_59_n_0\
    );
\audio_out_l[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_2_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[7]\(2),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[8]_inst_0_i_24\(2),
      I5 => \audio_out_l[4]_INST_0_i_9_n_0\,
      O => \audio_out_l[4]_INST_0_i_6_n_0\
    );
\audio_out_l[4]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(12),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_93,
      I3 => audio_in_l_buff2_n_99,
      I4 => \audio_in_l_buff2__0\(6),
      I5 => \audio_out_l[8]_INST_0_i_79_n_0\,
      O => \audio_out_l[4]_INST_0_i_60_n_0\
    );
\audio_out_l[4]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FCFCFAA0C0C0"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(11),
      I1 => audio_in_l_buff2_n_94,
      I2 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I3 => \audio_in_l_buff2__0\(5),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_100,
      O => \audio_out_l[4]_INST_0_i_61_n_0\
    );
\audio_out_l[4]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FCFCFAA0C0C0"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(10),
      I1 => audio_in_l_buff2_n_95,
      I2 => \audio_out_l[4]_INST_0_i_142_n_0\,
      I3 => \audio_in_l_buff2__0\(6),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_99,
      O => \audio_out_l[4]_INST_0_i_62_n_0\
    );
\audio_out_l[4]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_59_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_115_n_0\,
      I2 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I3 => audio_in_l_buff2_n_95,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(10),
      O => \audio_out_l[4]_INST_0_i_63_n_0\
    );
\audio_out_l[4]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_60_n_0\,
      I1 => \audio_out_l[8]_INST_0_i_76_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I3 => audio_in_l_buff2_n_96,
      I4 => audio_in_l_buff1,
      I5 => \audio_in_l_buff2__0\(9),
      O => \audio_out_l[4]_INST_0_i_64_n_0\
    );
\audio_out_l[4]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_61_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_143_n_0\,
      I2 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I3 => \audio_in_l_buff2__0\(12),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_93,
      O => \audio_out_l[4]_INST_0_i_65_n_0\
    );
\audio_out_l[4]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_62_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_144_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_140_n_0\,
      I3 => \audio_in_l_buff2__0\(11),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_94,
      O => \audio_out_l[4]_INST_0_i_66_n_0\
    );
\audio_out_l[4]_INST_0_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(12),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_93,
      O => \audio_out_l[4]_INST_0_i_67_n_0\
    );
\audio_out_l[4]_INST_0_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(11),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_94,
      O => \audio_out_l[4]_INST_0_i_68_n_0\
    );
\audio_out_l[4]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(10),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_95,
      O => \audio_out_l[4]_INST_0_i_69_n_0\
    );
\audio_out_l[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_3_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[7]\(1),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[8]_inst_0_i_24\(1),
      I5 => \audio_out_l[4]_INST_0_i_10_n_0\,
      O => \audio_out_l[4]_INST_0_i_7_n_0\
    );
\audio_out_l[4]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(9),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_96,
      O => \audio_out_l[4]_INST_0_i_70_n_0\
    );
\audio_out_l[4]_INST_0_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_93,
      I1 => \audio_in_l_buff2__0\(12),
      I2 => audio_in_l_buff2_n_90,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(15),
      O => \audio_out_l[4]_INST_0_i_71_n_0\
    );
\audio_out_l[4]_INST_0_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_94,
      I1 => \audio_in_l_buff2__0\(11),
      I2 => audio_in_l_buff2_n_91,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(14),
      O => \audio_out_l[4]_INST_0_i_72_n_0\
    );
\audio_out_l[4]_INST_0_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_95,
      I1 => \audio_in_l_buff2__0\(10),
      I2 => audio_in_l_buff2_n_92,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(13),
      O => \audio_out_l[4]_INST_0_i_73_n_0\
    );
\audio_out_l[4]_INST_0_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_96,
      I1 => \audio_in_l_buff2__0\(9),
      I2 => audio_in_l_buff2_n_93,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(12),
      O => \audio_out_l[4]_INST_0_i_74_n_0\
    );
\audio_out_l[4]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACCA0CCA000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(20),
      I1 => audio_in_l_buff2_n_85,
      I2 => \audio_in_l_buff2__0\(27),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_78,
      I5 => \audio_out_l[20]_INST_0_i_171_n_0\,
      O => \audio_out_l[4]_INST_0_i_75_n_0\
    );
\audio_out_l[4]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(19),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_86,
      I3 => audio_in_l_buff2_n_81,
      I4 => \audio_in_l_buff2__0\(24),
      I5 => \audio_out_l[20]_INST_0_i_115_n_0\,
      O => \audio_out_l[4]_INST_0_i_76_n_0\
    );
\audio_out_l[4]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(18),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_87,
      I3 => audio_in_l_buff2_n_82,
      I4 => \audio_in_l_buff2__0\(23),
      I5 => \audio_out_l[20]_INST_0_i_171_n_0\,
      O => \audio_out_l[4]_INST_0_i_77_n_0\
    );
\audio_out_l[4]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(17),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_88,
      I3 => audio_in_l_buff2_n_83,
      I4 => \audio_in_l_buff2__0\(22),
      I5 => \audio_out_l[20]_INST_0_i_172_n_0\,
      O => \audio_out_l[4]_INST_0_i_78_n_0\
    );
\audio_out_l[4]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_75_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I2 => audio_in_l_buff2_n_77,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(28),
      I5 => \audio_out_l[20]_INST_0_i_215_n_0\,
      O => \audio_out_l[4]_INST_0_i_79_n_0\
    );
\audio_out_l[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_4_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[7]\(0),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[8]_inst_0_i_24\(0),
      I5 => \audio_out_l[4]_INST_0_i_11_n_0\,
      O => \audio_out_l[4]_INST_0_i_8_n_0\
    );
\audio_out_l[4]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_76_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_171_n_0\,
      I2 => audio_in_l_buff2_n_78,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(27),
      I5 => \audio_out_l[16]_INST_0_i_93_n_0\,
      O => \audio_out_l[4]_INST_0_i_80_n_0\
    );
\audio_out_l[4]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_77_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_172_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_115_n_0\,
      I3 => \audio_in_l_buff2__0\(19),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_86,
      O => \audio_out_l[4]_INST_0_i_81_n_0\
    );
\audio_out_l[4]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_78_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_182_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_171_n_0\,
      I3 => \audio_in_l_buff2__0\(18),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_87,
      O => \audio_out_l[4]_INST_0_i_82_n_0\
    );
\audio_out_l[4]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(14),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_91,
      I3 => audio_in_l_buff2_n_89,
      I4 => \audio_in_l_buff2__0\(16),
      I5 => \audio_out_l[16]_INST_0_i_96_n_0\,
      O => \audio_out_l[4]_INST_0_i_83_n_0\
    );
\audio_out_l[4]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(13),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_92,
      I3 => audio_in_l_buff2_n_90,
      I4 => \audio_in_l_buff2__0\(15),
      I5 => \audio_out_l[12]_INST_0_i_111_n_0\,
      O => \audio_out_l[4]_INST_0_i_84_n_0\
    );
\audio_out_l[4]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(12),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_93,
      I3 => audio_in_l_buff2_n_91,
      I4 => \audio_in_l_buff2__0\(14),
      I5 => \audio_out_l[12]_INST_0_i_112_n_0\,
      O => \audio_out_l[4]_INST_0_i_85_n_0\
    );
\audio_out_l[4]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(11),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_94,
      I3 => audio_in_l_buff2_n_92,
      I4 => \audio_in_l_buff2__0\(13),
      I5 => \audio_out_l[12]_INST_0_i_113_n_0\,
      O => \audio_out_l[4]_INST_0_i_86_n_0\
    );
\audio_out_l[4]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_83_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_94_n_0\,
      I2 => audio_in_l_buff2_n_90,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(15),
      I5 => \audio_out_l[12]_INST_0_i_111_n_0\,
      O => \audio_out_l[4]_INST_0_i_87_n_0\
    );
\audio_out_l[4]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_84_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_96_n_0\,
      I2 => audio_in_l_buff2_n_91,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(14),
      I5 => \audio_out_l[12]_INST_0_i_112_n_0\,
      O => \audio_out_l[4]_INST_0_i_88_n_0\
    );
\audio_out_l[4]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_85_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_111_n_0\,
      I2 => audio_in_l_buff2_n_92,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(13),
      I5 => \audio_out_l[12]_INST_0_i_113_n_0\,
      O => \audio_out_l[4]_INST_0_i_89_n_0\
    );
\audio_out_l[4]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[4]_INST_0_i_5_0\(2),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[8]_inst_0_i_32_0\(2),
      O => \audio_out_l[4]_INST_0_i_9_n_0\
    );
\audio_out_l[4]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_86_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_112_n_0\,
      I2 => audio_in_l_buff2_n_93,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(12),
      I5 => \audio_out_l[12]_INST_0_i_115_n_0\,
      O => \audio_out_l[4]_INST_0_i_90_n_0\
    );
\audio_out_l[4]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_42_1\(0),
      CO(3) => \audio_out_l[4]_INST_0_i_91_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_91_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_91_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_91_0\(1),
      DI(2) => \audio_out_l[4]_INST_0_i_147_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_148_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_91_0\(0),
      O(3 downto 0) => \NLW_audio_out_l[4]_INST_0_i_91_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_150_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_151_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_152_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_153_n_0\
    );
\audio_out_l[4]_INST_0_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_103_n_6\,
      I1 => \audio_out_l[4]_INST_0_i_154_n_0\,
      I2 => \audio_out_l[4]_INST_0_i_107_n_5\,
      I3 => \audio_out_l[4]_INST_0_i_106_n_5\,
      I4 => \audio_out_l[4]_INST_0_i_42_0\,
      O => \audio_out_l[4]_INST_0_i_92_n_0\
    );
\audio_out_l[4]_INST_0_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_156_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_106_n_6\,
      I2 => \audio_out_l[4]_INST_0_i_157_n_7\,
      I3 => \audio_out_l[4]_INST_0_i_107_n_6\,
      I4 => \audio_out_l[4]_INST_0_i_103_n_7\,
      O => \audio_out_l[4]_INST_0_i_93_n_0\
    );
\audio_out_l[4]_INST_0_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => audio_in_l_buff2_n_105,
      I1 => \audio_out_l[4]_INST_0_i_107_n_7\,
      I2 => \audio_out_l[4]_INST_0_i_158_n_4\,
      I3 => \audio_out_l[4]_INST_0_i_106_n_7\,
      I4 => \audio_out_l[4]_INST_0_i_159_n_0\,
      O => \audio_out_l[4]_INST_0_i_94_n_0\
    );
\audio_out_l[4]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE822882288228"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_160_n_4\,
      I1 => audio_in_l_buff2_n_105,
      I2 => \audio_out_l[4]_INST_0_i_107_n_7\,
      I3 => \audio_out_l[4]_INST_0_i_158_n_4\,
      I4 => \^audio_in_l_buff2_1\(1),
      I5 => \^audio_in_l_buff2_0\(2),
      O => \audio_out_l[4]_INST_0_i_95_n_0\
    );
\audio_out_l[4]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_92_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_42_2\,
      I2 => \^audio_in_l_buff2_8\(0),
      I3 => \^audio_in_l_buff2_27\(0),
      I4 => \^audio_in_l_buff2_15\(0),
      I5 => \^audio_in_l_buff2_21\(0),
      O => \audio_out_l[4]_INST_0_i_96_n_0\
    );
\audio_out_l[4]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_93_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_103_n_6\,
      I2 => \audio_out_l[4]_INST_0_i_154_n_0\,
      I3 => \audio_out_l[4]_INST_0_i_107_n_5\,
      I4 => \audio_out_l[4]_INST_0_i_106_n_5\,
      I5 => \audio_out_l[4]_INST_0_i_42_0\,
      O => \audio_out_l[4]_INST_0_i_97_n_0\
    );
\audio_out_l[4]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_94_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_106_n_6\,
      I2 => \audio_out_l[4]_INST_0_i_156_n_0\,
      I3 => \audio_out_l[4]_INST_0_i_157_n_7\,
      I4 => \audio_out_l[4]_INST_0_i_107_n_6\,
      I5 => \audio_out_l[4]_INST_0_i_103_n_7\,
      O => \audio_out_l[4]_INST_0_i_98_n_0\
    );
\audio_out_l[4]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_95_n_0\,
      I1 => audio_in_l_buff2_n_105,
      I2 => \audio_out_l[4]_INST_0_i_107_n_7\,
      I3 => \audio_out_l[4]_INST_0_i_158_n_4\,
      I4 => \audio_out_l[4]_INST_0_i_106_n_7\,
      I5 => \audio_out_l[4]_INST_0_i_159_n_0\,
      O => \audio_out_l[4]_INST_0_i_99_n_0\
    );
\audio_out_l[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[8]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_l[8]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_l[8]_INST_0_i_3_n_0\,
      DI(0) => \audio_out_l[8]_INST_0_i_4_n_0\,
      O(3 downto 0) => audio_out_l(11 downto 8),
      S(3) => \audio_out_l[8]_INST_0_i_5_n_0\,
      S(2) => \audio_out_l[8]_INST_0_i_6_n_0\,
      S(1) => \audio_out_l[8]_INST_0_i_7_n_0\,
      S(0) => \audio_out_l[8]_INST_0_i_8_n_0\
    );
\audio_out_l[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_9_n_0\,
      I1 => \^audio_out_l[12]_inst_0_i_24\(2),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[11]\(2),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[8]_INST_0_i_1_n_0\
    );
\audio_out_l[8]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[8]_INST_0_i_5_0\(1),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[12]_inst_0_i_32_0\(1),
      O => \audio_out_l[8]_INST_0_i_10_n_0\
    );
\audio_out_l[8]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[8]_INST_0_i_5_0\(0),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[12]_inst_0_i_32_0\(0),
      O => \audio_out_l[8]_INST_0_i_11_n_0\
    );
\audio_out_l[8]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[4]_INST_0_i_5_0\(3),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[8]_inst_0_i_32_0\(3),
      O => \audio_out_l[8]_INST_0_i_12_n_0\
    );
\audio_out_l[8]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_13_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_i_13_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_i_13_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_i_13_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_l[8]_INST_0_i_14\(3 downto 0),
      O(3 downto 0) => \^audio_out_l[8]_inst_0_i_24\(3 downto 0),
      S(3 downto 0) => \audio_out_l[8]_INST_0_i_14_0\(3 downto 0)
    );
\audio_out_l[8]_INST_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_10_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_i_16_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_i_16_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_i_16_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[8]_INST_0_i_25_n_0\,
      DI(2) => \audio_out_l[8]_INST_0_i_26_n_0\,
      DI(1) => \audio_out_l[8]_INST_0_i_27_n_0\,
      DI(0) => \audio_out_l[8]_INST_0_i_28_n_0\,
      O(3 downto 0) => \^audio_out_l[8]_inst_0_i_32_0\(3 downto 0),
      S(3) => \audio_out_l[8]_INST_0_i_29_n_0\,
      S(2) => \audio_out_l[8]_INST_0_i_30_n_0\,
      S(1) => \audio_out_l[8]_INST_0_i_31_n_0\,
      S(0) => \audio_out_l[8]_INST_0_i_32_n_0\
    );
\audio_out_l[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_10_n_0\,
      I1 => \^audio_out_l[12]_inst_0_i_24\(1),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[11]\(1),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[8]_INST_0_i_2_n_0\
    );
\audio_out_l[8]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_47_n_4\,
      I1 => \audio_out_l[12]_INST_0_i_48_n_5\,
      I2 => \audio_out_l[12]_INST_0_i_46_n_6\,
      I3 => \audio_out_l[12]_INST_0_i_49_n_5\,
      I4 => \audio_out_l[8]_INST_0_i_41_n_0\,
      O => \audio_out_l[8]_INST_0_i_25_n_0\
    );
\audio_out_l[8]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_47_n_5\,
      I1 => \audio_out_l[12]_INST_0_i_48_n_6\,
      I2 => \audio_out_l[12]_INST_0_i_46_n_7\,
      I3 => \audio_out_l[12]_INST_0_i_49_n_6\,
      I4 => \audio_out_l[8]_INST_0_i_42_n_0\,
      O => \audio_out_l[8]_INST_0_i_26_n_0\
    );
\audio_out_l[8]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_47_n_6\,
      I1 => \audio_out_l[12]_INST_0_i_48_n_7\,
      I2 => \audio_out_l[0]_INST_0_i_38_n_4\,
      I3 => \audio_out_l[8]_INST_0_i_43_n_0\,
      I4 => \audio_out_l[12]_INST_0_i_49_n_7\,
      O => \audio_out_l[8]_INST_0_i_27_n_0\
    );
\audio_out_l[8]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_47_n_7\,
      I1 => \audio_out_l[0]_INST_0_i_37_n_4\,
      I2 => \audio_out_l[0]_INST_0_i_38_n_5\,
      I3 => \audio_out_l[0]_INST_0_i_39_n_4\,
      I4 => \audio_out_l[0]_INST_0_i_48_n_0\,
      O => \audio_out_l[8]_INST_0_i_28_n_0\
    );
\audio_out_l[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_25_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_43_n_7\,
      I2 => \audio_out_l[12]_INST_0_i_48_n_4\,
      I3 => \audio_out_l[12]_INST_0_i_46_n_5\,
      I4 => \audio_out_l[12]_INST_0_i_49_n_4\,
      I5 => \audio_out_l[12]_INST_0_i_50_n_0\,
      O => \audio_out_l[8]_INST_0_i_29_n_0\
    );
\audio_out_l[8]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_11_n_0\,
      I1 => \^audio_out_l[12]_inst_0_i_24\(0),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[11]\(0),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[8]_INST_0_i_3_n_0\
    );
\audio_out_l[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_26_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_47_n_4\,
      I2 => \audio_out_l[12]_INST_0_i_48_n_5\,
      I3 => \audio_out_l[12]_INST_0_i_46_n_6\,
      I4 => \audio_out_l[12]_INST_0_i_49_n_5\,
      I5 => \audio_out_l[8]_INST_0_i_41_n_0\,
      O => \audio_out_l[8]_INST_0_i_30_n_0\
    );
\audio_out_l[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_27_n_0\,
      I1 => \audio_out_l[0]_INST_0_i_47_n_5\,
      I2 => \audio_out_l[12]_INST_0_i_48_n_6\,
      I3 => \audio_out_l[12]_INST_0_i_46_n_7\,
      I4 => \audio_out_l[12]_INST_0_i_49_n_6\,
      I5 => \audio_out_l[8]_INST_0_i_42_n_0\,
      O => \audio_out_l[8]_INST_0_i_31_n_0\
    );
\audio_out_l[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_28_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_49_n_7\,
      I2 => \audio_out_l[8]_INST_0_i_43_n_0\,
      I3 => \audio_out_l[0]_INST_0_i_47_n_6\,
      I4 => \audio_out_l[12]_INST_0_i_48_n_7\,
      I5 => \audio_out_l[0]_INST_0_i_38_n_4\,
      O => \audio_out_l[8]_INST_0_i_32_n_0\
    );
\audio_out_l[8]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_34_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_i_33_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_i_33_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_i_33_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[8]_INST_0_i_44_n_0\,
      DI(2) => \audio_out_l[8]_INST_0_i_45_n_0\,
      DI(1) => \audio_out_l[8]_INST_0_i_46_n_0\,
      DI(0) => \audio_out_l[8]_INST_0_i_47_n_0\,
      O(3 downto 0) => audio_in_l_buff2_30(3 downto 0),
      S(3) => \audio_out_l[8]_INST_0_i_48_n_0\,
      S(2) => \audio_out_l[8]_INST_0_i_49_n_0\,
      S(1) => \audio_out_l[8]_INST_0_i_50_n_0\,
      S(0) => \audio_out_l[8]_INST_0_i_51_n_0\
    );
\audio_out_l[8]_INST_0_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_37_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_i_36_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_i_36_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_i_36_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[8]_INST_0_i_52_n_0\,
      DI(2) => \audio_out_l[8]_INST_0_i_53_n_0\,
      DI(1) => \audio_out_l[8]_INST_0_i_54_n_0\,
      DI(0) => \audio_out_l[8]_INST_0_i_55_n_0\,
      O(3 downto 0) => audio_in_l_buff2_24(3 downto 0),
      S(3) => \audio_out_l[8]_INST_0_i_56_n_0\,
      S(2) => \audio_out_l[8]_INST_0_i_57_n_0\,
      S(1) => \audio_out_l[8]_INST_0_i_58_n_0\,
      S(0) => \audio_out_l[8]_INST_0_i_59_n_0\
    );
\audio_out_l[8]_INST_0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_41_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_i_38_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_i_38_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_i_38_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[8]_INST_0_i_60_n_0\,
      DI(2) => \audio_out_l[8]_INST_0_i_61_n_0\,
      DI(1) => \audio_out_l[8]_INST_0_i_62_n_0\,
      DI(0) => \audio_out_l[8]_INST_0_i_63_n_0\,
      O(3 downto 0) => audio_in_l_buff2_18(3 downto 0),
      S(3) => \audio_out_l[8]_INST_0_i_64_n_0\,
      S(2) => \audio_out_l[8]_INST_0_i_65_n_0\,
      S(1) => \audio_out_l[8]_INST_0_i_66_n_0\,
      S(0) => \audio_out_l[8]_INST_0_i_67_n_0\
    );
\audio_out_l[8]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_40_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_i_39_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_i_39_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_i_39_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[8]_INST_0_i_68_n_0\,
      DI(2) => \audio_out_l[8]_INST_0_i_69_n_0\,
      DI(1) => \audio_out_l[8]_INST_0_i_70_n_0\,
      DI(0) => \audio_out_l[8]_INST_0_i_71_n_0\,
      O(3 downto 0) => audio_in_l_buff2_11(3 downto 0),
      S(3) => \audio_out_l[8]_INST_0_i_72_n_0\,
      S(2) => \audio_out_l[8]_INST_0_i_73_n_0\,
      S(1) => \audio_out_l[8]_INST_0_i_74_n_0\,
      S(0) => \audio_out_l[8]_INST_0_i_75_n_0\
    );
\audio_out_l[8]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_12_n_0\,
      I1 => \^audio_out_l[8]_inst_0_i_24\(3),
      I2 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_l[7]\(3),
      I4 => audio_in_l_buff1,
      O => \audio_out_l[8]_INST_0_i_4_n_0\
    );
\audio_out_l[8]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_46_n_5\,
      I1 => \audio_out_l[12]_INST_0_i_48_n_4\,
      I2 => \audio_out_l[12]_INST_0_i_43_n_7\,
      O => \audio_out_l[8]_INST_0_i_41_n_0\
    );
\audio_out_l[8]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_46_n_6\,
      I1 => \audio_out_l[12]_INST_0_i_48_n_5\,
      I2 => \audio_out_l[0]_INST_0_i_47_n_4\,
      O => \audio_out_l[8]_INST_0_i_42_n_0\
    );
\audio_out_l[8]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_46_n_7\,
      I1 => \audio_out_l[12]_INST_0_i_48_n_6\,
      I2 => \audio_out_l[0]_INST_0_i_47_n_5\,
      O => \audio_out_l[8]_INST_0_i_43_n_0\
    );
\audio_out_l[8]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(17),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_88,
      I3 => audio_in_l_buff2_n_94,
      I4 => \audio_in_l_buff2__0\(11),
      I5 => \audio_out_l[8]_INST_0_i_76_n_0\,
      O => \audio_out_l[8]_INST_0_i_44_n_0\
    );
\audio_out_l[8]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(16),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_89,
      I3 => audio_in_l_buff2_n_95,
      I4 => \audio_in_l_buff2__0\(10),
      I5 => \audio_out_l[8]_INST_0_i_77_n_0\,
      O => \audio_out_l[8]_INST_0_i_45_n_0\
    );
\audio_out_l[8]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(15),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_90,
      I3 => audio_in_l_buff2_n_96,
      I4 => \audio_in_l_buff2__0\(9),
      I5 => \audio_out_l[8]_INST_0_i_78_n_0\,
      O => \audio_out_l[8]_INST_0_i_46_n_0\
    );
\audio_out_l[8]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FC88BB30B800"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(14),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_91,
      I3 => \audio_out_l[8]_INST_0_i_79_n_0\,
      I4 => audio_in_l_buff2_n_95,
      I5 => \audio_in_l_buff2__0\(10),
      O => \audio_out_l[8]_INST_0_i_47_n_0\
    );
\audio_out_l[8]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_44_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_96_n_0\,
      I2 => audio_in_l_buff2_n_93,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(12),
      I5 => \audio_out_l[12]_INST_0_i_115_n_0\,
      O => \audio_out_l[8]_INST_0_i_48_n_0\
    );
\audio_out_l[8]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_45_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_111_n_0\,
      I2 => audio_in_l_buff2_n_94,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(11),
      I5 => \audio_out_l[8]_INST_0_i_76_n_0\,
      O => \audio_out_l[8]_INST_0_i_49_n_0\
    );
\audio_out_l[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_1_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[11]\(3),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[12]_inst_0_i_24\(3),
      I5 => \audio_out_l[12]_INST_0_i_12_n_0\,
      O => \audio_out_l[8]_INST_0_i_5_n_0\
    );
\audio_out_l[8]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_46_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_112_n_0\,
      I2 => audio_in_l_buff2_n_95,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(10),
      I5 => \audio_out_l[8]_INST_0_i_77_n_0\,
      O => \audio_out_l[8]_INST_0_i_50_n_0\
    );
\audio_out_l[8]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_47_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_113_n_0\,
      I2 => audio_in_l_buff2_n_96,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(9),
      I5 => \audio_out_l[8]_INST_0_i_78_n_0\,
      O => \audio_out_l[8]_INST_0_i_51_n_0\
    );
\audio_out_l[8]_INST_0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(16),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_89,
      O => \audio_out_l[8]_INST_0_i_52_n_0\
    );
\audio_out_l[8]_INST_0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(15),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_90,
      O => \audio_out_l[8]_INST_0_i_53_n_0\
    );
\audio_out_l[8]_INST_0_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(14),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_91,
      O => \audio_out_l[8]_INST_0_i_54_n_0\
    );
\audio_out_l[8]_INST_0_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(13),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_92,
      O => \audio_out_l[8]_INST_0_i_55_n_0\
    );
\audio_out_l[8]_INST_0_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_89,
      I1 => \audio_in_l_buff2__0\(16),
      I2 => audio_in_l_buff2_n_86,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(19),
      O => \audio_out_l[8]_INST_0_i_56_n_0\
    );
\audio_out_l[8]_INST_0_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_90,
      I1 => \audio_in_l_buff2__0\(15),
      I2 => audio_in_l_buff2_n_87,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(18),
      O => \audio_out_l[8]_INST_0_i_57_n_0\
    );
\audio_out_l[8]_INST_0_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_91,
      I1 => \audio_in_l_buff2__0\(14),
      I2 => audio_in_l_buff2_n_88,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(17),
      O => \audio_out_l[8]_INST_0_i_58_n_0\
    );
\audio_out_l[8]_INST_0_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_l_buff2_n_92,
      I1 => \audio_in_l_buff2__0\(13),
      I2 => audio_in_l_buff2_n_89,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(16),
      O => \audio_out_l[8]_INST_0_i_59_n_0\
    );
\audio_out_l[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_2_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[11]\(2),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[12]_inst_0_i_24\(2),
      I5 => \audio_out_l[8]_INST_0_i_9_n_0\,
      O => \audio_out_l[8]_INST_0_i_6_n_0\
    );
\audio_out_l[8]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(18),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_87,
      I3 => audio_in_l_buff2_n_85,
      I4 => \audio_in_l_buff2__0\(20),
      I5 => \audio_out_l[20]_INST_0_i_214_n_0\,
      O => \audio_out_l[8]_INST_0_i_60_n_0\
    );
\audio_out_l[8]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(17),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_88,
      I3 => audio_in_l_buff2_n_86,
      I4 => \audio_in_l_buff2__0\(19),
      I5 => \audio_out_l[20]_INST_0_i_215_n_0\,
      O => \audio_out_l[8]_INST_0_i_61_n_0\
    );
\audio_out_l[8]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(16),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_89,
      I3 => audio_in_l_buff2_n_87,
      I4 => \audio_in_l_buff2__0\(18),
      I5 => \audio_out_l[16]_INST_0_i_93_n_0\,
      O => \audio_out_l[8]_INST_0_i_62_n_0\
    );
\audio_out_l[8]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(15),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_90,
      I3 => audio_in_l_buff2_n_88,
      I4 => \audio_in_l_buff2__0\(17),
      I5 => \audio_out_l[16]_INST_0_i_94_n_0\,
      O => \audio_out_l[8]_INST_0_i_63_n_0\
    );
\audio_out_l[8]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_60_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_182_n_0\,
      I2 => audio_in_l_buff2_n_86,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(19),
      I5 => \audio_out_l[20]_INST_0_i_215_n_0\,
      O => \audio_out_l[8]_INST_0_i_64_n_0\
    );
\audio_out_l[8]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_61_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_214_n_0\,
      I2 => audio_in_l_buff2_n_87,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(18),
      I5 => \audio_out_l[16]_INST_0_i_93_n_0\,
      O => \audio_out_l[8]_INST_0_i_65_n_0\
    );
\audio_out_l[8]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_62_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_215_n_0\,
      I2 => audio_in_l_buff2_n_88,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(17),
      I5 => \audio_out_l[16]_INST_0_i_94_n_0\,
      O => \audio_out_l[8]_INST_0_i_66_n_0\
    );
\audio_out_l[8]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_63_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_93_n_0\,
      I2 => audio_in_l_buff2_n_89,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(16),
      I5 => \audio_out_l[16]_INST_0_i_96_n_0\,
      O => \audio_out_l[8]_INST_0_i_67_n_0\
    );
\audio_out_l[8]_INST_0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_l_buff2_n_81,
      I1 => \audio_in_l_buff2__0\(24),
      I2 => audio_in_l_buff2_n_76,
      I3 => audio_in_l_buff1,
      I4 => \audio_in_l_buff2__0\(29),
      O => \audio_out_l[8]_INST_0_i_68_n_0\
    );
\audio_out_l[8]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FCFCFAA0C0C0"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(23),
      I1 => audio_in_l_buff2_n_82,
      I2 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I3 => \audio_in_l_buff2__0\(28),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_77,
      O => \audio_out_l[8]_INST_0_i_69_n_0\
    );
\audio_out_l[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_3_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[11]\(1),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[12]_inst_0_i_24\(1),
      I5 => \audio_out_l[8]_INST_0_i_10_n_0\,
      O => \audio_out_l[8]_INST_0_i_7_n_0\
    );
\audio_out_l[8]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FCFCFAA0C0C0"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(22),
      I1 => audio_in_l_buff2_n_83,
      I2 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I3 => \audio_in_l_buff2__0\(27),
      I4 => audio_in_l_buff1,
      I5 => audio_in_l_buff2_n_78,
      O => \audio_out_l[8]_INST_0_i_70_n_0\
    );
\audio_out_l[8]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACCA0CCA000"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(21),
      I1 => audio_in_l_buff2_n_84,
      I2 => \audio_in_l_buff2__0\(28),
      I3 => audio_in_l_buff1,
      I4 => audio_in_l_buff2_n_77,
      I5 => \audio_out_l[20]_INST_0_i_115_n_0\,
      O => \audio_out_l[8]_INST_0_i_71_n_0\
    );
\audio_out_l[8]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I1 => \audio_in_l_buff2__0\(24),
      I2 => audio_in_l_buff1,
      I3 => audio_in_l_buff2_n_81,
      I4 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_171_n_0\,
      O => \audio_out_l[8]_INST_0_i_72_n_0\
    );
\audio_out_l[8]_INST_0_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_114_n_0\,
      I1 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I2 => \audio_out_l[20]_INST_0_i_182_n_0\,
      I3 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I4 => \audio_out_l[20]_INST_0_i_172_n_0\,
      O => \audio_out_l[8]_INST_0_i_73_n_0\
    );
\audio_out_l[8]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_70_n_0\,
      I1 => audio_in_l_buff2_n_77,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(28),
      I4 => \audio_out_l[20]_INST_0_i_169_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_182_n_0\,
      O => \audio_out_l[8]_INST_0_i_74_n_0\
    );
\audio_out_l[8]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_71_n_0\,
      I1 => audio_in_l_buff2_n_78,
      I2 => audio_in_l_buff1,
      I3 => \audio_in_l_buff2__0\(27),
      I4 => \audio_out_l[20]_INST_0_i_96_n_0\,
      I5 => \audio_out_l[20]_INST_0_i_214_n_0\,
      O => \audio_out_l[8]_INST_0_i_75_n_0\
    );
\audio_out_l[8]_INST_0_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(13),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_92,
      O => \audio_out_l[8]_INST_0_i_76_n_0\
    );
\audio_out_l[8]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(12),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_93,
      O => \audio_out_l[8]_INST_0_i_77_n_0\
    );
\audio_out_l[8]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(11),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_94,
      O => \audio_out_l[8]_INST_0_i_78_n_0\
    );
\audio_out_l[8]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_l_buff2__0\(8),
      I1 => audio_in_l_buff1,
      I2 => audio_in_l_buff2_n_97,
      O => \audio_out_l[8]_INST_0_i_79_n_0\
    );
\audio_out_l[8]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_4_n_0\,
      I1 => audio_in_l_buff1,
      I2 => \audio_out_l[11]\(0),
      I3 => \audio_out_l[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_l[12]_inst_0_i_24\(0),
      I5 => \audio_out_l[8]_INST_0_i_11_n_0\,
      O => \audio_out_l[8]_INST_0_i_8_n_0\
    );
\audio_out_l[8]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_l_delay_buff2_n_74,
      I1 => \audio_out_l[8]_INST_0_i_5_0\(2),
      I2 => \audio_out_l[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_l[12]_inst_0_i_32_0\(2),
      O => \audio_out_l[8]_INST_0_i_9_n_0\
    );
\audio_out_r[0]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_3_n_0\,
      DI(0) => audio_in_r_buff1,
      O(3 downto 0) => audio_out_r(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_4_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_5_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_6_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_7_n_0\
    );
\audio_out_r[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_8_n_0\,
      I1 => \^audio_out_r[4]_inst_0_i_23\(2),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[3]\(2),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[0]_INST_0_i_1_n_0\
    );
\audio_out_r[0]_INST_0_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_10_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_10_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_10_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_15_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_16_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_17_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_18_n_0\,
      O(3 downto 0) => \^audio_out_r[0]_inst_0_i_22_0\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_19_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_20_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_21_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_22_n_0\
    );
\audio_out_r[0]_INST_0_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(14),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_91,
      O => \audio_out_r[0]_INST_0_i_100_n_0\
    );
\audio_out_r[0]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(13),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_92,
      O => \audio_out_r[0]_INST_0_i_101_n_0\
    );
\audio_out_r[0]_INST_0_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_89,
      I1 => \audio_in_r_delay_buff2__0\(16),
      I2 => audio_in_r_delay_buff2_n_86,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(19),
      O => \audio_out_r[0]_INST_0_i_102_n_0\
    );
\audio_out_r[0]_INST_0_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_90,
      I1 => \audio_in_r_delay_buff2__0\(15),
      I2 => audio_in_r_delay_buff2_n_87,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(18),
      O => \audio_out_r[0]_INST_0_i_103_n_0\
    );
\audio_out_r[0]_INST_0_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_91,
      I1 => \audio_in_r_delay_buff2__0\(14),
      I2 => audio_in_r_delay_buff2_n_88,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(17),
      O => \audio_out_r[0]_INST_0_i_104_n_0\
    );
\audio_out_r[0]_INST_0_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_92,
      I1 => \audio_in_r_delay_buff2__0\(13),
      I2 => audio_in_r_delay_buff2_n_89,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(16),
      O => \audio_out_r[0]_INST_0_i_105_n_0\
    );
\audio_out_r[0]_INST_0_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_81,
      I1 => \audio_in_r_delay_buff2__0\(24),
      I2 => audio_in_r_delay_buff2_n_76,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(29),
      O => \audio_out_r[0]_INST_0_i_106_n_0\
    );
\audio_out_r[0]_INST_0_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFA88FAEEA088A0"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_237_n_0\,
      I1 => \audio_in_r_delay_buff2__0\(30),
      I2 => audio_in_r_delay_buff2_n_75,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(28),
      I5 => audio_in_r_delay_buff2_n_77,
      O => \audio_out_r[0]_INST_0_i_107_n_0\
    );
\audio_out_r[0]_INST_0_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(22),
      I2 => audio_in_r_delay_buff2_n_83,
      I3 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(27),
      I5 => audio_in_r_delay_buff2_n_78,
      O => \audio_out_r[0]_INST_0_i_108_n_0\
    );
\audio_out_r[0]_INST_0_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFAD8D8508800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(21),
      I2 => audio_in_r_delay_buff2_n_84,
      I3 => \audio_in_r_delay_buff2__0\(28),
      I4 => audio_in_r_delay_buff2_n_77,
      I5 => \audio_out_r[0]_INST_0_i_157_n_0\,
      O => \audio_out_r[0]_INST_0_i_109_n_0\
    );
\audio_out_r[0]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAFAAAA"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_23_n_0\,
      I1 => \audio_in_r_delay_buff2__0\(30),
      I2 => audio_in_r_delay_buff2_n_75,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_out_r[20]_INST_0_i_17_0\(1),
      O => \audio_out_r[0]_INST_0_i_11_n_0\
    );
\audio_out_r[0]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787887778787788"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(30),
      I3 => audio_in_r_delay_buff2_n_75,
      I4 => audio_in_r_delay_buff2_n_74,
      I5 => \audio_out_r[0]_INST_0_i_240_n_0\,
      O => \audio_out_r[0]_INST_0_i_110_n_0\
    );
\audio_out_r[0]_INST_0_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_156_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_241_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_237_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I4 => \audio_out_r[0]_INST_0_i_239_n_0\,
      O => \audio_out_r[0]_INST_0_i_111_n_0\
    );
\audio_out_r[0]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_108_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_156_n_0\,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => audio_in_r_delay_buff2_n_75,
      I4 => \audio_in_r_delay_buff2__0\(30),
      I5 => \audio_out_r[0]_INST_0_i_237_n_0\,
      O => \audio_out_r[0]_INST_0_i_112_n_0\
    );
\audio_out_r[0]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_109_n_0\,
      I2 => audio_in_r_delay_buff2_n_78,
      I3 => \audio_in_r_delay_buff2__0\(27),
      I4 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_233_n_0\,
      O => \audio_out_r[0]_INST_0_i_113_n_0\
    );
\audio_out_r[0]_INST_0_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(12),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_93,
      O => \audio_out_r[0]_INST_0_i_114_n_0\
    );
\audio_out_r[0]_INST_0_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(11),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_94,
      O => \audio_out_r[0]_INST_0_i_115_n_0\
    );
\audio_out_r[0]_INST_0_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(10),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_95,
      O => \audio_out_r[0]_INST_0_i_116_n_0\
    );
\audio_out_r[0]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(9),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_96,
      O => \audio_out_r[0]_INST_0_i_117_n_0\
    );
\audio_out_r[0]_INST_0_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_93,
      I1 => \audio_in_r_delay_buff2__0\(12),
      I2 => audio_in_r_delay_buff2_n_90,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(15),
      O => \audio_out_r[0]_INST_0_i_118_n_0\
    );
\audio_out_r[0]_INST_0_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_94,
      I1 => \audio_in_r_delay_buff2__0\(11),
      I2 => audio_in_r_delay_buff2_n_91,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(14),
      O => \audio_out_r[0]_INST_0_i_119_n_0\
    );
\audio_out_r[0]_INST_0_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_95,
      I1 => \audio_in_r_delay_buff2__0\(10),
      I2 => audio_in_r_delay_buff2_n_92,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(13),
      O => \audio_out_r[0]_INST_0_i_120_n_0\
    );
\audio_out_r[0]_INST_0_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_96,
      I1 => \audio_in_r_delay_buff2__0\(9),
      I2 => audio_in_r_delay_buff2_n_93,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(12),
      O => \audio_out_r[0]_INST_0_i_121_n_0\
    );
\audio_out_r[0]_INST_0_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(14),
      I2 => audio_in_r_delay_buff2_n_91,
      I3 => audio_in_r_delay_buff2_n_89,
      I4 => \audio_in_r_delay_buff2__0\(16),
      I5 => \audio_out_r[0]_INST_0_i_238_n_0\,
      O => \audio_out_r[0]_INST_0_i_122_n_0\
    );
\audio_out_r[0]_INST_0_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(13),
      I2 => audio_in_r_delay_buff2_n_92,
      I3 => audio_in_r_delay_buff2_n_90,
      I4 => \audio_in_r_delay_buff2__0\(15),
      I5 => \audio_out_r[0]_INST_0_i_242_n_0\,
      O => \audio_out_r[0]_INST_0_i_123_n_0\
    );
\audio_out_r[0]_INST_0_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(12),
      I2 => audio_in_r_delay_buff2_n_93,
      I3 => audio_in_r_delay_buff2_n_91,
      I4 => \audio_in_r_delay_buff2__0\(14),
      I5 => \audio_out_r[0]_INST_0_i_243_n_0\,
      O => \audio_out_r[0]_INST_0_i_124_n_0\
    );
\audio_out_r[0]_INST_0_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(11),
      I2 => audio_in_r_delay_buff2_n_94,
      I3 => audio_in_r_delay_buff2_n_92,
      I4 => \audio_in_r_delay_buff2__0\(13),
      I5 => \audio_out_r[0]_INST_0_i_244_n_0\,
      O => \audio_out_r[0]_INST_0_i_125_n_0\
    );
\audio_out_r[0]_INST_0_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_122_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_236_n_0\,
      I3 => audio_in_r_delay_buff2_n_90,
      I4 => \audio_in_r_delay_buff2__0\(15),
      I5 => \audio_out_r[0]_INST_0_i_242_n_0\,
      O => \audio_out_r[0]_INST_0_i_126_n_0\
    );
\audio_out_r[0]_INST_0_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_123_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_238_n_0\,
      I3 => audio_in_r_delay_buff2_n_91,
      I4 => \audio_in_r_delay_buff2__0\(14),
      I5 => \audio_out_r[0]_INST_0_i_243_n_0\,
      O => \audio_out_r[0]_INST_0_i_127_n_0\
    );
\audio_out_r[0]_INST_0_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_124_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_242_n_0\,
      I3 => audio_in_r_delay_buff2_n_92,
      I4 => \audio_in_r_delay_buff2__0\(13),
      I5 => \audio_out_r[0]_INST_0_i_244_n_0\,
      O => \audio_out_r[0]_INST_0_i_128_n_0\
    );
\audio_out_r[0]_INST_0_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_125_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_243_n_0\,
      I3 => audio_in_r_delay_buff2_n_93,
      I4 => \audio_in_r_delay_buff2__0\(12),
      I5 => \audio_out_r[0]_INST_0_i_228_n_0\,
      O => \audio_out_r[0]_INST_0_i_129_n_0\
    );
\audio_out_r[0]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_buff1,
      I1 => \audio_out_r[3]\(0),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \^audio_out_r[4]_inst_0_i_23\(0),
      O => \audio_out_r[0]_INST_0_i_13_n_0\
    );
\audio_out_r[0]_INST_0_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFAD8D8508800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(20),
      I2 => audio_in_r_delay_buff2_n_85,
      I3 => \audio_in_r_delay_buff2__0\(27),
      I4 => audio_in_r_delay_buff2_n_78,
      I5 => \audio_out_r[0]_INST_0_i_240_n_0\,
      O => \audio_out_r[0]_INST_0_i_130_n_0\
    );
\audio_out_r[0]_INST_0_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(19),
      I2 => audio_in_r_delay_buff2_n_86,
      I3 => audio_in_r_delay_buff2_n_81,
      I4 => \audio_in_r_delay_buff2__0\(24),
      I5 => \audio_out_r[0]_INST_0_i_157_n_0\,
      O => \audio_out_r[0]_INST_0_i_131_n_0\
    );
\audio_out_r[0]_INST_0_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(18),
      I2 => audio_in_r_delay_buff2_n_87,
      I3 => audio_in_r_delay_buff2_n_82,
      I4 => \audio_in_r_delay_buff2__0\(23),
      I5 => \audio_out_r[0]_INST_0_i_240_n_0\,
      O => \audio_out_r[0]_INST_0_i_132_n_0\
    );
\audio_out_r[0]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(17),
      I2 => audio_in_r_delay_buff2_n_88,
      I3 => audio_in_r_delay_buff2_n_83,
      I4 => \audio_in_r_delay_buff2__0\(22),
      I5 => \audio_out_r[0]_INST_0_i_239_n_0\,
      O => \audio_out_r[0]_INST_0_i_133_n_0\
    );
\audio_out_r[0]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_130_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I3 => audio_in_r_delay_buff2_n_77,
      I4 => \audio_in_r_delay_buff2__0\(28),
      I5 => \audio_out_r[0]_INST_0_i_234_n_0\,
      O => \audio_out_r[0]_INST_0_i_134_n_0\
    );
\audio_out_r[0]_INST_0_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_131_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_240_n_0\,
      I3 => audio_in_r_delay_buff2_n_78,
      I4 => \audio_in_r_delay_buff2__0\(27),
      I5 => \audio_out_r[0]_INST_0_i_235_n_0\,
      O => \audio_out_r[0]_INST_0_i_135_n_0\
    );
\audio_out_r[0]_INST_0_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_132_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(19),
      I5 => audio_in_r_delay_buff2_n_86,
      O => \audio_out_r[0]_INST_0_i_136_n_0\
    );
\audio_out_r[0]_INST_0_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_133_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_237_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_240_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(18),
      I5 => audio_in_r_delay_buff2_n_87,
      O => \audio_out_r[0]_INST_0_i_137_n_0\
    );
\audio_out_r[0]_INST_0_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(17),
      I2 => audio_in_r_delay_buff2_n_88,
      I3 => audio_in_r_delay_buff2_n_94,
      I4 => \audio_in_r_delay_buff2__0\(11),
      I5 => \audio_out_r[0]_INST_0_i_229_n_0\,
      O => \audio_out_r[0]_INST_0_i_138_n_0\
    );
\audio_out_r[0]_INST_0_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(16),
      I2 => audio_in_r_delay_buff2_n_89,
      I3 => audio_in_r_delay_buff2_n_95,
      I4 => \audio_in_r_delay_buff2__0\(10),
      I5 => \audio_out_r[0]_INST_0_i_245_n_0\,
      O => \audio_out_r[0]_INST_0_i_139_n_0\
    );
\audio_out_r[0]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_27_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_28_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_29_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_30_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_31_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_32_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_33_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_34_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_35_n_0\
    );
\audio_out_r[0]_INST_0_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(15),
      I2 => audio_in_r_delay_buff2_n_90,
      I3 => audio_in_r_delay_buff2_n_96,
      I4 => \audio_in_r_delay_buff2__0\(9),
      I5 => \audio_out_r[0]_INST_0_i_246_n_0\,
      O => \audio_out_r[0]_INST_0_i_140_n_0\
    );
\audio_out_r[0]_INST_0_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8FA88DD50D800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(14),
      I2 => audio_in_r_delay_buff2_n_91,
      I3 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I4 => audio_in_r_delay_buff2_n_95,
      I5 => \audio_in_r_delay_buff2__0\(10),
      O => \audio_out_r[0]_INST_0_i_141_n_0\
    );
\audio_out_r[0]_INST_0_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_138_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_238_n_0\,
      I3 => audio_in_r_delay_buff2_n_93,
      I4 => \audio_in_r_delay_buff2__0\(12),
      I5 => \audio_out_r[0]_INST_0_i_228_n_0\,
      O => \audio_out_r[0]_INST_0_i_142_n_0\
    );
\audio_out_r[0]_INST_0_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_139_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_242_n_0\,
      I3 => audio_in_r_delay_buff2_n_94,
      I4 => \audio_in_r_delay_buff2__0\(11),
      I5 => \audio_out_r[0]_INST_0_i_229_n_0\,
      O => \audio_out_r[0]_INST_0_i_143_n_0\
    );
\audio_out_r[0]_INST_0_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_140_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_243_n_0\,
      I3 => audio_in_r_delay_buff2_n_95,
      I4 => \audio_in_r_delay_buff2__0\(10),
      I5 => \audio_out_r[0]_INST_0_i_245_n_0\,
      O => \audio_out_r[0]_INST_0_i_144_n_0\
    );
\audio_out_r[0]_INST_0_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_141_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_244_n_0\,
      I3 => audio_in_r_delay_buff2_n_96,
      I4 => \audio_in_r_delay_buff2__0\(9),
      I5 => \audio_out_r[0]_INST_0_i_246_n_0\,
      O => \audio_out_r[0]_INST_0_i_145_n_0\
    );
\audio_out_r[0]_INST_0_i_146\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_247_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_146_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_146_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_146_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_146_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_248_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_249_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_250_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_251_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_146_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_252_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_253_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_254_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_255_n_0\
    );
\audio_out_r[0]_INST_0_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_23_0\(0),
      I1 => audio_in_r_delay_buff2_n_80,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(25),
      O => \audio_out_r[0]_INST_0_i_147_n_0\
    );
\audio_out_r[0]_INST_0_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_49_0\(3),
      I1 => audio_in_r_delay_buff2_n_81,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(24),
      O => \audio_out_r[0]_INST_0_i_148_n_0\
    );
\audio_out_r[0]_INST_0_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_49_0\(2),
      I1 => audio_in_r_delay_buff2_n_82,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(23),
      O => \audio_out_r[0]_INST_0_i_149_n_0\
    );
\audio_out_r[0]_INST_0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_36_n_4\,
      I1 => \audio_out_r[0]_INST_0_i_37_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_38_n_6\,
      I3 => \audio_out_r[0]_INST_0_i_39_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_40_n_0\,
      O => \audio_out_r[0]_INST_0_i_15_n_0\
    );
\audio_out_r[0]_INST_0_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_49_0\(1),
      I1 => audio_in_r_delay_buff2_n_83,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(22),
      O => \audio_out_r[0]_INST_0_i_150_n_0\
    );
\audio_out_r[0]_INST_0_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(25),
      I2 => audio_in_r_delay_buff2_n_80,
      I3 => \audio_out_r[0]_INST_0_i_23_0\(0),
      I4 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_23_0\(1),
      O => \audio_out_r[0]_INST_0_i_151_n_0\
    );
\audio_out_r[0]_INST_0_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(24),
      I2 => audio_in_r_delay_buff2_n_81,
      I3 => \audio_out_r[0]_INST_0_i_49_0\(3),
      I4 => \audio_out_r[0]_INST_0_i_240_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_23_0\(0),
      O => \audio_out_r[0]_INST_0_i_152_n_0\
    );
\audio_out_r[0]_INST_0_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(23),
      I2 => audio_in_r_delay_buff2_n_82,
      I3 => \audio_out_r[0]_INST_0_i_49_0\(2),
      I4 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_49_0\(3),
      O => \audio_out_r[0]_INST_0_i_153_n_0\
    );
\audio_out_r[0]_INST_0_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(22),
      I2 => audio_in_r_delay_buff2_n_83,
      I3 => \audio_out_r[0]_INST_0_i_49_0\(1),
      I4 => \audio_out_r[0]_INST_0_i_237_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_49_0\(2),
      O => \audio_out_r[0]_INST_0_i_154_n_0\
    );
\audio_out_r[0]_INST_0_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(29),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_76,
      O => \audio_out_r[0]_INST_0_i_155_n_0\
    );
\audio_out_r[0]_INST_0_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(28),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_77,
      O => \audio_out_r[0]_INST_0_i_156_n_0\
    );
\audio_out_r[0]_INST_0_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(26),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_79,
      O => \audio_out_r[0]_INST_0_i_157_n_0\
    );
\audio_out_r[0]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_232_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_158_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_158_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_158_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_delay_buff2__0\(24 downto 21),
      S(3) => \audio_out_r[0]_INST_0_i_256_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_257_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_258_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_259_n_0\
    );
\audio_out_r[0]_INST_0_i_159\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_77,
      O => \audio_out_r[0]_INST_0_i_159_n_0\
    );
\audio_out_r[0]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_36_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_37_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_38_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_39_n_6\,
      I4 => \audio_out_r[0]_INST_0_i_41_n_0\,
      O => \audio_out_r[0]_INST_0_i_16_n_0\
    );
\audio_out_r[0]_INST_0_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_78,
      O => \audio_out_r[0]_INST_0_i_160_n_0\
    );
\audio_out_r[0]_INST_0_i_161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_79,
      O => \audio_out_r[0]_INST_0_i_161_n_0\
    );
\audio_out_r[0]_INST_0_i_162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_80,
      O => \audio_out_r[0]_INST_0_i_162_n_0\
    );
\audio_out_r[0]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_36_n_6\,
      I1 => \audio_out_r[0]_INST_0_i_37_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_42_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_39_n_7\,
      I4 => \audio_out_r[0]_INST_0_i_43_n_0\,
      O => \audio_out_r[0]_INST_0_i_17_n_0\
    );
\audio_out_r[0]_INST_0_i_172\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_20_n_0\,
      CO(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_172_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_audio_out_r[0]_INST_0_i_172_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_r[0]_INST_0_i_269_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \audio_out_r[0]_INST_0_i_269_n_0\
    );
\audio_out_r[0]_INST_0_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_270_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_173_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_173_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_173_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_173_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_271_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_272_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_273_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_173_1\(0),
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_173_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_275_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_276_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_277_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_278_n_0\
    );
\audio_out_r[0]_INST_0_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_187_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_185_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_279_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_188_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_280_n_0\,
      O => \audio_out_r[0]_INST_0_i_174_n_0\
    );
\audio_out_r[0]_INST_0_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_281_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_187_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_185_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_188_n_6\,
      I4 => \audio_out_r[0]_INST_0_i_282_n_0\,
      O => \audio_out_r[0]_INST_0_i_175_n_0\
    );
\audio_out_r[0]_INST_0_i_176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_105,
      I1 => \audio_out_r[0]_INST_0_i_187_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_283_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_188_n_7\,
      I4 => \audio_out_r[0]_INST_0_i_284_n_0\,
      O => \audio_out_r[0]_INST_0_i_176_n_0\
    );
\audio_out_r[0]_INST_0_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE822882288228"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_285_n_4\,
      I1 => audio_in_r_delay_buff2_n_105,
      I2 => \audio_out_r[0]_INST_0_i_187_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_283_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_283_n_5\,
      I5 => \audio_out_r[0]_INST_0_i_286_n_4\,
      O => \audio_out_r[0]_INST_0_i_177_n_0\
    );
\audio_out_r[0]_INST_0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_174_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_183_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_187_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_185_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_188_n_4\,
      I5 => \audio_out_r[0]_INST_0_i_189_n_0\,
      O => \audio_out_r[0]_INST_0_i_178_n_0\
    );
\audio_out_r[0]_INST_0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_175_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_187_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_185_n_6\,
      I3 => \audio_out_r[0]_INST_0_i_279_n_0\,
      I4 => \audio_out_r[0]_INST_0_i_188_n_5\,
      I5 => \audio_out_r[0]_INST_0_i_280_n_0\,
      O => \audio_out_r[0]_INST_0_i_179_n_0\
    );
\audio_out_r[0]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_36_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_44_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_42_n_5\,
      I3 => \audio_out_r[0]_INST_0_i_45_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_46_n_0\,
      O => \audio_out_r[0]_INST_0_i_18_n_0\
    );
\audio_out_r[0]_INST_0_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_176_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_281_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_187_n_6\,
      I3 => \audio_out_r[0]_INST_0_i_185_n_7\,
      I4 => \audio_out_r[0]_INST_0_i_188_n_6\,
      I5 => \audio_out_r[0]_INST_0_i_282_n_0\,
      O => \audio_out_r[0]_INST_0_i_180_n_0\
    );
\audio_out_r[0]_INST_0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_177_n_0\,
      I1 => audio_in_r_delay_buff2_n_105,
      I2 => \audio_out_r[0]_INST_0_i_187_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_283_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_188_n_7\,
      I5 => \audio_out_r[0]_INST_0_i_284_n_0\,
      O => \audio_out_r[0]_INST_0_i_181_n_0\
    );
\audio_out_r[0]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_78_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_74_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_79_n_4\,
      O => \audio_out_r[0]_INST_0_i_182_n_0\
    );
\audio_out_r[0]_INST_0_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_183_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_183_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_183_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_183_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_230_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_287_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_288_n_0\,
      DI(0) => '0',
      O(3) => \audio_out_r[0]_INST_0_i_183_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_183_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_183_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_183_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_289_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_290_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_291_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_292_n_0\
    );
\audio_out_r[0]_INST_0_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_78_n_6\,
      I1 => \audio_out_r[0]_INST_0_i_79_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_183_n_4\,
      O => \audio_out_r[0]_INST_0_i_184_n_0\
    );
\audio_out_r[0]_INST_0_i_185\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_283_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_185_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_185_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_185_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_185_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_293_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_294_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_295_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_296_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_185_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_185_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_185_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_185_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_297_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_298_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_299_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_300_n_0\
    );
\audio_out_r[0]_INST_0_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_78_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_79_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_183_n_5\,
      O => \audio_out_r[0]_INST_0_i_186_n_0\
    );
\audio_out_r[0]_INST_0_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_286_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_187_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_187_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_187_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_187_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_301_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_302_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_303_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_304_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_187_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_187_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_187_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_187_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_305_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_306_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_307_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_308_n_0\
    );
\audio_out_r[0]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_285_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_188_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_188_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_188_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_309_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_310_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_311_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_312_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_188_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_188_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_188_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_188_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_313_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_314_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_315_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_316_n_0\
    );
\audio_out_r[0]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_185_n_4\,
      I1 => \audio_out_r[0]_INST_0_i_79_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_183_n_6\,
      O => \audio_out_r[0]_INST_0_i_189_n_0\
    );
\audio_out_r[0]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_15_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_47_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_37_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_38_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_39_n_4\,
      I5 => \audio_out_r[0]_INST_0_i_48_n_0\,
      O => \audio_out_r[0]_INST_0_i_19_n_0\
    );
\audio_out_r[0]_INST_0_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFAD8D8508800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(9),
      I2 => audio_in_r_delay_buff2_n_96,
      I3 => \audio_in_r_delay_buff2__0\(3),
      I4 => audio_in_r_delay_buff2_n_102,
      I5 => \audio_out_r[0]_INST_0_i_231_n_0\,
      O => \audio_out_r[0]_INST_0_i_190_n_0\
    );
\audio_out_r[0]_INST_0_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCDC54EAC8C840"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_279_n_0\,
      I2 => audio_in_r_delay_buff2_n_101,
      I3 => \audio_in_r_delay_buff2__0\(4),
      I4 => \audio_in_r_delay_buff2__0\(8),
      I5 => audio_in_r_delay_buff2_n_97,
      O => \audio_out_r[0]_INST_0_i_191_n_0\
    );
\audio_out_r[0]_INST_0_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDECD5C4ECA8C480"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(3),
      I3 => audio_in_r_delay_buff2_n_102,
      I4 => \audio_in_r_delay_buff2__0\(1),
      I5 => audio_in_r_delay_buff2_n_104,
      O => \audio_out_r[0]_INST_0_i_192_n_0\
    );
\audio_out_r[0]_INST_0_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6936C3993C6396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(1),
      I3 => audio_in_r_delay_buff2_n_104,
      I4 => \audio_in_r_delay_buff2__0\(3),
      I5 => audio_in_r_delay_buff2_n_102,
      O => \audio_out_r[0]_INST_0_i_193_n_0\
    );
\audio_out_r[0]_INST_0_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_190_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(10),
      I3 => audio_in_r_delay_buff2_n_95,
      I4 => \audio_out_r[0]_INST_0_i_230_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_227_n_0\,
      O => \audio_out_r[0]_INST_0_i_194_n_0\
    );
\audio_out_r[0]_INST_0_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_191_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_318_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I4 => audio_in_r_delay_buff2_n_102,
      I5 => \audio_in_r_delay_buff2__0\(3),
      O => \audio_out_r[0]_INST_0_i_195_n_0\
    );
\audio_out_r[0]_INST_0_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_192_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(8),
      I3 => audio_in_r_delay_buff2_n_97,
      I4 => \audio_out_r[0]_INST_0_i_227_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_279_n_0\,
      O => \audio_out_r[0]_INST_0_i_196_n_0\
    );
\audio_out_r[0]_INST_0_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_319_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_320_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I3 => audio_in_r_delay_buff2_n_105,
      I4 => \audio_out_r[0]_INST_0_i_279_n_0\,
      O => \audio_out_r[0]_INST_0_i_197_n_0\
    );
\audio_out_r[0]_INST_0_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(8),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_97,
      O => \audio_out_r[0]_INST_0_i_198_n_0\
    );
\audio_out_r[0]_INST_0_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(7),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_98,
      O => \audio_out_r[0]_INST_0_i_199_n_0\
    );
\audio_out_r[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_9_n_0\,
      I1 => \^audio_out_r[4]_inst_0_i_23\(1),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[3]\(1),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[0]_INST_0_i_2_n_0\
    );
\audio_out_r[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_16_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_36_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_37_n_5\,
      I3 => \audio_out_r[0]_INST_0_i_38_n_6\,
      I4 => \audio_out_r[0]_INST_0_i_39_n_5\,
      I5 => \audio_out_r[0]_INST_0_i_40_n_0\,
      O => \audio_out_r[0]_INST_0_i_20_n_0\
    );
\audio_out_r[0]_INST_0_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(6),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_99,
      O => \audio_out_r[0]_INST_0_i_200_n_0\
    );
\audio_out_r[0]_INST_0_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(5),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_100,
      O => \audio_out_r[0]_INST_0_i_201_n_0\
    );
\audio_out_r[0]_INST_0_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_97,
      I1 => \audio_in_r_delay_buff2__0\(8),
      I2 => audio_in_r_delay_buff2_n_94,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(11),
      O => \audio_out_r[0]_INST_0_i_202_n_0\
    );
\audio_out_r[0]_INST_0_i_203\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_98,
      I1 => \audio_in_r_delay_buff2__0\(7),
      I2 => audio_in_r_delay_buff2_n_95,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(10),
      O => \audio_out_r[0]_INST_0_i_203_n_0\
    );
\audio_out_r[0]_INST_0_i_204\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_99,
      I1 => \audio_in_r_delay_buff2__0\(6),
      I2 => audio_in_r_delay_buff2_n_96,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(9),
      O => \audio_out_r[0]_INST_0_i_204_n_0\
    );
\audio_out_r[0]_INST_0_i_205\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_100,
      I1 => \audio_in_r_delay_buff2__0\(5),
      I2 => audio_in_r_delay_buff2_n_97,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(8),
      O => \audio_out_r[0]_INST_0_i_205_n_0\
    );
\audio_out_r[0]_INST_0_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(10),
      I2 => audio_in_r_delay_buff2_n_95,
      I3 => audio_in_r_delay_buff2_n_93,
      I4 => \audio_in_r_delay_buff2__0\(12),
      I5 => \audio_out_r[0]_INST_0_i_228_n_0\,
      O => \audio_out_r[0]_INST_0_i_206_n_0\
    );
\audio_out_r[0]_INST_0_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(9),
      I2 => audio_in_r_delay_buff2_n_96,
      I3 => audio_in_r_delay_buff2_n_94,
      I4 => \audio_in_r_delay_buff2__0\(11),
      I5 => \audio_out_r[0]_INST_0_i_229_n_0\,
      O => \audio_out_r[0]_INST_0_i_207_n_0\
    );
\audio_out_r[0]_INST_0_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048C45CD8CAECDEF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I2 => audio_in_r_delay_buff2_n_95,
      I3 => \audio_in_r_delay_buff2__0\(10),
      I4 => audio_in_r_delay_buff2_n_93,
      I5 => \audio_in_r_delay_buff2__0\(12),
      O => \audio_out_r[0]_INST_0_i_208_n_0\
    );
\audio_out_r[0]_INST_0_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048C45CD8CAECDEF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I2 => audio_in_r_delay_buff2_n_96,
      I3 => \audio_in_r_delay_buff2__0\(9),
      I4 => audio_in_r_delay_buff2_n_94,
      I5 => \audio_in_r_delay_buff2__0\(11),
      O => \audio_out_r[0]_INST_0_i_209_n_0\
    );
\audio_out_r[0]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_17_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_36_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_37_n_6\,
      I3 => \audio_out_r[0]_INST_0_i_38_n_7\,
      I4 => \audio_out_r[0]_INST_0_i_39_n_6\,
      I5 => \audio_out_r[0]_INST_0_i_41_n_0\,
      O => \audio_out_r[0]_INST_0_i_21_n_0\
    );
\audio_out_r[0]_INST_0_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_206_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_244_n_0\,
      I3 => audio_in_r_delay_buff2_n_94,
      I4 => \audio_in_r_delay_buff2__0\(11),
      I5 => \audio_out_r[0]_INST_0_i_229_n_0\,
      O => \audio_out_r[0]_INST_0_i_210_n_0\
    );
\audio_out_r[0]_INST_0_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_207_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_228_n_0\,
      I3 => audio_in_r_delay_buff2_n_95,
      I4 => \audio_in_r_delay_buff2__0\(10),
      I5 => \audio_out_r[0]_INST_0_i_245_n_0\,
      O => \audio_out_r[0]_INST_0_i_211_n_0\
    );
\audio_out_r[0]_INST_0_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_208_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_229_n_0\,
      I3 => audio_in_r_delay_buff2_n_96,
      I4 => \audio_in_r_delay_buff2__0\(9),
      I5 => \audio_out_r[0]_INST_0_i_246_n_0\,
      O => \audio_out_r[0]_INST_0_i_212_n_0\
    );
\audio_out_r[0]_INST_0_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_209_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_245_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I4 => audio_in_r_delay_buff2_n_95,
      I5 => \audio_in_r_delay_buff2__0\(10),
      O => \audio_out_r[0]_INST_0_i_213_n_0\
    );
\audio_out_r[0]_INST_0_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(16),
      I2 => audio_in_r_delay_buff2_n_89,
      I3 => audio_in_r_delay_buff2_n_84,
      I4 => \audio_in_r_delay_buff2__0\(21),
      I5 => \audio_out_r[0]_INST_0_i_237_n_0\,
      O => \audio_out_r[0]_INST_0_i_214_n_0\
    );
\audio_out_r[0]_INST_0_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(15),
      I2 => audio_in_r_delay_buff2_n_90,
      I3 => audio_in_r_delay_buff2_n_85,
      I4 => \audio_in_r_delay_buff2__0\(20),
      I5 => \audio_out_r[0]_INST_0_i_233_n_0\,
      O => \audio_out_r[0]_INST_0_i_215_n_0\
    );
\audio_out_r[0]_INST_0_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(14),
      I2 => audio_in_r_delay_buff2_n_91,
      I3 => audio_in_r_delay_buff2_n_86,
      I4 => \audio_in_r_delay_buff2__0\(19),
      I5 => \audio_out_r[0]_INST_0_i_234_n_0\,
      O => \audio_out_r[0]_INST_0_i_216_n_0\
    );
\audio_out_r[0]_INST_0_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(13),
      I2 => audio_in_r_delay_buff2_n_92,
      I3 => audio_in_r_delay_buff2_n_87,
      I4 => \audio_in_r_delay_buff2__0\(18),
      I5 => \audio_out_r[0]_INST_0_i_235_n_0\,
      O => \audio_out_r[0]_INST_0_i_217_n_0\
    );
\audio_out_r[0]_INST_0_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_214_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_233_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(17),
      I5 => audio_in_r_delay_buff2_n_88,
      O => \audio_out_r[0]_INST_0_i_218_n_0\
    );
\audio_out_r[0]_INST_0_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_215_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_234_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_237_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(16),
      I5 => audio_in_r_delay_buff2_n_89,
      O => \audio_out_r[0]_INST_0_i_219_n_0\
    );
\audio_out_r[0]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_18_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_36_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_37_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_42_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_39_n_7\,
      I5 => \audio_out_r[0]_INST_0_i_43_n_0\,
      O => \audio_out_r[0]_INST_0_i_22_n_0\
    );
\audio_out_r[0]_INST_0_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_216_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_235_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_233_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(15),
      I5 => audio_in_r_delay_buff2_n_90,
      O => \audio_out_r[0]_INST_0_i_220_n_0\
    );
\audio_out_r[0]_INST_0_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_217_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_236_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_234_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(14),
      I5 => audio_in_r_delay_buff2_n_91,
      O => \audio_out_r[0]_INST_0_i_221_n_0\
    );
\audio_out_r[0]_INST_0_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_224_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_222_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_222_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_222_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_222_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_delay_buff2__0\(16 downto 13),
      S(3) => \audio_out_r[0]_INST_0_i_321_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_322_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_323_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_324_n_0\
    );
\audio_out_r[0]_INST_0_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(7),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_98,
      O => \audio_out_r[0]_INST_0_i_223_n_0\
    );
\audio_out_r[0]_INST_0_i_224\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_225_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_224_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_224_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_224_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_224_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_delay_buff2__0\(12 downto 9),
      S(3) => \audio_out_r[0]_INST_0_i_325_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_326_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_327_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_328_n_0\
    );
\audio_out_r[0]_INST_0_i_225\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_317_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_225_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_225_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_225_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_225_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_delay_buff2__0\(8 downto 5),
      S(3) => \audio_out_r[0]_INST_0_i_329_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_330_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_331_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_332_n_0\
    );
\audio_out_r[0]_INST_0_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(8),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_97,
      O => \audio_out_r[0]_INST_0_i_226_n_0\
    );
\audio_out_r[0]_INST_0_i_227\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(4),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_101,
      O => \audio_out_r[0]_INST_0_i_227_n_0\
    );
\audio_out_r[0]_INST_0_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(14),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_91,
      O => \audio_out_r[0]_INST_0_i_228_n_0\
    );
\audio_out_r[0]_INST_0_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(13),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_92,
      O => \audio_out_r[0]_INST_0_i_229_n_0\
    );
\audio_out_r[0]_INST_0_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_49_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_23_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_23_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_23_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_50_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_51_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_52_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_53_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_54_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_55_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_56_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_57_n_0\
    );
\audio_out_r[0]_INST_0_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(6),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_99,
      O => \audio_out_r[0]_INST_0_i_230_n_0\
    );
\audio_out_r[0]_INST_0_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(5),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_100,
      O => \audio_out_r[0]_INST_0_i_231_n_0\
    );
\audio_out_r[0]_INST_0_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_222_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_232_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_232_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_232_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_232_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_delay_buff2__0\(20 downto 17),
      S(3) => \audio_out_r[0]_INST_0_i_333_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_334_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_335_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_336_n_0\
    );
\audio_out_r[0]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(22),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_83,
      O => \audio_out_r[0]_INST_0_i_233_n_0\
    );
\audio_out_r[0]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(21),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_84,
      O => \audio_out_r[0]_INST_0_i_234_n_0\
    );
\audio_out_r[0]_INST_0_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(20),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_85,
      O => \audio_out_r[0]_INST_0_i_235_n_0\
    );
\audio_out_r[0]_INST_0_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(19),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_86,
      O => \audio_out_r[0]_INST_0_i_236_n_0\
    );
\audio_out_r[0]_INST_0_i_237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(23),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_82,
      O => \audio_out_r[0]_INST_0_i_237_n_0\
    );
\audio_out_r[0]_INST_0_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(18),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_87,
      O => \audio_out_r[0]_INST_0_i_238_n_0\
    );
\audio_out_r[0]_INST_0_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(24),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_81,
      O => \audio_out_r[0]_INST_0_i_239_n_0\
    );
\audio_out_r[0]_INST_0_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_58_n_0\,
      CO(3 downto 1) => \NLW_audio_out_r[0]_INST_0_i_24_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \audio_out_r[0]_INST_0_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_audio_out_r[0]_INST_0_i_24_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \audio_in_r_delay_buff2__0\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \audio_out_r[0]_INST_0_i_59_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_60_n_0\
    );
\audio_out_r[0]_INST_0_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(25),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_80,
      O => \audio_out_r[0]_INST_0_i_240_n_0\
    );
\audio_out_r[0]_INST_0_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(30),
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => audio_in_r_delay_buff2_n_74,
      O => \audio_out_r[0]_INST_0_i_241_n_0\
    );
\audio_out_r[0]_INST_0_i_242\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(17),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_88,
      O => \audio_out_r[0]_INST_0_i_242_n_0\
    );
\audio_out_r[0]_INST_0_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(16),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_89,
      O => \audio_out_r[0]_INST_0_i_243_n_0\
    );
\audio_out_r[0]_INST_0_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(15),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_90,
      O => \audio_out_r[0]_INST_0_i_244_n_0\
    );
\audio_out_r[0]_INST_0_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(12),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_93,
      O => \audio_out_r[0]_INST_0_i_245_n_0\
    );
\audio_out_r[0]_INST_0_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(11),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_94,
      O => \audio_out_r[0]_INST_0_i_246_n_0\
    );
\audio_out_r[0]_INST_0_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_337_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_247_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_247_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_247_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_247_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_338_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_339_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_340_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_341_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_247_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_342_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_343_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_344_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_345_n_0\
    );
\audio_out_r[0]_INST_0_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_49_0\(0),
      I1 => audio_in_r_delay_buff2_n_84,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(21),
      O => \audio_out_r[0]_INST_0_i_248_n_0\
    );
\audio_out_r[0]_INST_0_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_146_0\(3),
      I1 => audio_in_r_delay_buff2_n_85,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(20),
      O => \audio_out_r[0]_INST_0_i_249_n_0\
    );
\audio_out_r[0]_INST_0_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_146_0\(2),
      I1 => audio_in_r_delay_buff2_n_86,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(19),
      O => \audio_out_r[0]_INST_0_i_250_n_0\
    );
\audio_out_r[0]_INST_0_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_146_0\(1),
      I1 => audio_in_r_delay_buff2_n_87,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(18),
      O => \audio_out_r[0]_INST_0_i_251_n_0\
    );
\audio_out_r[0]_INST_0_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(21),
      I2 => audio_in_r_delay_buff2_n_84,
      I3 => \audio_out_r[0]_INST_0_i_49_0\(0),
      I4 => \audio_out_r[0]_INST_0_i_233_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_49_0\(1),
      O => \audio_out_r[0]_INST_0_i_252_n_0\
    );
\audio_out_r[0]_INST_0_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(20),
      I2 => audio_in_r_delay_buff2_n_85,
      I3 => \audio_out_r[0]_INST_0_i_146_0\(3),
      I4 => \audio_out_r[0]_INST_0_i_234_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_49_0\(0),
      O => \audio_out_r[0]_INST_0_i_253_n_0\
    );
\audio_out_r[0]_INST_0_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(19),
      I2 => audio_in_r_delay_buff2_n_86,
      I3 => \audio_out_r[0]_INST_0_i_146_0\(2),
      I4 => \audio_out_r[0]_INST_0_i_235_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_146_0\(3),
      O => \audio_out_r[0]_INST_0_i_254_n_0\
    );
\audio_out_r[0]_INST_0_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(18),
      I2 => audio_in_r_delay_buff2_n_87,
      I3 => \audio_out_r[0]_INST_0_i_146_0\(1),
      I4 => \audio_out_r[0]_INST_0_i_236_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_146_0\(2),
      O => \audio_out_r[0]_INST_0_i_255_n_0\
    );
\audio_out_r[0]_INST_0_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_81,
      O => \audio_out_r[0]_INST_0_i_256_n_0\
    );
\audio_out_r[0]_INST_0_i_257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_82,
      O => \audio_out_r[0]_INST_0_i_257_n_0\
    );
\audio_out_r[0]_INST_0_i_258\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_83,
      O => \audio_out_r[0]_INST_0_i_258_n_0\
    );
\audio_out_r[0]_INST_0_i_259\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_84,
      O => \audio_out_r[0]_INST_0_i_259_n_0\
    );
\audio_out_r[0]_INST_0_i_269\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_81_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_83_n_1\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_81_n_6\,
      I4 => \audio_out_r[20]_INST_0_i_81_n_1\,
      O => \audio_out_r[0]_INST_0_i_269_n_0\
    );
\audio_out_r[0]_INST_0_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_65_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_27_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_27_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_27_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_66_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_67_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_68_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_69_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_70_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_71_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_72_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_73_n_0\
    );
\audio_out_r[0]_INST_0_i_270\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_270_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_270_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_270_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_270_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_355_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_356_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_357_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_358_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_270_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \audio_out_r[0]_INST_0_i_173_0\(3 downto 0)
    );
\audio_out_r[0]_INST_0_i_271\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_285_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_286_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_283_n_5\,
      I3 => \audio_out_r[0]_INST_0_i_283_n_6\,
      I4 => \audio_out_r[0]_INST_0_i_286_n_5\,
      O => \audio_out_r[0]_INST_0_i_271_n_0\
    );
\audio_out_r[0]_INST_0_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_285_n_6\,
      I1 => \audio_out_r[0]_INST_0_i_286_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_283_n_6\,
      I3 => audio_in_r_delay_buff2_n_105,
      I4 => \audio_out_r[0]_INST_0_i_286_n_6\,
      O => \audio_out_r[0]_INST_0_i_272_n_0\
    );
\audio_out_r[0]_INST_0_i_273\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_285_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_286_n_6\,
      I2 => audio_in_r_delay_buff2_n_105,
      O => \audio_out_r[0]_INST_0_i_273_n_0\
    );
\audio_out_r[0]_INST_0_i_275\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_271_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_285_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_364_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_283_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_286_n_4\,
      O => \audio_out_r[0]_INST_0_i_275_n_0\
    );
\audio_out_r[0]_INST_0_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_272_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_285_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_286_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_283_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_283_n_6\,
      I5 => \audio_out_r[0]_INST_0_i_286_n_5\,
      O => \audio_out_r[0]_INST_0_i_276_n_0\
    );
\audio_out_r[0]_INST_0_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_273_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_285_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_286_n_5\,
      I3 => \audio_out_r[0]_INST_0_i_283_n_6\,
      I4 => audio_in_r_delay_buff2_n_105,
      I5 => \audio_out_r[0]_INST_0_i_286_n_6\,
      O => \audio_out_r[0]_INST_0_i_277_n_0\
    );
\audio_out_r[0]_INST_0_i_278\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_285_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_286_n_6\,
      I2 => audio_in_r_delay_buff2_n_105,
      I3 => \audio_out_r[0]_INST_0_i_173_1\(0),
      O => \audio_out_r[0]_INST_0_i_278_n_0\
    );
\audio_out_r[0]_INST_0_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(2),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_103,
      O => \audio_out_r[0]_INST_0_i_279_n_0\
    );
\audio_out_r[0]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_74_n_4\,
      I1 => \audio_out_r[0]_INST_0_i_44_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_42_n_6\,
      I3 => \audio_out_r[0]_INST_0_i_75_n_0\,
      I4 => \audio_out_r[0]_INST_0_i_45_n_5\,
      O => \audio_out_r[0]_INST_0_i_28_n_0\
    );
\audio_out_r[0]_INST_0_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_185_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_187_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_183_n_7\,
      O => \audio_out_r[0]_INST_0_i_280_n_0\
    );
\audio_out_r[0]_INST_0_i_281\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_281_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_281_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_281_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_281_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_365_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_366_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_367_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \NLW_audio_out_r[0]_INST_0_i_281_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_r[0]_INST_0_i_281_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_368_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_369_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_370_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_371_n_0\
    );
\audio_out_r[0]_INST_0_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_187_n_5\,
      I1 => \audio_in_r_delay_buff2__0\(2),
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => audio_in_r_delay_buff2_n_103,
      I4 => \audio_out_r[0]_INST_0_i_185_n_6\,
      O => \audio_out_r[0]_INST_0_i_282_n_0\
    );
\audio_out_r[0]_INST_0_i_283\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_283_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_283_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_283_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_283_n_3\,
      CYINIT => '0',
      DI(3) => audio_in_r_delay_buff2_n_105,
      DI(2 downto 0) => B"001",
      O(3) => \audio_out_r[0]_INST_0_i_283_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_283_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_283_n_6\,
      O(0) => \NLW_audio_out_r[0]_INST_0_i_283_O_UNCONNECTED\(0),
      S(3) => \audio_out_r[0]_INST_0_i_372_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_373_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_374_n_0\,
      S(0) => audio_in_r_delay_buff2_n_105
    );
\audio_out_r[0]_INST_0_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_185_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_187_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_281_n_7\,
      O => \audio_out_r[0]_INST_0_i_284_n_0\
    );
\audio_out_r[0]_INST_0_i_285\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_363_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_285_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_285_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_285_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_285_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_375_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_376_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_377_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_378_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_285_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_285_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_285_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_285_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_379_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_380_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_381_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_382_n_0\
    );
\audio_out_r[0]_INST_0_i_286\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_383_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_286_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_286_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_286_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_286_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_384_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_385_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_386_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_387_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_286_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_286_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_286_n_6\,
      O(0) => audio_in_r_delay_buff2_3(0),
      S(3) => \audio_out_r[0]_INST_0_i_388_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_389_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_390_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_391_n_0\
    );
\audio_out_r[0]_INST_0_i_287\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(5),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_100,
      O => \audio_out_r[0]_INST_0_i_287_n_0\
    );
\audio_out_r[0]_INST_0_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(4),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_101,
      O => \audio_out_r[0]_INST_0_i_288_n_0\
    );
\audio_out_r[0]_INST_0_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69393C66C39396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => audio_in_r_delay_buff2_n_105,
      I2 => \audio_in_r_delay_buff2__0\(2),
      I3 => audio_in_r_delay_buff2_n_103,
      I4 => audio_in_r_delay_buff2_n_99,
      I5 => \audio_in_r_delay_buff2__0\(6),
      O => \audio_out_r[0]_INST_0_i_289_n_0\
    );
\audio_out_r[0]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_74_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_44_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_42_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_45_n_6\,
      I4 => \audio_out_r[0]_INST_0_i_76_n_0\,
      O => \audio_out_r[0]_INST_0_i_29_n_0\
    );
\audio_out_r[0]_INST_0_i_290\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_100,
      I1 => \audio_in_r_delay_buff2__0\(5),
      I2 => audio_in_r_delay_buff2_n_104,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(1),
      O => \audio_out_r[0]_INST_0_i_290_n_0\
    );
\audio_out_r[0]_INST_0_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_101,
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => \audio_in_r_delay_buff2__0\(4),
      I3 => audio_in_r_delay_buff2_n_105,
      O => \audio_out_r[0]_INST_0_i_291_n_0\
    );
\audio_out_r[0]_INST_0_i_292\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(3),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_102,
      O => \audio_out_r[0]_INST_0_i_292_n_0\
    );
\audio_out_r[0]_INST_0_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(4),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_101,
      O => \audio_out_r[0]_INST_0_i_293_n_0\
    );
\audio_out_r[0]_INST_0_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(3),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_102,
      O => \audio_out_r[0]_INST_0_i_294_n_0\
    );
\audio_out_r[0]_INST_0_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(2),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_103,
      O => \audio_out_r[0]_INST_0_i_295_n_0\
    );
\audio_out_r[0]_INST_0_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(1),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_104,
      O => \audio_out_r[0]_INST_0_i_296_n_0\
    );
\audio_out_r[0]_INST_0_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_101,
      I1 => \audio_in_r_delay_buff2__0\(4),
      I2 => audio_in_r_delay_buff2_n_98,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(7),
      O => \audio_out_r[0]_INST_0_i_297_n_0\
    );
\audio_out_r[0]_INST_0_i_298\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_102,
      I1 => \audio_in_r_delay_buff2__0\(3),
      I2 => audio_in_r_delay_buff2_n_99,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(6),
      O => \audio_out_r[0]_INST_0_i_298_n_0\
    );
\audio_out_r[0]_INST_0_i_299\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_103,
      I1 => \audio_in_r_delay_buff2__0\(2),
      I2 => audio_in_r_delay_buff2_n_100,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(5),
      O => \audio_out_r[0]_INST_0_i_299_n_0\
    );
\audio_out_r[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \^audio_out_r[0]_inst_0_i_22_0\(0),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_4_0\(0),
      I4 => \audio_out_r[0]_INST_0_i_13_n_0\,
      O => \audio_out_r[0]_INST_0_i_3_n_0\
    );
\audio_out_r[0]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_77_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_45_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_74_n_6\,
      I3 => \audio_out_r[0]_INST_0_i_44_n_7\,
      I4 => \audio_out_r[0]_INST_0_i_78_n_4\,
      O => \audio_out_r[0]_INST_0_i_30_n_0\
    );
\audio_out_r[0]_INST_0_i_300\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_104,
      I1 => \audio_in_r_delay_buff2__0\(1),
      I2 => audio_in_r_delay_buff2_n_101,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(4),
      O => \audio_out_r[0]_INST_0_i_300_n_0\
    );
\audio_out_r[0]_INST_0_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D850DD88FAD8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(6),
      I2 => audio_in_r_delay_buff2_n_99,
      I3 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I4 => audio_in_r_delay_buff2_n_95,
      I5 => \audio_in_r_delay_buff2__0\(10),
      O => \audio_out_r[0]_INST_0_i_301_n_0\
    );
\audio_out_r[0]_INST_0_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D850DD88FAD8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(5),
      I2 => audio_in_r_delay_buff2_n_100,
      I3 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I4 => audio_in_r_delay_buff2_n_96,
      I5 => \audio_in_r_delay_buff2__0\(9),
      O => \audio_out_r[0]_INST_0_i_302_n_0\
    );
\audio_out_r[0]_INST_0_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048C45CD8CAECDEF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_227_n_0\,
      I2 => audio_in_r_delay_buff2_n_99,
      I3 => \audio_in_r_delay_buff2__0\(6),
      I4 => audio_in_r_delay_buff2_n_97,
      I5 => \audio_in_r_delay_buff2__0\(8),
      O => \audio_out_r[0]_INST_0_i_303_n_0\
    );
\audio_out_r[0]_INST_0_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(3),
      I2 => audio_in_r_delay_buff2_n_102,
      I3 => audio_in_r_delay_buff2_n_100,
      I4 => \audio_in_r_delay_buff2__0\(5),
      I5 => \audio_out_r[0]_INST_0_i_223_n_0\,
      O => \audio_out_r[0]_INST_0_i_304_n_0\
    );
\audio_out_r[0]_INST_0_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_301_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_246_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I4 => audio_in_r_delay_buff2_n_96,
      I5 => \audio_in_r_delay_buff2__0\(9),
      O => \audio_out_r[0]_INST_0_i_305_n_0\
    );
\audio_out_r[0]_INST_0_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_302_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_230_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(10),
      I5 => audio_in_r_delay_buff2_n_95,
      O => \audio_out_r[0]_INST_0_i_306_n_0\
    );
\audio_out_r[0]_INST_0_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_303_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(9),
      I5 => audio_in_r_delay_buff2_n_96,
      O => \audio_out_r[0]_INST_0_i_307_n_0\
    );
\audio_out_r[0]_INST_0_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_304_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_230_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_227_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(8),
      I5 => audio_in_r_delay_buff2_n_97,
      O => \audio_out_r[0]_INST_0_i_308_n_0\
    );
\audio_out_r[0]_INST_0_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(12),
      I2 => audio_in_r_delay_buff2_n_93,
      I3 => audio_in_r_delay_buff2_n_88,
      I4 => \audio_in_r_delay_buff2__0\(17),
      I5 => \audio_out_r[0]_INST_0_i_236_n_0\,
      O => \audio_out_r[0]_INST_0_i_309_n_0\
    );
\audio_out_r[0]_INST_0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_74_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_79_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_78_n_5\,
      I3 => \audio_out_r[0]_INST_0_i_80_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_81_n_0\,
      O => \audio_out_r[0]_INST_0_i_31_n_0\
    );
\audio_out_r[0]_INST_0_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(11),
      I2 => audio_in_r_delay_buff2_n_94,
      I3 => audio_in_r_delay_buff2_n_89,
      I4 => \audio_in_r_delay_buff2__0\(16),
      I5 => \audio_out_r[0]_INST_0_i_238_n_0\,
      O => \audio_out_r[0]_INST_0_i_310_n_0\
    );
\audio_out_r[0]_INST_0_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(10),
      I2 => audio_in_r_delay_buff2_n_95,
      I3 => audio_in_r_delay_buff2_n_90,
      I4 => \audio_in_r_delay_buff2__0\(15),
      I5 => \audio_out_r[0]_INST_0_i_242_n_0\,
      O => \audio_out_r[0]_INST_0_i_311_n_0\
    );
\audio_out_r[0]_INST_0_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(9),
      I2 => audio_in_r_delay_buff2_n_96,
      I3 => audio_in_r_delay_buff2_n_91,
      I4 => \audio_in_r_delay_buff2__0\(14),
      I5 => \audio_out_r[0]_INST_0_i_243_n_0\,
      O => \audio_out_r[0]_INST_0_i_312_n_0\
    );
\audio_out_r[0]_INST_0_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_309_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_238_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_235_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(13),
      I5 => audio_in_r_delay_buff2_n_92,
      O => \audio_out_r[0]_INST_0_i_313_n_0\
    );
\audio_out_r[0]_INST_0_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_310_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_242_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_236_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(12),
      I5 => audio_in_r_delay_buff2_n_93,
      O => \audio_out_r[0]_INST_0_i_314_n_0\
    );
\audio_out_r[0]_INST_0_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_311_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_243_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_238_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(11),
      I5 => audio_in_r_delay_buff2_n_94,
      O => \audio_out_r[0]_INST_0_i_315_n_0\
    );
\audio_out_r[0]_INST_0_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_312_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_244_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_242_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(10),
      I5 => audio_in_r_delay_buff2_n_95,
      O => \audio_out_r[0]_INST_0_i_316_n_0\
    );
\audio_out_r[0]_INST_0_i_317\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_317_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_317_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_317_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_317_n_3\,
      CYINIT => \audio_out_r[0]_INST_0_i_392_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_delay_buff2__0\(4 downto 1),
      S(3) => \audio_out_r[0]_INST_0_i_393_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_394_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_395_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_396_n_0\
    );
\audio_out_r[0]_INST_0_i_318\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(9),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_96,
      O => \audio_out_r[0]_INST_0_i_318_n_0\
    );
\audio_out_r[0]_INST_0_i_319\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(3),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_102,
      O => \audio_out_r[0]_INST_0_i_319_n_0\
    );
\audio_out_r[0]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_28_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_36_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_44_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_42_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_45_n_4\,
      I5 => \audio_out_r[0]_INST_0_i_46_n_0\,
      O => \audio_out_r[0]_INST_0_i_32_n_0\
    );
\audio_out_r[0]_INST_0_i_320\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(1),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_104,
      O => \audio_out_r[0]_INST_0_i_320_n_0\
    );
\audio_out_r[0]_INST_0_i_321\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_89,
      O => \audio_out_r[0]_INST_0_i_321_n_0\
    );
\audio_out_r[0]_INST_0_i_322\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_90,
      O => \audio_out_r[0]_INST_0_i_322_n_0\
    );
\audio_out_r[0]_INST_0_i_323\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_91,
      O => \audio_out_r[0]_INST_0_i_323_n_0\
    );
\audio_out_r[0]_INST_0_i_324\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_92,
      O => \audio_out_r[0]_INST_0_i_324_n_0\
    );
\audio_out_r[0]_INST_0_i_325\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_93,
      O => \audio_out_r[0]_INST_0_i_325_n_0\
    );
\audio_out_r[0]_INST_0_i_326\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_94,
      O => \audio_out_r[0]_INST_0_i_326_n_0\
    );
\audio_out_r[0]_INST_0_i_327\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_95,
      O => \audio_out_r[0]_INST_0_i_327_n_0\
    );
\audio_out_r[0]_INST_0_i_328\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_96,
      O => \audio_out_r[0]_INST_0_i_328_n_0\
    );
\audio_out_r[0]_INST_0_i_329\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_97,
      O => \audio_out_r[0]_INST_0_i_329_n_0\
    );
\audio_out_r[0]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_29_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_45_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_75_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_74_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_44_n_5\,
      I5 => \audio_out_r[0]_INST_0_i_42_n_6\,
      O => \audio_out_r[0]_INST_0_i_33_n_0\
    );
\audio_out_r[0]_INST_0_i_330\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_98,
      O => \audio_out_r[0]_INST_0_i_330_n_0\
    );
\audio_out_r[0]_INST_0_i_331\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_99,
      O => \audio_out_r[0]_INST_0_i_331_n_0\
    );
\audio_out_r[0]_INST_0_i_332\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_100,
      O => \audio_out_r[0]_INST_0_i_332_n_0\
    );
\audio_out_r[0]_INST_0_i_333\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_85,
      O => \audio_out_r[0]_INST_0_i_333_n_0\
    );
\audio_out_r[0]_INST_0_i_334\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_86,
      O => \audio_out_r[0]_INST_0_i_334_n_0\
    );
\audio_out_r[0]_INST_0_i_335\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_87,
      O => \audio_out_r[0]_INST_0_i_335_n_0\
    );
\audio_out_r[0]_INST_0_i_336\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_88,
      O => \audio_out_r[0]_INST_0_i_336_n_0\
    );
\audio_out_r[0]_INST_0_i_337\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_397_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_337_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_337_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_337_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_337_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_398_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_399_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_400_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_401_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_337_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_402_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_403_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_404_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_405_n_0\
    );
\audio_out_r[0]_INST_0_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_146_0\(0),
      I1 => audio_in_r_delay_buff2_n_88,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(17),
      O => \audio_out_r[0]_INST_0_i_338_n_0\
    );
\audio_out_r[0]_INST_0_i_339\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_247_0\(3),
      I1 => audio_in_r_delay_buff2_n_89,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(16),
      O => \audio_out_r[0]_INST_0_i_339_n_0\
    );
\audio_out_r[0]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_30_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_74_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_44_n_6\,
      I3 => \audio_out_r[0]_INST_0_i_42_n_7\,
      I4 => \audio_out_r[0]_INST_0_i_45_n_6\,
      I5 => \audio_out_r[0]_INST_0_i_76_n_0\,
      O => \audio_out_r[0]_INST_0_i_34_n_0\
    );
\audio_out_r[0]_INST_0_i_340\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_247_0\(2),
      I1 => audio_in_r_delay_buff2_n_90,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(15),
      O => \audio_out_r[0]_INST_0_i_340_n_0\
    );
\audio_out_r[0]_INST_0_i_341\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_247_0\(1),
      I1 => audio_in_r_delay_buff2_n_91,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(14),
      O => \audio_out_r[0]_INST_0_i_341_n_0\
    );
\audio_out_r[0]_INST_0_i_342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(17),
      I2 => audio_in_r_delay_buff2_n_88,
      I3 => \audio_out_r[0]_INST_0_i_146_0\(0),
      I4 => \audio_out_r[0]_INST_0_i_238_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_146_0\(1),
      O => \audio_out_r[0]_INST_0_i_342_n_0\
    );
\audio_out_r[0]_INST_0_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(16),
      I2 => audio_in_r_delay_buff2_n_89,
      I3 => \audio_out_r[0]_INST_0_i_247_0\(3),
      I4 => \audio_out_r[0]_INST_0_i_242_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_146_0\(0),
      O => \audio_out_r[0]_INST_0_i_343_n_0\
    );
\audio_out_r[0]_INST_0_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(15),
      I2 => audio_in_r_delay_buff2_n_90,
      I3 => \audio_out_r[0]_INST_0_i_247_0\(2),
      I4 => \audio_out_r[0]_INST_0_i_243_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_247_0\(3),
      O => \audio_out_r[0]_INST_0_i_344_n_0\
    );
\audio_out_r[0]_INST_0_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(14),
      I2 => audio_in_r_delay_buff2_n_91,
      I3 => \audio_out_r[0]_INST_0_i_247_0\(1),
      I4 => \audio_out_r[0]_INST_0_i_244_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_247_0\(2),
      O => \audio_out_r[0]_INST_0_i_345_n_0\
    );
\audio_out_r[0]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_31_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_77_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_45_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_74_n_6\,
      I4 => \audio_out_r[0]_INST_0_i_44_n_7\,
      I5 => \audio_out_r[0]_INST_0_i_78_n_4\,
      O => \audio_out_r[0]_INST_0_i_35_n_0\
    );
\audio_out_r[0]_INST_0_i_355\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^audio_in_r_delay_buff2_0\(2),
      I1 => \^audio_in_r_delay_buff2_1\(3),
      O => \audio_out_r[0]_INST_0_i_355_n_0\
    );
\audio_out_r[0]_INST_0_i_356\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^audio_in_r_delay_buff2_0\(1),
      I1 => \^audio_in_r_delay_buff2_1\(2),
      O => \audio_out_r[0]_INST_0_i_356_n_0\
    );
\audio_out_r[0]_INST_0_i_357\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^audio_in_r_delay_buff2_0\(0),
      I1 => \^audio_in_r_delay_buff2_1\(1),
      O => \audio_out_r[0]_INST_0_i_357_n_0\
    );
\audio_out_r[0]_INST_0_i_358\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^audio_in_r_delay_buff2_1\(0),
      I1 => \^audio_in_r_delay_buff2_2\(0),
      O => \audio_out_r[0]_INST_0_i_358_n_0\
    );
\audio_out_r[0]_INST_0_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_74_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_36_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_36_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_36_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_82_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_83_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_84_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_85_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_36_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_36_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_36_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_36_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_86_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_87_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_88_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_89_n_0\
    );
\audio_out_r[0]_INST_0_i_363\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_415_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_363_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_363_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_363_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_363_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_416_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_417_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_418_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_419_n_0\,
      O(3 downto 0) => \^audio_in_r_delay_buff2_0\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_420_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_421_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_422_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_423_n_0\
    );
\audio_out_r[0]_INST_0_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_283_n_4\,
      I1 => \audio_out_r[0]_INST_0_i_187_n_7\,
      I2 => audio_in_r_delay_buff2_n_105,
      O => \audio_out_r[0]_INST_0_i_364_n_0\
    );
\audio_out_r[0]_INST_0_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(4),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_101,
      O => \audio_out_r[0]_INST_0_i_365_n_0\
    );
\audio_out_r[0]_INST_0_i_366\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(3),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_102,
      O => \audio_out_r[0]_INST_0_i_366_n_0\
    );
\audio_out_r[0]_INST_0_i_367\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(2),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_103,
      O => \audio_out_r[0]_INST_0_i_367_n_0\
    );
\audio_out_r[0]_INST_0_i_368\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_101,
      I1 => \audio_in_r_delay_buff2__0\(4),
      I2 => audio_in_r_delay_buff2_n_103,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(2),
      O => \audio_out_r[0]_INST_0_i_368_n_0\
    );
\audio_out_r[0]_INST_0_i_369\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_102,
      I1 => \audio_in_r_delay_buff2__0\(3),
      I2 => audio_in_r_delay_buff2_n_104,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(1),
      O => \audio_out_r[0]_INST_0_i_369_n_0\
    );
\audio_out_r[0]_INST_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_44_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_37_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_37_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_37_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_90_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_91_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_92_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_93_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_37_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_37_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_37_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_37_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_94_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_95_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_96_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_97_n_0\
    );
\audio_out_r[0]_INST_0_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_103,
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => \audio_in_r_delay_buff2__0\(2),
      I3 => audio_in_r_delay_buff2_n_105,
      O => \audio_out_r[0]_INST_0_i_370_n_0\
    );
\audio_out_r[0]_INST_0_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(1),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_104,
      O => \audio_out_r[0]_INST_0_i_371_n_0\
    );
\audio_out_r[0]_INST_0_i_372\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_105,
      I1 => audio_in_r_delay_buff2_n_102,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(3),
      O => \audio_out_r[0]_INST_0_i_372_n_0\
    );
\audio_out_r[0]_INST_0_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_103,
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => \audio_in_r_delay_buff2__0\(2),
      O => \audio_out_r[0]_INST_0_i_373_n_0\
    );
\audio_out_r[0]_INST_0_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_104,
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => \audio_in_r_delay_buff2__0\(1),
      O => \audio_out_r[0]_INST_0_i_374_n_0\
    );
\audio_out_r[0]_INST_0_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I2 => audio_in_r_delay_buff2_n_92,
      I3 => \audio_in_r_delay_buff2__0\(13),
      I4 => audio_in_r_delay_buff2_n_90,
      I5 => \audio_in_r_delay_buff2__0\(15),
      O => \audio_out_r[0]_INST_0_i_375_n_0\
    );
\audio_out_r[0]_INST_0_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I2 => audio_in_r_delay_buff2_n_93,
      I3 => \audio_in_r_delay_buff2__0\(12),
      I4 => audio_in_r_delay_buff2_n_91,
      I5 => \audio_in_r_delay_buff2__0\(14),
      O => \audio_out_r[0]_INST_0_i_376_n_0\
    );
\audio_out_r[0]_INST_0_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_230_n_0\,
      I2 => audio_in_r_delay_buff2_n_94,
      I3 => \audio_in_r_delay_buff2__0\(11),
      I4 => audio_in_r_delay_buff2_n_92,
      I5 => \audio_in_r_delay_buff2__0\(13),
      O => \audio_out_r[0]_INST_0_i_377_n_0\
    );
\audio_out_r[0]_INST_0_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I2 => audio_in_r_delay_buff2_n_95,
      I3 => \audio_in_r_delay_buff2__0\(10),
      I4 => audio_in_r_delay_buff2_n_93,
      I5 => \audio_in_r_delay_buff2__0\(12),
      O => \audio_out_r[0]_INST_0_i_378_n_0\
    );
\audio_out_r[0]_INST_0_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_375_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_228_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_243_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(9),
      I5 => audio_in_r_delay_buff2_n_96,
      O => \audio_out_r[0]_INST_0_i_379_n_0\
    );
\audio_out_r[0]_INST_0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_42_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_38_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_38_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_38_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_98_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_99_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_100_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_101_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_38_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_38_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_38_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_38_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_102_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_103_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_104_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_105_n_0\
    );
\audio_out_r[0]_INST_0_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_376_n_0\,
      I2 => audio_in_r_delay_buff2_n_92,
      I3 => \audio_in_r_delay_buff2__0\(13),
      I4 => \audio_out_r[0]_INST_0_i_244_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_226_n_0\,
      O => \audio_out_r[0]_INST_0_i_380_n_0\
    );
\audio_out_r[0]_INST_0_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_377_n_0\,
      I2 => audio_in_r_delay_buff2_n_93,
      I3 => \audio_in_r_delay_buff2__0\(12),
      I4 => \audio_out_r[0]_INST_0_i_228_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_223_n_0\,
      O => \audio_out_r[0]_INST_0_i_381_n_0\
    );
\audio_out_r[0]_INST_0_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_378_n_0\,
      I2 => audio_in_r_delay_buff2_n_94,
      I3 => \audio_in_r_delay_buff2__0\(11),
      I4 => \audio_out_r[0]_INST_0_i_229_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_230_n_0\,
      O => \audio_out_r[0]_INST_0_i_382_n_0\
    );
\audio_out_r[0]_INST_0_i_383\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_383_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_383_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_383_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_383_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_392_n_0\,
      DI(2) => audio_in_r_delay_buff2_n_105,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \^audio_in_r_delay_buff2_1\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_424_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_425_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_426_n_0\,
      S(0) => audio_in_r_delay_buff2_n_105
    );
\audio_out_r[0]_INST_0_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048C45CD8CAECDEF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_279_n_0\,
      I2 => audio_in_r_delay_buff2_n_99,
      I3 => \audio_in_r_delay_buff2__0\(6),
      I4 => audio_in_r_delay_buff2_n_101,
      I5 => \audio_in_r_delay_buff2__0\(4),
      O => \audio_out_r[0]_INST_0_i_384_n_0\
    );
\audio_out_r[0]_INST_0_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D850DD88FAD8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(1),
      I2 => audio_in_r_delay_buff2_n_104,
      I3 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I4 => audio_in_r_delay_buff2_n_102,
      I5 => \audio_in_r_delay_buff2__0\(3),
      O => \audio_out_r[0]_INST_0_i_385_n_0\
    );
\audio_out_r[0]_INST_0_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27007705AF22FF27"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(4),
      I2 => audio_in_r_delay_buff2_n_101,
      I3 => audio_in_r_delay_buff2_n_105,
      I4 => audio_in_r_delay_buff2_n_103,
      I5 => \audio_in_r_delay_buff2__0\(2),
      O => \audio_out_r[0]_INST_0_i_386_n_0\
    );
\audio_out_r[0]_INST_0_i_387\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_104,
      I1 => \audio_in_r_delay_buff2__0\(1),
      I2 => audio_in_r_delay_buff2_n_102,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(3),
      O => \audio_out_r[0]_INST_0_i_387_n_0\
    );
\audio_out_r[0]_INST_0_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_384_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I3 => audio_in_r_delay_buff2_n_102,
      I4 => \audio_in_r_delay_buff2__0\(3),
      I5 => \audio_out_r[0]_INST_0_i_223_n_0\,
      O => \audio_out_r[0]_INST_0_i_388_n_0\
    );
\audio_out_r[0]_INST_0_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_385_n_0\,
      I2 => audio_in_r_delay_buff2_n_99,
      I3 => \audio_in_r_delay_buff2__0\(6),
      I4 => \audio_out_r[0]_INST_0_i_227_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_279_n_0\,
      O => \audio_out_r[0]_INST_0_i_389_n_0\
    );
\audio_out_r[0]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_45_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_39_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_39_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_39_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_106_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_107_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_108_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_109_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_39_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_39_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_39_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_39_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_110_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_111_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_112_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_113_n_0\
    );
\audio_out_r[0]_INST_0_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_386_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_319_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(1),
      I5 => audio_in_r_delay_buff2_n_104,
      O => \audio_out_r[0]_INST_0_i_390_n_0\
    );
\audio_out_r[0]_INST_0_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C9669C3C369963C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => audio_in_r_delay_buff2_n_105,
      I2 => \audio_out_r[0]_INST_0_i_279_n_0\,
      I3 => \audio_in_r_delay_buff2__0\(4),
      I4 => audio_in_r_delay_buff2_n_101,
      I5 => \audio_out_r[0]_INST_0_i_387_n_0\,
      O => \audio_out_r[0]_INST_0_i_391_n_0\
    );
\audio_out_r[0]_INST_0_i_392\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_105,
      O => \audio_out_r[0]_INST_0_i_392_n_0\
    );
\audio_out_r[0]_INST_0_i_393\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_101,
      O => \audio_out_r[0]_INST_0_i_393_n_0\
    );
\audio_out_r[0]_INST_0_i_394\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_102,
      O => \audio_out_r[0]_INST_0_i_394_n_0\
    );
\audio_out_r[0]_INST_0_i_395\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_103,
      O => \audio_out_r[0]_INST_0_i_395_n_0\
    );
\audio_out_r[0]_INST_0_i_396\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_104,
      O => \audio_out_r[0]_INST_0_i_396_n_0\
    );
\audio_out_r[0]_INST_0_i_397\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_427_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_397_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_397_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_397_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_397_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_428_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_429_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_430_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_431_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_397_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_432_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_433_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_434_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_435_n_0\
    );
\audio_out_r[0]_INST_0_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_247_0\(0),
      I1 => audio_in_r_delay_buff2_n_92,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(13),
      O => \audio_out_r[0]_INST_0_i_398_n_0\
    );
\audio_out_r[0]_INST_0_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_337_0\(3),
      I1 => audio_in_r_delay_buff2_n_93,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(12),
      O => \audio_out_r[0]_INST_0_i_399_n_0\
    );
\audio_out_r[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_1_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[3]\(3),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[4]_inst_0_i_23\(3),
      I5 => \audio_out_r[4]_INST_0_i_12_n_0\,
      O => \audio_out_r[0]_INST_0_i_4_n_0\
    );
\audio_out_r[0]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_38_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_37_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_47_n_7\,
      O => \audio_out_r[0]_INST_0_i_40_n_0\
    );
\audio_out_r[0]_INST_0_i_400\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_337_0\(2),
      I1 => audio_in_r_delay_buff2_n_94,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(11),
      O => \audio_out_r[0]_INST_0_i_400_n_0\
    );
\audio_out_r[0]_INST_0_i_401\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_337_0\(1),
      I1 => audio_in_r_delay_buff2_n_95,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(10),
      O => \audio_out_r[0]_INST_0_i_401_n_0\
    );
\audio_out_r[0]_INST_0_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(13),
      I2 => audio_in_r_delay_buff2_n_92,
      I3 => \audio_out_r[0]_INST_0_i_247_0\(0),
      I4 => \audio_out_r[0]_INST_0_i_228_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_247_0\(1),
      O => \audio_out_r[0]_INST_0_i_402_n_0\
    );
\audio_out_r[0]_INST_0_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(12),
      I2 => audio_in_r_delay_buff2_n_93,
      I3 => \audio_out_r[0]_INST_0_i_337_0\(3),
      I4 => \audio_out_r[0]_INST_0_i_229_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_247_0\(0),
      O => \audio_out_r[0]_INST_0_i_403_n_0\
    );
\audio_out_r[0]_INST_0_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(11),
      I2 => audio_in_r_delay_buff2_n_94,
      I3 => \audio_out_r[0]_INST_0_i_337_0\(2),
      I4 => \audio_out_r[0]_INST_0_i_245_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_337_0\(3),
      O => \audio_out_r[0]_INST_0_i_404_n_0\
    );
\audio_out_r[0]_INST_0_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(10),
      I2 => audio_in_r_delay_buff2_n_95,
      I3 => \audio_out_r[0]_INST_0_i_337_0\(1),
      I4 => \audio_out_r[0]_INST_0_i_246_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_337_0\(2),
      O => \audio_out_r[0]_INST_0_i_405_n_0\
    );
\audio_out_r[0]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_38_n_6\,
      I1 => \audio_out_r[0]_INST_0_i_37_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_36_n_4\,
      O => \audio_out_r[0]_INST_0_i_41_n_0\
    );
\audio_out_r[0]_INST_0_i_415\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_281_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_415_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_415_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_415_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_415_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_445_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_223_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_446_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_447_n_0\,
      O(3) => \^audio_in_r_delay_buff2_2\(0),
      O(2 downto 0) => \NLW_audio_out_r[0]_INST_0_i_415_O_UNCONNECTED\(2 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_448_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_449_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_450_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_451_n_0\
    );
\audio_out_r[0]_INST_0_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_227_n_0\,
      I2 => audio_in_r_delay_buff2_n_96,
      I3 => \audio_in_r_delay_buff2__0\(9),
      I4 => audio_in_r_delay_buff2_n_94,
      I5 => \audio_in_r_delay_buff2__0\(11),
      O => \audio_out_r[0]_INST_0_i_416_n_0\
    );
\audio_out_r[0]_INST_0_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8FA88DD50D800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(3),
      I2 => audio_in_r_delay_buff2_n_102,
      I3 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I4 => audio_in_r_delay_buff2_n_95,
      I5 => \audio_in_r_delay_buff2__0\(10),
      O => \audio_out_r[0]_INST_0_i_417_n_0\
    );
\audio_out_r[0]_INST_0_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_279_n_0\,
      I2 => audio_in_r_delay_buff2_n_98,
      I3 => \audio_in_r_delay_buff2__0\(7),
      I4 => audio_in_r_delay_buff2_n_96,
      I5 => \audio_in_r_delay_buff2__0\(9),
      O => \audio_out_r[0]_INST_0_i_418_n_0\
    );
\audio_out_r[0]_INST_0_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(1),
      I2 => audio_in_r_delay_buff2_n_104,
      I3 => audio_in_r_delay_buff2_n_99,
      I4 => \audio_in_r_delay_buff2__0\(6),
      I5 => \audio_out_r[0]_INST_0_i_226_n_0\,
      O => \audio_out_r[0]_INST_0_i_419_n_0\
    );
\audio_out_r[0]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_78_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_42_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_42_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_42_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_114_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_115_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_116_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_117_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_42_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_42_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_42_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_42_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_118_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_119_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_120_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_121_n_0\
    );
\audio_out_r[0]_INST_0_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_416_n_0\,
      I2 => audio_in_r_delay_buff2_n_95,
      I3 => \audio_in_r_delay_buff2__0\(10),
      I4 => \audio_out_r[0]_INST_0_i_245_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_231_n_0\,
      O => \audio_out_r[0]_INST_0_i_420_n_0\
    );
\audio_out_r[0]_INST_0_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"369CC963C963369C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_417_n_0\,
      I2 => audio_in_r_delay_buff2_n_96,
      I3 => \audio_in_r_delay_buff2__0\(9),
      I4 => \audio_out_r[0]_INST_0_i_246_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_227_n_0\,
      O => \audio_out_r[0]_INST_0_i_421_n_0\
    );
\audio_out_r[0]_INST_0_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_418_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_452_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(3),
      I5 => audio_in_r_delay_buff2_n_102,
      O => \audio_out_r[0]_INST_0_i_422_n_0\
    );
\audio_out_r[0]_INST_0_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_419_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I3 => audio_in_r_delay_buff2_n_96,
      I4 => \audio_in_r_delay_buff2__0\(9),
      I5 => \audio_out_r[0]_INST_0_i_279_n_0\,
      O => \audio_out_r[0]_INST_0_i_423_n_0\
    );
\audio_out_r[0]_INST_0_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396C93C66C39C693"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => audio_in_r_delay_buff2_n_105,
      I2 => \audio_in_r_delay_buff2__0\(1),
      I3 => audio_in_r_delay_buff2_n_104,
      I4 => \audio_in_r_delay_buff2__0\(3),
      I5 => audio_in_r_delay_buff2_n_102,
      O => \audio_out_r[0]_INST_0_i_424_n_0\
    );
\audio_out_r[0]_INST_0_i_425\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_105,
      I1 => \audio_in_r_delay_buff2__0\(2),
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => audio_in_r_delay_buff2_n_103,
      O => \audio_out_r[0]_INST_0_i_425_n_0\
    );
\audio_out_r[0]_INST_0_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_104,
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => \audio_in_r_delay_buff2__0\(1),
      O => \audio_out_r[0]_INST_0_i_426_n_0\
    );
\audio_out_r[0]_INST_0_i_427\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_427_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_427_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_427_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_427_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_453_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_454_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_455_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_456_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_427_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_457_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_458_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_459_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_460_n_0\
    );
\audio_out_r[0]_INST_0_i_428\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_337_0\(0),
      I1 => audio_in_r_delay_buff2_n_96,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(9),
      O => \audio_out_r[0]_INST_0_i_428_n_0\
    );
\audio_out_r[0]_INST_0_i_429\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_397_0\(3),
      I1 => audio_in_r_delay_buff2_n_97,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(8),
      O => \audio_out_r[0]_INST_0_i_429_n_0\
    );
\audio_out_r[0]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_38_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_37_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_36_n_5\,
      O => \audio_out_r[0]_INST_0_i_43_n_0\
    );
\audio_out_r[0]_INST_0_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_397_0\(2),
      I1 => audio_in_r_delay_buff2_n_98,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(7),
      O => \audio_out_r[0]_INST_0_i_430_n_0\
    );
\audio_out_r[0]_INST_0_i_431\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_397_0\(1),
      I1 => audio_in_r_delay_buff2_n_99,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(6),
      O => \audio_out_r[0]_INST_0_i_431_n_0\
    );
\audio_out_r[0]_INST_0_i_432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(9),
      I2 => audio_in_r_delay_buff2_n_96,
      I3 => \audio_out_r[0]_INST_0_i_337_0\(0),
      I4 => \audio_out_r[0]_INST_0_i_452_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_337_0\(1),
      O => \audio_out_r[0]_INST_0_i_432_n_0\
    );
\audio_out_r[0]_INST_0_i_433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF659A30309A65CF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_397_0\(3),
      I3 => \audio_in_r_delay_buff2__0\(9),
      I4 => audio_in_r_delay_buff2_n_96,
      I5 => \audio_out_r[0]_INST_0_i_337_0\(0),
      O => \audio_out_r[0]_INST_0_i_433_n_0\
    );
\audio_out_r[0]_INST_0_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF659A30309A65CF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_397_0\(2),
      I3 => \audio_in_r_delay_buff2__0\(8),
      I4 => audio_in_r_delay_buff2_n_97,
      I5 => \audio_out_r[0]_INST_0_i_397_0\(3),
      O => \audio_out_r[0]_INST_0_i_434_n_0\
    );
\audio_out_r[0]_INST_0_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D8FF27FF2700D8"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(6),
      I2 => audio_in_r_delay_buff2_n_99,
      I3 => \audio_out_r[0]_INST_0_i_397_0\(1),
      I4 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_397_0\(2),
      O => \audio_out_r[0]_INST_0_i_435_n_0\
    );
\audio_out_r[0]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_79_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_44_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_44_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_44_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_122_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_123_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_124_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_125_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_44_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_44_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_44_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_44_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_126_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_127_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_128_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_129_n_0\
    );
\audio_out_r[0]_INST_0_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E41B4EB1B14E1BE4"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => audio_in_r_delay_buff2_n_97,
      I2 => \audio_in_r_delay_buff2__0\(8),
      I3 => \audio_out_r[0]_INST_0_i_230_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(1),
      I5 => audio_in_r_delay_buff2_n_104,
      O => \audio_out_r[0]_INST_0_i_445_n_0\
    );
\audio_out_r[0]_INST_0_i_446\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(6),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_99,
      O => \audio_out_r[0]_INST_0_i_446_n_0\
    );
\audio_out_r[0]_INST_0_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(5),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_100,
      O => \audio_out_r[0]_INST_0_i_447_n_0\
    );
\audio_out_r[0]_INST_0_i_448\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_320_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_230_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I3 => audio_in_r_delay_buff2_n_105,
      I4 => \audio_out_r[0]_INST_0_i_231_n_0\,
      O => \audio_out_r[0]_INST_0_i_448_n_0\
    );
\audio_out_r[0]_INST_0_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69393C66C39396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => audio_in_r_delay_buff2_n_105,
      I2 => \audio_in_r_delay_buff2__0\(5),
      I3 => audio_in_r_delay_buff2_n_100,
      I4 => audio_in_r_delay_buff2_n_98,
      I5 => \audio_in_r_delay_buff2__0\(7),
      O => \audio_out_r[0]_INST_0_i_449_n_0\
    );
\audio_out_r[0]_INST_0_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_80_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_45_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_45_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_45_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_130_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_131_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_132_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_133_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_45_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_45_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_45_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_45_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_134_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_135_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_136_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_137_n_0\
    );
\audio_out_r[0]_INST_0_i_450\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_99,
      I1 => \audio_in_r_delay_buff2__0\(6),
      I2 => audio_in_r_delay_buff2_n_101,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(4),
      O => \audio_out_r[0]_INST_0_i_450_n_0\
    );
\audio_out_r[0]_INST_0_i_451\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_100,
      I1 => \audio_in_r_delay_buff2__0\(5),
      I2 => audio_in_r_delay_buff2_n_102,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(3),
      O => \audio_out_r[0]_INST_0_i_451_n_0\
    );
\audio_out_r[0]_INST_0_i_452\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(10),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_95,
      O => \audio_out_r[0]_INST_0_i_452_n_0\
    );
\audio_out_r[0]_INST_0_i_453\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_397_0\(0),
      I1 => audio_in_r_delay_buff2_n_100,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(5),
      O => \audio_out_r[0]_INST_0_i_453_n_0\
    );
\audio_out_r[0]_INST_0_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^audio_out_r[0]_inst_0_i_22_0\(2),
      I1 => audio_in_r_delay_buff2_n_101,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(4),
      O => \audio_out_r[0]_INST_0_i_454_n_0\
    );
\audio_out_r[0]_INST_0_i_455\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^audio_out_r[0]_inst_0_i_22_0\(1),
      I1 => audio_in_r_delay_buff2_n_102,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(3),
      O => \audio_out_r[0]_INST_0_i_455_n_0\
    );
\audio_out_r[0]_INST_0_i_456\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^audio_out_r[0]_inst_0_i_22_0\(0),
      I1 => audio_in_r_delay_buff2_n_103,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(2),
      O => \audio_out_r[0]_INST_0_i_456_n_0\
    );
\audio_out_r[0]_INST_0_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F359A60C0CA659F3"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_397_0\(0),
      I3 => \audio_in_r_delay_buff2__0\(6),
      I4 => audio_in_r_delay_buff2_n_99,
      I5 => \audio_out_r[0]_INST_0_i_397_0\(1),
      O => \audio_out_r[0]_INST_0_i_457_n_0\
    );
\audio_out_r[0]_INST_0_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2700D8FFD8FF2700"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(4),
      I2 => audio_in_r_delay_buff2_n_101,
      I3 => \^audio_out_r[0]_inst_0_i_22_0\(2),
      I4 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_397_0\(0),
      O => \audio_out_r[0]_INST_0_i_458_n_0\
    );
\audio_out_r[0]_INST_0_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(3),
      I2 => audio_in_r_delay_buff2_n_102,
      I3 => \^audio_out_r[0]_inst_0_i_22_0\(1),
      I4 => \audio_out_r[0]_INST_0_i_227_n_0\,
      I5 => \^audio_out_r[0]_inst_0_i_22_0\(2),
      O => \audio_out_r[0]_INST_0_i_459_n_0\
    );
\audio_out_r[0]_INST_0_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_42_n_4\,
      I1 => \audio_out_r[0]_INST_0_i_37_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_36_n_6\,
      O => \audio_out_r[0]_INST_0_i_46_n_0\
    );
\audio_out_r[0]_INST_0_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CA659F3F359A60C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_279_n_0\,
      I2 => \^audio_out_r[0]_inst_0_i_22_0\(0),
      I3 => \audio_in_r_delay_buff2__0\(3),
      I4 => audio_in_r_delay_buff2_n_102,
      I5 => \^audio_out_r[0]_inst_0_i_22_0\(1),
      O => \audio_out_r[0]_INST_0_i_460_n_0\
    );
\audio_out_r[0]_INST_0_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_36_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_47_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_47_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_47_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_138_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_139_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_140_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_141_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_47_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_47_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_47_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_47_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_142_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_143_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_144_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_145_n_0\
    );
\audio_out_r[0]_INST_0_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_38_n_4\,
      I1 => \audio_out_r[12]_INST_0_i_48_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_47_n_6\,
      O => \audio_out_r[0]_INST_0_i_48_n_0\
    );
\audio_out_r[0]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_146_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_49_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_49_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_49_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_147_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_148_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_149_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_150_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_151_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_152_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_153_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_154_n_0\
    );
\audio_out_r[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_2_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[3]\(2),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[4]_inst_0_i_23\(2),
      I5 => \audio_out_r[0]_INST_0_i_8_n_0\,
      O => \audio_out_r[0]_INST_0_i_5_n_0\
    );
\audio_out_r[0]_INST_0_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_17_0\(0),
      I1 => audio_in_r_delay_buff2_n_76,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(29),
      O => \audio_out_r[0]_INST_0_i_50_n_0\
    );
\audio_out_r[0]_INST_0_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_23_0\(3),
      I1 => audio_in_r_delay_buff2_n_77,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(28),
      O => \audio_out_r[0]_INST_0_i_51_n_0\
    );
\audio_out_r[0]_INST_0_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_23_0\(2),
      I1 => audio_in_r_delay_buff2_n_78,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(27),
      O => \audio_out_r[0]_INST_0_i_52_n_0\
    );
\audio_out_r[0]_INST_0_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_23_0\(1),
      I1 => audio_in_r_delay_buff2_n_79,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(26),
      O => \audio_out_r[0]_INST_0_i_53_n_0\
    );
\audio_out_r[0]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B4BB444B4B44BB"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_17_0\(0),
      I2 => \audio_in_r_delay_buff2__0\(30),
      I3 => audio_in_r_delay_buff2_n_75,
      I4 => audio_in_r_delay_buff2_n_74,
      I5 => \audio_out_r[20]_INST_0_i_17_0\(1),
      O => \audio_out_r[0]_INST_0_i_54_n_0\
    );
\audio_out_r[0]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(28),
      I2 => audio_in_r_delay_buff2_n_77,
      I3 => \audio_out_r[0]_INST_0_i_23_0\(3),
      I4 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_17_0\(0),
      O => \audio_out_r[0]_INST_0_i_55_n_0\
    );
\audio_out_r[0]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8FF27002700D8FF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(27),
      I2 => audio_in_r_delay_buff2_n_78,
      I3 => \audio_out_r[0]_INST_0_i_23_0\(2),
      I4 => \audio_out_r[0]_INST_0_i_156_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_23_0\(3),
      O => \audio_out_r[0]_INST_0_i_56_n_0\
    );
\audio_out_r[0]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF659A30309A65CF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_23_0\(1),
      I3 => \audio_in_r_delay_buff2__0\(27),
      I4 => audio_in_r_delay_buff2_n_78,
      I5 => \audio_out_r[0]_INST_0_i_23_0\(2),
      O => \audio_out_r[0]_INST_0_i_57_n_0\
    );
\audio_out_r[0]_INST_0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_158_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_58_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_58_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_58_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_delay_buff2__0\(28 downto 25),
      S(3) => \audio_out_r[0]_INST_0_i_159_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_160_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_161_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_162_n_0\
    );
\audio_out_r[0]_INST_0_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_75,
      O => \audio_out_r[0]_INST_0_i_59_n_0\
    );
\audio_out_r[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_3_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[3]\(1),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[4]_inst_0_i_23\(1),
      I5 => \audio_out_r[0]_INST_0_i_9_n_0\,
      O => \audio_out_r[0]_INST_0_i_6_n_0\
    );
\audio_out_r[0]_INST_0_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_76,
      O => \audio_out_r[0]_INST_0_i_60_n_0\
    );
\audio_out_r[0]_INST_0_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_173_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_65_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_65_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_65_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_65_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_174_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_175_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_176_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_177_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[0]_INST_0_i_65_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[0]_INST_0_i_178_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_179_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_180_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_181_n_0\
    );
\audio_out_r[0]_INST_0_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_182_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_80_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_183_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_79_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_78_n_6\,
      O => \audio_out_r[0]_INST_0_i_66_n_0\
    );
\audio_out_r[0]_INST_0_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_183_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_79_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_78_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_80_n_6\,
      I4 => \audio_out_r[0]_INST_0_i_184_n_0\,
      O => \audio_out_r[0]_INST_0_i_67_n_0\
    );
\audio_out_r[0]_INST_0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_183_n_6\,
      I1 => \audio_out_r[0]_INST_0_i_79_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_185_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_80_n_7\,
      I4 => \audio_out_r[0]_INST_0_i_186_n_0\,
      O => \audio_out_r[0]_INST_0_i_68_n_0\
    );
\audio_out_r[0]_INST_0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_183_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_187_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_185_n_5\,
      I3 => \audio_out_r[0]_INST_0_i_188_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_189_n_0\,
      O => \audio_out_r[0]_INST_0_i_69_n_0\
    );
\audio_out_r[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8474747B8B8B8"
    )
        port map (
      I0 => \^audio_out_r[0]_inst_0_i_22_0\(0),
      I1 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_4_0\(0),
      I3 => \^audio_out_r[4]_inst_0_i_23\(0),
      I4 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I5 => \audio_out_r[3]\(0),
      O => \audio_out_r[0]_INST_0_i_7_n_0\
    );
\audio_out_r[0]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_66_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_74_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_79_n_4\,
      I3 => \audio_out_r[0]_INST_0_i_78_n_5\,
      I4 => \audio_out_r[0]_INST_0_i_80_n_4\,
      I5 => \audio_out_r[0]_INST_0_i_81_n_0\,
      O => \audio_out_r[0]_INST_0_i_70_n_0\
    );
\audio_out_r[0]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_67_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_182_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_80_n_5\,
      I3 => \audio_out_r[0]_INST_0_i_183_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_79_n_5\,
      I5 => \audio_out_r[0]_INST_0_i_78_n_6\,
      O => \audio_out_r[0]_INST_0_i_71_n_0\
    );
\audio_out_r[0]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_68_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_183_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_79_n_6\,
      I3 => \audio_out_r[0]_INST_0_i_78_n_7\,
      I4 => \audio_out_r[0]_INST_0_i_80_n_6\,
      I5 => \audio_out_r[0]_INST_0_i_184_n_0\,
      O => \audio_out_r[0]_INST_0_i_72_n_0\
    );
\audio_out_r[0]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_69_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_183_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_79_n_7\,
      I3 => \audio_out_r[0]_INST_0_i_185_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_80_n_7\,
      I5 => \audio_out_r[0]_INST_0_i_186_n_0\,
      O => \audio_out_r[0]_INST_0_i_73_n_0\
    );
\audio_out_r[0]_INST_0_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_183_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_74_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_74_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_74_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_74_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_190_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_191_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_192_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_193_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_74_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_74_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_74_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_74_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_194_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_195_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_196_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_197_n_0\
    );
\audio_out_r[0]_INST_0_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_42_n_5\,
      I1 => \audio_out_r[0]_INST_0_i_44_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_36_n_7\,
      O => \audio_out_r[0]_INST_0_i_75_n_0\
    );
\audio_out_r[0]_INST_0_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_42_n_6\,
      I1 => \audio_out_r[0]_INST_0_i_44_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_74_n_4\,
      O => \audio_out_r[0]_INST_0_i_76_n_0\
    );
\audio_out_r[0]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_42_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_74_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_44_n_6\,
      O => \audio_out_r[0]_INST_0_i_77_n_0\
    );
\audio_out_r[0]_INST_0_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_185_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_78_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_78_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_78_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_198_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_199_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_200_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_201_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_78_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_78_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_78_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_78_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_202_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_203_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_204_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_205_n_0\
    );
\audio_out_r[0]_INST_0_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_187_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_79_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_79_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_79_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_206_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_207_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_208_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_209_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_79_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_79_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_79_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_79_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_210_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_211_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_212_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_213_n_0\
    );
\audio_out_r[0]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_4_0\(2),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[0]_inst_0_i_22_0\(2),
      O => \audio_out_r[0]_INST_0_i_8_n_0\
    );
\audio_out_r[0]_INST_0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_188_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_80_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_80_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_80_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_214_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_215_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_216_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_217_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_80_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_80_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_80_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_80_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_218_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_219_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_220_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_221_n_0\
    );
\audio_out_r[0]_INST_0_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_78_n_4\,
      I1 => \audio_out_r[0]_INST_0_i_44_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_74_n_6\,
      O => \audio_out_r[0]_INST_0_i_81_n_0\
    );
\audio_out_r[0]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8FA88DD50D800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(13),
      I2 => audio_in_r_delay_buff2_n_92,
      I3 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I4 => audio_in_r_delay_buff2_n_96,
      I5 => \audio_in_r_delay_buff2__0\(9),
      O => \audio_out_r[0]_INST_0_i_82_n_0\
    );
\audio_out_r[0]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(12),
      I2 => audio_in_r_delay_buff2_n_93,
      I3 => audio_in_r_delay_buff2_n_99,
      I4 => \audio_in_r_delay_buff2__0\(6),
      I5 => \audio_out_r[0]_INST_0_i_226_n_0\,
      O => \audio_out_r[0]_INST_0_i_83_n_0\
    );
\audio_out_r[0]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(11),
      I2 => audio_in_r_delay_buff2_n_94,
      I3 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(5),
      I5 => audio_in_r_delay_buff2_n_100,
      O => \audio_out_r[0]_INST_0_i_84_n_0\
    );
\audio_out_r[0]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8DD50FA88D800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(10),
      I2 => audio_in_r_delay_buff2_n_95,
      I3 => \audio_out_r[0]_INST_0_i_227_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(6),
      I5 => audio_in_r_delay_buff2_n_99,
      O => \audio_out_r[0]_INST_0_i_85_n_0\
    );
\audio_out_r[0]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_82_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_228_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I4 => audio_in_r_delay_buff2_n_95,
      I5 => \audio_in_r_delay_buff2__0\(10),
      O => \audio_out_r[0]_INST_0_i_86_n_0\
    );
\audio_out_r[0]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_83_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_229_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I4 => audio_in_r_delay_buff2_n_96,
      I5 => \audio_in_r_delay_buff2__0\(9),
      O => \audio_out_r[0]_INST_0_i_87_n_0\
    );
\audio_out_r[0]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_84_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_230_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_226_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(12),
      I5 => audio_in_r_delay_buff2_n_93,
      O => \audio_out_r[0]_INST_0_i_88_n_0\
    );
\audio_out_r[0]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC396696996C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_85_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_231_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_223_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(11),
      I5 => audio_in_r_delay_buff2_n_94,
      O => \audio_out_r[0]_INST_0_i_89_n_0\
    );
\audio_out_r[0]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_4_0\(1),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[0]_inst_0_i_22_0\(1),
      O => \audio_out_r[0]_INST_0_i_9_n_0\
    );
\audio_out_r[0]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(18),
      I2 => audio_in_r_delay_buff2_n_87,
      I3 => audio_in_r_delay_buff2_n_85,
      I4 => \audio_in_r_delay_buff2__0\(20),
      I5 => \audio_out_r[0]_INST_0_i_233_n_0\,
      O => \audio_out_r[0]_INST_0_i_90_n_0\
    );
\audio_out_r[0]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(17),
      I2 => audio_in_r_delay_buff2_n_88,
      I3 => audio_in_r_delay_buff2_n_86,
      I4 => \audio_in_r_delay_buff2__0\(19),
      I5 => \audio_out_r[0]_INST_0_i_234_n_0\,
      O => \audio_out_r[0]_INST_0_i_91_n_0\
    );
\audio_out_r[0]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(16),
      I2 => audio_in_r_delay_buff2_n_89,
      I3 => audio_in_r_delay_buff2_n_87,
      I4 => \audio_in_r_delay_buff2__0\(18),
      I5 => \audio_out_r[0]_INST_0_i_235_n_0\,
      O => \audio_out_r[0]_INST_0_i_92_n_0\
    );
\audio_out_r[0]_INST_0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(15),
      I2 => audio_in_r_delay_buff2_n_90,
      I3 => audio_in_r_delay_buff2_n_88,
      I4 => \audio_in_r_delay_buff2__0\(17),
      I5 => \audio_out_r[0]_INST_0_i_236_n_0\,
      O => \audio_out_r[0]_INST_0_i_93_n_0\
    );
\audio_out_r[0]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_90_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_237_n_0\,
      I3 => audio_in_r_delay_buff2_n_86,
      I4 => \audio_in_r_delay_buff2__0\(19),
      I5 => \audio_out_r[0]_INST_0_i_234_n_0\,
      O => \audio_out_r[0]_INST_0_i_94_n_0\
    );
\audio_out_r[0]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_91_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_233_n_0\,
      I3 => audio_in_r_delay_buff2_n_87,
      I4 => \audio_in_r_delay_buff2__0\(18),
      I5 => \audio_out_r[0]_INST_0_i_235_n_0\,
      O => \audio_out_r[0]_INST_0_i_95_n_0\
    );
\audio_out_r[0]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_92_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_234_n_0\,
      I3 => audio_in_r_delay_buff2_n_88,
      I4 => \audio_in_r_delay_buff2__0\(17),
      I5 => \audio_out_r[0]_INST_0_i_236_n_0\,
      O => \audio_out_r[0]_INST_0_i_96_n_0\
    );
\audio_out_r[0]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_93_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_235_n_0\,
      I3 => audio_in_r_delay_buff2_n_89,
      I4 => \audio_in_r_delay_buff2__0\(16),
      I5 => \audio_out_r[0]_INST_0_i_238_n_0\,
      O => \audio_out_r[0]_INST_0_i_97_n_0\
    );
\audio_out_r[0]_INST_0_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(16),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_89,
      O => \audio_out_r[0]_INST_0_i_98_n_0\
    );
\audio_out_r[0]_INST_0_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(15),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_90,
      O => \audio_out_r[0]_INST_0_i_99_n_0\
    );
\audio_out_r[12]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[12]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_r[12]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_r[12]_INST_0_i_3_n_0\,
      DI(0) => \audio_out_r[12]_INST_0_i_4_n_0\,
      O(3 downto 0) => audio_out_r(15 downto 12),
      S(3) => \audio_out_r[12]_INST_0_i_5_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_6_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_7_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_8_n_0\
    );
\audio_out_r[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_9_n_0\,
      I1 => \^audio_out_r[16]_inst_0_i_24\(2),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[15]\(2),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[12]_INST_0_i_1_n_0\
    );
\audio_out_r[12]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_5_0\(1),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[16]_inst_0_i_32_0\(1),
      O => \audio_out_r[12]_INST_0_i_10_n_0\
    );
\audio_out_r[12]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(21),
      I2 => audio_in_r_delay_buff2_n_84,
      I3 => audio_in_r_delay_buff2_n_82,
      I4 => \audio_in_r_delay_buff2__0\(23),
      I5 => \audio_out_r[0]_INST_0_i_240_n_0\,
      O => \audio_out_r[12]_INST_0_i_100_n_0\
    );
\audio_out_r[12]_INST_0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(20),
      I2 => audio_in_r_delay_buff2_n_85,
      I3 => audio_in_r_delay_buff2_n_83,
      I4 => \audio_in_r_delay_buff2__0\(22),
      I5 => \audio_out_r[0]_INST_0_i_239_n_0\,
      O => \audio_out_r[12]_INST_0_i_101_n_0\
    );
\audio_out_r[12]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(19),
      I2 => audio_in_r_delay_buff2_n_86,
      I3 => audio_in_r_delay_buff2_n_84,
      I4 => \audio_in_r_delay_buff2__0\(21),
      I5 => \audio_out_r[0]_INST_0_i_237_n_0\,
      O => \audio_out_r[12]_INST_0_i_102_n_0\
    );
\audio_out_r[12]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_99_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(27),
      I3 => audio_in_r_delay_buff2_n_78,
      I4 => \audio_out_r[0]_INST_0_i_237_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_240_n_0\,
      O => \audio_out_r[12]_INST_0_i_103_n_0\
    );
\audio_out_r[12]_INST_0_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_100_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I3 => audio_in_r_delay_buff2_n_83,
      I4 => \audio_in_r_delay_buff2__0\(22),
      I5 => \audio_out_r[0]_INST_0_i_239_n_0\,
      O => \audio_out_r[12]_INST_0_i_104_n_0\
    );
\audio_out_r[12]_INST_0_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_101_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_240_n_0\,
      I3 => audio_in_r_delay_buff2_n_84,
      I4 => \audio_in_r_delay_buff2__0\(21),
      I5 => \audio_out_r[0]_INST_0_i_237_n_0\,
      O => \audio_out_r[12]_INST_0_i_105_n_0\
    );
\audio_out_r[12]_INST_0_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_102_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I3 => audio_in_r_delay_buff2_n_85,
      I4 => \audio_in_r_delay_buff2__0\(20),
      I5 => \audio_out_r[0]_INST_0_i_233_n_0\,
      O => \audio_out_r[12]_INST_0_i_106_n_0\
    );
\audio_out_r[12]_INST_0_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(29),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_76,
      O => \audio_out_r[12]_INST_0_i_107_n_0\
    );
\audio_out_r[12]_INST_0_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(28),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_77,
      O => \audio_out_r[12]_INST_0_i_108_n_0\
    );
\audio_out_r[12]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(27),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_78,
      O => \audio_out_r[12]_INST_0_i_109_n_0\
    );
\audio_out_r[12]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_5_0\(0),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[16]_inst_0_i_32_0\(0),
      O => \audio_out_r[12]_INST_0_i_11_n_0\
    );
\audio_out_r[12]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53F35FFFAC0CA000"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(30),
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(25),
      I4 => audio_in_r_delay_buff2_n_80,
      I5 => \audio_out_r[0]_INST_0_i_157_n_0\,
      O => \audio_out_r[12]_INST_0_i_110_n_0\
    );
\audio_out_r[12]_INST_0_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(17),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_88,
      O => \audio_out_r[12]_INST_0_i_111_n_0\
    );
\audio_out_r[12]_INST_0_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(16),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_89,
      O => \audio_out_r[12]_INST_0_i_112_n_0\
    );
\audio_out_r[12]_INST_0_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(15),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_90,
      O => \audio_out_r[12]_INST_0_i_113_n_0\
    );
\audio_out_r[12]_INST_0_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_141_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_114_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_114_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_114_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_114_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_buff2__0\(12 downto 9),
      S(3) => \audio_out_r[12]_INST_0_i_116_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_117_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_118_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_119_n_0\
    );
\audio_out_r[12]_INST_0_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(14),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_91,
      O => \audio_out_r[12]_INST_0_i_115_n_0\
    );
\audio_out_r[12]_INST_0_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_93,
      O => \audio_out_r[12]_INST_0_i_116_n_0\
    );
\audio_out_r[12]_INST_0_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_94,
      O => \audio_out_r[12]_INST_0_i_117_n_0\
    );
\audio_out_r[12]_INST_0_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_95,
      O => \audio_out_r[12]_INST_0_i_118_n_0\
    );
\audio_out_r[12]_INST_0_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_96,
      O => \audio_out_r[12]_INST_0_i_119_n_0\
    );
\audio_out_r[12]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[8]_INST_0_i_5_0\(3),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[12]_inst_0_i_32_0\(3),
      O => \audio_out_r[12]_INST_0_i_12_n_0\
    );
\audio_out_r[12]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_i_13_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_13_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_13_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_13_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_r[12]_INST_0_i_14\(3 downto 0),
      O(3 downto 0) => \^audio_out_r[12]_inst_0_i_24\(3 downto 0),
      S(3 downto 0) => \audio_out_r[12]_INST_0_i_14_0\(3 downto 0)
    );
\audio_out_r[12]_INST_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_i_16_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_16_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_16_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_16_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[12]_INST_0_i_25_n_0\,
      DI(2) => \audio_out_r[12]_INST_0_i_26_n_0\,
      DI(1) => \audio_out_r[12]_INST_0_i_27_n_0\,
      DI(0) => \audio_out_r[12]_INST_0_i_28_n_0\,
      O(3 downto 0) => \^audio_out_r[12]_inst_0_i_32_0\(3 downto 0),
      S(3) => \audio_out_r[12]_INST_0_i_29_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_30_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_31_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_32_n_0\
    );
\audio_out_r[12]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_10_n_0\,
      I1 => \^audio_out_r[16]_inst_0_i_24\(1),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[15]\(1),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[12]_INST_0_i_2_n_0\
    );
\audio_out_r[12]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_40_n_6\,
      I1 => \audio_out_r[16]_INST_0_i_41_n_5\,
      I2 => \audio_out_r[12]_INST_0_i_43_n_4\,
      I3 => \audio_out_r[16]_INST_0_i_41_n_4\,
      I4 => \audio_out_r[16]_INST_0_i_39_n_7\,
      I5 => \audio_out_r[16]_INST_0_i_40_n_5\,
      O => \audio_out_r[12]_INST_0_i_25_n_0\
    );
\audio_out_r[12]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_43_n_5\,
      I1 => \audio_out_r[16]_INST_0_i_41_n_6\,
      I2 => \audio_out_r[16]_INST_0_i_40_n_7\,
      I3 => \audio_out_r[12]_INST_0_i_44_n_2\,
      I4 => \audio_out_r[12]_INST_0_i_45_n_0\,
      O => \audio_out_r[12]_INST_0_i_26_n_0\
    );
\audio_out_r[12]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_43_n_6\,
      I1 => \audio_out_r[16]_INST_0_i_41_n_7\,
      I2 => \audio_out_r[12]_INST_0_i_46_n_4\,
      I3 => \audio_out_r[12]_INST_0_i_44_n_7\,
      I4 => \audio_out_r[12]_INST_0_i_47_n_0\,
      O => \audio_out_r[12]_INST_0_i_27_n_0\
    );
\audio_out_r[12]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_43_n_7\,
      I1 => \audio_out_r[12]_INST_0_i_48_n_4\,
      I2 => \audio_out_r[12]_INST_0_i_46_n_5\,
      I3 => \audio_out_r[12]_INST_0_i_49_n_4\,
      I4 => \audio_out_r[12]_INST_0_i_50_n_0\,
      O => \audio_out_r[12]_INST_0_i_28_n_0\
    );
\audio_out_r[12]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_25_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_51_n_0\,
      I2 => \audio_out_r[16]_INST_0_i_39_n_7\,
      I3 => \audio_out_r[16]_INST_0_i_41_n_4\,
      I4 => \audio_out_r[16]_INST_0_i_40_n_5\,
      O => \audio_out_r[12]_INST_0_i_29_n_0\
    );
\audio_out_r[12]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_11_n_0\,
      I1 => \^audio_out_r[16]_inst_0_i_24\(0),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[15]\(0),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[12]_INST_0_i_3_n_0\
    );
\audio_out_r[12]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_26_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_52_n_0\,
      I2 => \audio_out_r[12]_INST_0_i_43_n_4\,
      I3 => \audio_out_r[16]_INST_0_i_41_n_5\,
      I4 => \audio_out_r[16]_INST_0_i_40_n_6\,
      O => \audio_out_r[12]_INST_0_i_30_n_0\
    );
\audio_out_r[12]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_27_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_43_n_5\,
      I2 => \audio_out_r[16]_INST_0_i_41_n_6\,
      I3 => \audio_out_r[16]_INST_0_i_40_n_7\,
      I4 => \audio_out_r[12]_INST_0_i_44_n_2\,
      I5 => \audio_out_r[12]_INST_0_i_45_n_0\,
      O => \audio_out_r[12]_INST_0_i_31_n_0\
    );
\audio_out_r[12]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_28_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_43_n_6\,
      I2 => \audio_out_r[16]_INST_0_i_41_n_7\,
      I3 => \audio_out_r[12]_INST_0_i_46_n_4\,
      I4 => \audio_out_r[12]_INST_0_i_44_n_7\,
      I5 => \audio_out_r[12]_INST_0_i_47_n_0\,
      O => \audio_out_r[12]_INST_0_i_32_n_0\
    );
\audio_out_r[12]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_i_33_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_33_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_33_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_33_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[12]_INST_0_i_53_n_0\,
      DI(2) => \audio_out_r[12]_INST_0_i_54_n_0\,
      DI(1) => \audio_out_r[12]_INST_0_i_55_n_0\,
      DI(0) => \audio_out_r[12]_INST_0_i_56_n_0\,
      O(3 downto 0) => audio_in_r_buff2_32(3 downto 0),
      S(3) => \audio_out_r[12]_INST_0_i_57_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_58_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_59_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_60_n_0\
    );
\audio_out_r[12]_INST_0_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_40_n_0\,
      CO(3 downto 2) => \NLW_audio_out_r[12]_INST_0_i_34_CO_UNCONNECTED\(3 downto 2),
      CO(1) => audio_in_r_buff2_13(0),
      CO(0) => \NLW_audio_out_r[12]_INST_0_i_34_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_audio_out_r[12]_INST_0_i_34_O_UNCONNECTED\(3 downto 1),
      O(0) => audio_in_r_buff2_14(0),
      S(3 downto 1) => B"001",
      S(0) => \audio_out_r[12]_INST_0_i_61_n_0\
    );
\audio_out_r[12]_INST_0_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_i_36_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_36_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_36_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_36_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[12]_INST_0_i_62_n_0\,
      DI(2) => \audio_out_r[12]_INST_0_i_63_n_0\,
      DI(1) => \audio_out_r[12]_INST_0_i_64_n_0\,
      DI(0) => \audio_out_r[12]_INST_0_i_65_n_0\,
      O(3 downto 0) => audio_in_r_buff2_26(3 downto 0),
      S(3) => \audio_out_r[12]_INST_0_i_66_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_67_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_68_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_69_n_0\
    );
\audio_out_r[12]_INST_0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_i_38_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_38_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_38_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_38_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[12]_INST_0_i_70_n_0\,
      DI(2) => \audio_out_r[12]_INST_0_i_71_n_0\,
      DI(1) => \audio_out_r[12]_INST_0_i_72_n_0\,
      DI(0) => \audio_out_r[12]_INST_0_i_73_n_0\,
      O(3 downto 0) => audio_in_r_buff2_20(3 downto 0),
      S(3) => \audio_out_r[12]_INST_0_i_74_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_75_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_76_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_77_n_0\
    );
\audio_out_r[12]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_12_n_0\,
      I1 => \^audio_out_r[12]_inst_0_i_24\(3),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[11]\(3),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[12]_INST_0_i_4_n_0\
    );
\audio_out_r[12]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_i_39_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_40_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_40_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_40_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_r[20]_INST_0_i_115_n_0\,
      O(3 downto 0) => audio_in_r_buff2_12(3 downto 0),
      S(3) => \audio_out_r[12]_INST_0_i_78_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_79_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_80_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_81_n_0\
    );
\audio_out_r[12]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_47_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_43_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_43_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_43_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[12]_INST_0_i_82_n_0\,
      DI(2) => \audio_out_r[12]_INST_0_i_83_n_0\,
      DI(1) => \audio_out_r[12]_INST_0_i_84_n_0\,
      DI(0) => \audio_out_r[12]_INST_0_i_85_n_0\,
      O(3) => \audio_out_r[12]_INST_0_i_43_n_4\,
      O(2) => \audio_out_r[12]_INST_0_i_43_n_5\,
      O(1) => \audio_out_r[12]_INST_0_i_43_n_6\,
      O(0) => \audio_out_r[12]_INST_0_i_43_n_7\,
      S(3) => \audio_out_r[12]_INST_0_i_86_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_87_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_88_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_89_n_0\
    );
\audio_out_r[12]_INST_0_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_49_n_0\,
      CO(3 downto 2) => \NLW_audio_out_r[12]_INST_0_i_44_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \audio_out_r[12]_INST_0_i_44_n_2\,
      CO(0) => \NLW_audio_out_r[12]_INST_0_i_44_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_audio_out_r[12]_INST_0_i_44_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_r[12]_INST_0_i_44_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \audio_out_r[12]_INST_0_i_90_n_0\
    );
\audio_out_r[12]_INST_0_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_40_n_6\,
      I1 => \audio_out_r[16]_INST_0_i_41_n_5\,
      I2 => \audio_out_r[12]_INST_0_i_43_n_4\,
      O => \audio_out_r[12]_INST_0_i_45_n_0\
    );
\audio_out_r[12]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_38_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_46_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_46_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_46_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[12]_INST_0_i_91_n_0\,
      DI(2) => \audio_out_r[12]_INST_0_i_92_n_0\,
      DI(1) => \audio_out_r[12]_INST_0_i_93_n_0\,
      DI(0) => \audio_out_r[12]_INST_0_i_94_n_0\,
      O(3) => \audio_out_r[12]_INST_0_i_46_n_4\,
      O(2) => \audio_out_r[12]_INST_0_i_46_n_5\,
      O(1) => \audio_out_r[12]_INST_0_i_46_n_6\,
      O(0) => \audio_out_r[12]_INST_0_i_46_n_7\,
      S(3) => \audio_out_r[12]_INST_0_i_95_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_96_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_97_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_98_n_0\
    );
\audio_out_r[12]_INST_0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_40_n_7\,
      I1 => \audio_out_r[16]_INST_0_i_41_n_6\,
      I2 => \audio_out_r[12]_INST_0_i_43_n_5\,
      O => \audio_out_r[12]_INST_0_i_47_n_0\
    );
\audio_out_r[12]_INST_0_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_37_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_48_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_48_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_48_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[12]_INST_0_i_99_n_0\,
      DI(2) => \audio_out_r[12]_INST_0_i_100_n_0\,
      DI(1) => \audio_out_r[12]_INST_0_i_101_n_0\,
      DI(0) => \audio_out_r[12]_INST_0_i_102_n_0\,
      O(3) => \audio_out_r[12]_INST_0_i_48_n_4\,
      O(2) => \audio_out_r[12]_INST_0_i_48_n_5\,
      O(1) => \audio_out_r[12]_INST_0_i_48_n_6\,
      O(0) => \audio_out_r[12]_INST_0_i_48_n_7\,
      S(3) => \audio_out_r[12]_INST_0_i_103_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_104_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_105_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_106_n_0\
    );
\audio_out_r[12]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_39_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_49_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_49_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_49_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_r[0]_INST_0_i_157_n_0\,
      O(3) => \audio_out_r[12]_INST_0_i_49_n_4\,
      O(2) => \audio_out_r[12]_INST_0_i_49_n_5\,
      O(1) => \audio_out_r[12]_INST_0_i_49_n_6\,
      O(0) => \audio_out_r[12]_INST_0_i_49_n_7\,
      S(3) => \audio_out_r[12]_INST_0_i_107_n_0\,
      S(2) => \audio_out_r[12]_INST_0_i_108_n_0\,
      S(1) => \audio_out_r[12]_INST_0_i_109_n_0\,
      S(0) => \audio_out_r[12]_INST_0_i_110_n_0\
    );
\audio_out_r[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_1_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[15]\(3),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[16]_inst_0_i_24\(3),
      I5 => \audio_out_r[16]_INST_0_i_12_n_0\,
      O => \audio_out_r[12]_INST_0_i_5_n_0\
    );
\audio_out_r[12]_INST_0_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_46_n_4\,
      I1 => \audio_out_r[16]_INST_0_i_41_n_7\,
      I2 => \audio_out_r[12]_INST_0_i_43_n_6\,
      O => \audio_out_r[12]_INST_0_i_50_n_0\
    );
\audio_out_r[12]_INST_0_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_40_n_4\,
      I1 => \audio_out_r[16]_INST_0_i_39_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_7\,
      O => \audio_out_r[12]_INST_0_i_51_n_0\
    );
\audio_out_r[12]_INST_0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_40_n_5\,
      I1 => \audio_out_r[16]_INST_0_i_39_n_7\,
      I2 => \audio_out_r[16]_INST_0_i_41_n_4\,
      O => \audio_out_r[12]_INST_0_i_52_n_0\
    );
\audio_out_r[12]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(21),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_84,
      I3 => audio_in_r_buff2_n_90,
      I4 => \audio_in_r_buff2__0\(15),
      I5 => \audio_out_r[12]_INST_0_i_111_n_0\,
      O => \audio_out_r[12]_INST_0_i_53_n_0\
    );
\audio_out_r[12]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(20),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_85,
      I3 => audio_in_r_buff2_n_91,
      I4 => \audio_in_r_buff2__0\(14),
      I5 => \audio_out_r[12]_INST_0_i_112_n_0\,
      O => \audio_out_r[12]_INST_0_i_54_n_0\
    );
\audio_out_r[12]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(19),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_86,
      I3 => audio_in_r_buff2_n_92,
      I4 => \audio_in_r_buff2__0\(13),
      I5 => \audio_out_r[12]_INST_0_i_113_n_0\,
      O => \audio_out_r[12]_INST_0_i_55_n_0\
    );
\audio_out_r[12]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(18),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_87,
      I3 => audio_in_r_buff2_n_93,
      I4 => \audio_in_r_buff2__0\(12),
      I5 => \audio_out_r[12]_INST_0_i_115_n_0\,
      O => \audio_out_r[12]_INST_0_i_56_n_0\
    );
\audio_out_r[12]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_53_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_214_n_0\,
      I2 => audio_in_r_buff2_n_89,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(16),
      I5 => \audio_out_r[16]_INST_0_i_96_n_0\,
      O => \audio_out_r[12]_INST_0_i_57_n_0\
    );
\audio_out_r[12]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_54_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_215_n_0\,
      I2 => audio_in_r_buff2_n_90,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(15),
      I5 => \audio_out_r[12]_INST_0_i_111_n_0\,
      O => \audio_out_r[12]_INST_0_i_58_n_0\
    );
\audio_out_r[12]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_55_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_93_n_0\,
      I2 => audio_in_r_buff2_n_91,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(14),
      I5 => \audio_out_r[12]_INST_0_i_112_n_0\,
      O => \audio_out_r[12]_INST_0_i_59_n_0\
    );
\audio_out_r[12]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_2_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[15]\(2),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[16]_inst_0_i_24\(2),
      I5 => \audio_out_r[12]_INST_0_i_9_n_0\,
      O => \audio_out_r[12]_INST_0_i_6_n_0\
    );
\audio_out_r[12]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_56_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_94_n_0\,
      I2 => audio_in_r_buff2_n_92,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(13),
      I5 => \audio_out_r[12]_INST_0_i_113_n_0\,
      O => \audio_out_r[12]_INST_0_i_60_n_0\
    );
\audio_out_r[12]_INST_0_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(30),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_75,
      O => \audio_out_r[12]_INST_0_i_61_n_0\
    );
\audio_out_r[12]_INST_0_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(20),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_85,
      O => \audio_out_r[12]_INST_0_i_62_n_0\
    );
\audio_out_r[12]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(19),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_86,
      O => \audio_out_r[12]_INST_0_i_63_n_0\
    );
\audio_out_r[12]_INST_0_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(18),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_87,
      O => \audio_out_r[12]_INST_0_i_64_n_0\
    );
\audio_out_r[12]_INST_0_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(17),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_88,
      O => \audio_out_r[12]_INST_0_i_65_n_0\
    );
\audio_out_r[12]_INST_0_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_85,
      I1 => \audio_in_r_buff2__0\(20),
      I2 => audio_in_r_buff2_n_82,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(23),
      O => \audio_out_r[12]_INST_0_i_66_n_0\
    );
\audio_out_r[12]_INST_0_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_86,
      I1 => \audio_in_r_buff2__0\(19),
      I2 => audio_in_r_buff2_n_83,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(22),
      O => \audio_out_r[12]_INST_0_i_67_n_0\
    );
\audio_out_r[12]_INST_0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_87,
      I1 => \audio_in_r_buff2__0\(18),
      I2 => audio_in_r_buff2_n_84,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(21),
      O => \audio_out_r[12]_INST_0_i_68_n_0\
    );
\audio_out_r[12]_INST_0_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_88,
      I1 => \audio_in_r_buff2__0\(17),
      I2 => audio_in_r_buff2_n_85,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(20),
      O => \audio_out_r[12]_INST_0_i_69_n_0\
    );
\audio_out_r[12]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_3_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[15]\(1),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[16]_inst_0_i_24\(1),
      I5 => \audio_out_r[12]_INST_0_i_10_n_0\,
      O => \audio_out_r[12]_INST_0_i_7_n_0\
    );
\audio_out_r[12]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(22),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_83,
      I3 => audio_in_r_buff2_n_81,
      I4 => \audio_in_r_buff2__0\(24),
      I5 => \audio_out_r[20]_INST_0_i_115_n_0\,
      O => \audio_out_r[12]_INST_0_i_70_n_0\
    );
\audio_out_r[12]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(21),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_84,
      I3 => audio_in_r_buff2_n_82,
      I4 => \audio_in_r_buff2__0\(23),
      I5 => \audio_out_r[20]_INST_0_i_171_n_0\,
      O => \audio_out_r[12]_INST_0_i_71_n_0\
    );
\audio_out_r[12]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(20),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_85,
      I3 => audio_in_r_buff2_n_83,
      I4 => \audio_in_r_buff2__0\(22),
      I5 => \audio_out_r[20]_INST_0_i_172_n_0\,
      O => \audio_out_r[12]_INST_0_i_72_n_0\
    );
\audio_out_r[12]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(19),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_86,
      I3 => audio_in_r_buff2_n_84,
      I4 => \audio_in_r_buff2__0\(21),
      I5 => \audio_out_r[20]_INST_0_i_182_n_0\,
      O => \audio_out_r[12]_INST_0_i_73_n_0\
    );
\audio_out_r[12]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_70_n_0\,
      I1 => \audio_in_r_buff2__0\(27),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_78,
      I4 => \audio_out_r[20]_INST_0_i_182_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_171_n_0\,
      O => \audio_out_r[12]_INST_0_i_74_n_0\
    );
\audio_out_r[12]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_71_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I2 => audio_in_r_buff2_n_83,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(22),
      I5 => \audio_out_r[20]_INST_0_i_172_n_0\,
      O => \audio_out_r[12]_INST_0_i_75_n_0\
    );
\audio_out_r[12]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_72_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_171_n_0\,
      I2 => audio_in_r_buff2_n_84,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(21),
      I5 => \audio_out_r[20]_INST_0_i_182_n_0\,
      O => \audio_out_r[12]_INST_0_i_76_n_0\
    );
\audio_out_r[12]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_73_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_172_n_0\,
      I2 => audio_in_r_buff2_n_85,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(20),
      I5 => \audio_out_r[20]_INST_0_i_214_n_0\,
      O => \audio_out_r[12]_INST_0_i_77_n_0\
    );
\audio_out_r[12]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(29),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_76,
      O => \audio_out_r[12]_INST_0_i_78_n_0\
    );
\audio_out_r[12]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(28),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_77,
      O => \audio_out_r[12]_INST_0_i_79_n_0\
    );
\audio_out_r[12]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_4_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[15]\(0),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[16]_inst_0_i_24\(0),
      I5 => \audio_out_r[12]_INST_0_i_11_n_0\,
      O => \audio_out_r[12]_INST_0_i_8_n_0\
    );
\audio_out_r[12]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(27),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_78,
      O => \audio_out_r[12]_INST_0_i_80_n_0\
    );
\audio_out_r[12]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF77FFB8308800"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(30),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_75,
      I3 => \audio_in_r_buff2__0\(25),
      I4 => audio_in_r_buff2_n_80,
      I5 => \audio_out_r[20]_INST_0_i_115_n_0\,
      O => \audio_out_r[12]_INST_0_i_81_n_0\
    );
\audio_out_r[12]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(21),
      I2 => audio_in_r_delay_buff2_n_84,
      I3 => audio_in_r_delay_buff2_n_90,
      I4 => \audio_in_r_delay_buff2__0\(15),
      I5 => \audio_out_r[0]_INST_0_i_242_n_0\,
      O => \audio_out_r[12]_INST_0_i_82_n_0\
    );
\audio_out_r[12]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(20),
      I2 => audio_in_r_delay_buff2_n_85,
      I3 => audio_in_r_delay_buff2_n_91,
      I4 => \audio_in_r_delay_buff2__0\(14),
      I5 => \audio_out_r[0]_INST_0_i_243_n_0\,
      O => \audio_out_r[12]_INST_0_i_83_n_0\
    );
\audio_out_r[12]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(19),
      I2 => audio_in_r_delay_buff2_n_86,
      I3 => audio_in_r_delay_buff2_n_92,
      I4 => \audio_in_r_delay_buff2__0\(13),
      I5 => \audio_out_r[0]_INST_0_i_244_n_0\,
      O => \audio_out_r[12]_INST_0_i_84_n_0\
    );
\audio_out_r[12]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(18),
      I2 => audio_in_r_delay_buff2_n_87,
      I3 => audio_in_r_delay_buff2_n_93,
      I4 => \audio_in_r_delay_buff2__0\(12),
      I5 => \audio_out_r[0]_INST_0_i_228_n_0\,
      O => \audio_out_r[12]_INST_0_i_85_n_0\
    );
\audio_out_r[12]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_82_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_233_n_0\,
      I3 => audio_in_r_delay_buff2_n_89,
      I4 => \audio_in_r_delay_buff2__0\(16),
      I5 => \audio_out_r[0]_INST_0_i_238_n_0\,
      O => \audio_out_r[12]_INST_0_i_86_n_0\
    );
\audio_out_r[12]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_83_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_234_n_0\,
      I3 => audio_in_r_delay_buff2_n_90,
      I4 => \audio_in_r_delay_buff2__0\(15),
      I5 => \audio_out_r[0]_INST_0_i_242_n_0\,
      O => \audio_out_r[12]_INST_0_i_87_n_0\
    );
\audio_out_r[12]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_84_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_235_n_0\,
      I3 => audio_in_r_delay_buff2_n_91,
      I4 => \audio_in_r_delay_buff2__0\(14),
      I5 => \audio_out_r[0]_INST_0_i_243_n_0\,
      O => \audio_out_r[12]_INST_0_i_88_n_0\
    );
\audio_out_r[12]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_85_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_236_n_0\,
      I3 => audio_in_r_delay_buff2_n_92,
      I4 => \audio_in_r_delay_buff2__0\(13),
      I5 => \audio_out_r[0]_INST_0_i_244_n_0\,
      O => \audio_out_r[12]_INST_0_i_89_n_0\
    );
\audio_out_r[12]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_5_0\(2),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[16]_inst_0_i_32_0\(2),
      O => \audio_out_r[12]_INST_0_i_9_n_0\
    );
\audio_out_r[12]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(30),
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => audio_in_r_delay_buff2_n_74,
      O => \audio_out_r[12]_INST_0_i_90_n_0\
    );
\audio_out_r[12]_INST_0_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(20),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_85,
      O => \audio_out_r[12]_INST_0_i_91_n_0\
    );
\audio_out_r[12]_INST_0_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(19),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_86,
      O => \audio_out_r[12]_INST_0_i_92_n_0\
    );
\audio_out_r[12]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(18),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_87,
      O => \audio_out_r[12]_INST_0_i_93_n_0\
    );
\audio_out_r[12]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(17),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_88,
      O => \audio_out_r[12]_INST_0_i_94_n_0\
    );
\audio_out_r[12]_INST_0_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_85,
      I1 => \audio_in_r_delay_buff2__0\(20),
      I2 => audio_in_r_delay_buff2_n_82,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(23),
      O => \audio_out_r[12]_INST_0_i_95_n_0\
    );
\audio_out_r[12]_INST_0_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_86,
      I1 => \audio_in_r_delay_buff2__0\(19),
      I2 => audio_in_r_delay_buff2_n_83,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(22),
      O => \audio_out_r[12]_INST_0_i_96_n_0\
    );
\audio_out_r[12]_INST_0_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_87,
      I1 => \audio_in_r_delay_buff2__0\(18),
      I2 => audio_in_r_delay_buff2_n_84,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(21),
      O => \audio_out_r[12]_INST_0_i_97_n_0\
    );
\audio_out_r[12]_INST_0_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_88,
      I1 => \audio_in_r_delay_buff2__0\(17),
      I2 => audio_in_r_delay_buff2_n_85,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(20),
      O => \audio_out_r[12]_INST_0_i_98_n_0\
    );
\audio_out_r[12]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005088D8D8DDFAFF"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(22),
      I2 => audio_in_r_delay_buff2_n_83,
      I3 => audio_in_r_delay_buff2_n_81,
      I4 => \audio_in_r_delay_buff2__0\(24),
      I5 => \audio_out_r[0]_INST_0_i_157_n_0\,
      O => \audio_out_r[12]_INST_0_i_99_n_0\
    );
\audio_out_r[16]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_r[16]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_r[16]_INST_0_i_3_n_0\,
      DI(0) => \audio_out_r[16]_INST_0_i_4_n_0\,
      O(3 downto 0) => audio_out_r(19 downto 16),
      S(3) => \audio_out_r[16]_INST_0_i_5_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_6_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_7_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_8_n_0\
    );
\audio_out_r[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_9_n_0\,
      I1 => \^audio_out_r[20]_inst_0_i_41_0\(2),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[19]\(2),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[16]_INST_0_i_1_n_0\
    );
\audio_out_r[16]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_5_0\(1),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_77_0\(1),
      O => \audio_out_r[16]_INST_0_i_10_n_0\
    );
\audio_out_r[16]_INST_0_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_92,
      O => \audio_out_r[16]_INST_0_i_100_n_0\
    );
\audio_out_r[16]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_5_0\(0),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_77_0\(0),
      O => \audio_out_r[16]_INST_0_i_11_n_0\
    );
\audio_out_r[16]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[12]_INST_0_i_5_0\(3),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[16]_inst_0_i_32_0\(3),
      O => \audio_out_r[16]_INST_0_i_12_n_0\
    );
\audio_out_r[16]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_13_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_13_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_13_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_13_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_17_n_0\,
      DI(2 downto 0) => \audio_out_r[16]_INST_0_i_13_0\(2 downto 0),
      O(3 downto 0) => \^audio_out_r[16]_inst_0_i_24\(3 downto 0),
      S(3) => \audio_out_r[16]_INST_0_i_21_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_22_n_0\,
      S(1 downto 0) => \audio_out_r[16]_INST_0_i_14\(1 downto 0)
    );
\audio_out_r[16]_INST_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_16_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_16_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_16_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_16_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_25_n_0\,
      DI(2) => \audio_out_r[16]_INST_0_i_26_n_0\,
      DI(1) => \audio_out_r[16]_INST_0_i_27_n_0\,
      DI(0) => \audio_out_r[16]_INST_0_i_28_n_0\,
      O(3 downto 0) => \^audio_out_r[16]_inst_0_i_32_0\(3 downto 0),
      S(3) => \audio_out_r[16]_INST_0_i_29_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_30_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_31_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_32_n_0\
    );
\audio_out_r[16]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E8E800E80000E8"
    )
        port map (
      I0 => \^audio_in_r_buff2_2\(1),
      I1 => \^audio_in_r_buff2_3\(2),
      I2 => \^audio_in_r_buff2_4\(3),
      I3 => \audio_out_r[20]_INST_0_i_79_n_5\,
      I4 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_78_n_7\,
      O => \audio_out_r[16]_INST_0_i_17_n_0\
    );
\audio_out_r[16]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_10_n_0\,
      I1 => \^audio_out_r[20]_inst_0_i_41_0\(1),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[19]\(1),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[16]_INST_0_i_2_n_0\
    );
\audio_out_r[16]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_17_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_79_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_78_n_7\,
      I4 => \audio_out_r[20]_INST_0_i_78_n_6\,
      I5 => \audio_out_r[20]_INST_0_i_79_n_4\,
      O => \audio_out_r[16]_INST_0_i_21_n_0\
    );
\audio_out_r[16]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_13_0\(2),
      I1 => \audio_out_r[16]_INST_0_i_36_n_0\,
      I2 => \^audio_in_r_buff2_4\(3),
      I3 => \^audio_in_r_buff2_3\(2),
      I4 => \^audio_in_r_buff2_2\(1),
      O => \audio_out_r[16]_INST_0_i_22_n_0\
    );
\audio_out_r[16]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E8E800E80000E8"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_132_n_6\,
      I1 => \audio_out_r[20]_INST_0_i_82_n_5\,
      I2 => \audio_out_r[16]_INST_0_i_39_n_4\,
      I3 => \audio_out_r[20]_INST_0_i_132_n_5\,
      I4 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_131_n_7\,
      O => \audio_out_r[16]_INST_0_i_25_n_0\
    );
\audio_out_r[16]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_132_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_82_n_6\,
      I2 => \audio_out_r[16]_INST_0_i_39_n_5\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_5\,
      I4 => \audio_out_r[16]_INST_0_i_39_n_4\,
      I5 => \audio_out_r[20]_INST_0_i_132_n_6\,
      O => \audio_out_r[16]_INST_0_i_26_n_0\
    );
\audio_out_r[16]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_40_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_82_n_7\,
      I2 => \audio_out_r[16]_INST_0_i_39_n_6\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_6\,
      I4 => \audio_out_r[16]_INST_0_i_39_n_5\,
      I5 => \audio_out_r[20]_INST_0_i_132_n_7\,
      O => \audio_out_r[16]_INST_0_i_27_n_0\
    );
\audio_out_r[16]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_40_n_5\,
      I1 => \audio_out_r[16]_INST_0_i_41_n_4\,
      I2 => \audio_out_r[16]_INST_0_i_39_n_7\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_7\,
      I4 => \audio_out_r[16]_INST_0_i_39_n_6\,
      I5 => \audio_out_r[16]_INST_0_i_40_n_4\,
      O => \audio_out_r[16]_INST_0_i_28_n_0\
    );
\audio_out_r[16]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_25_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_132_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_131_n_7\,
      I4 => \audio_out_r[20]_INST_0_i_131_n_6\,
      I5 => \audio_out_r[20]_INST_0_i_132_n_4\,
      O => \audio_out_r[16]_INST_0_i_29_n_0\
    );
\audio_out_r[16]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_11_n_0\,
      I1 => \^audio_out_r[20]_inst_0_i_41_0\(0),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[19]\(0),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[16]_INST_0_i_3_n_0\
    );
\audio_out_r[16]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_26_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_42_n_0\,
      I2 => \audio_out_r[16]_INST_0_i_39_n_4\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_5\,
      I4 => \audio_out_r[20]_INST_0_i_132_n_6\,
      O => \audio_out_r[16]_INST_0_i_30_n_0\
    );
\audio_out_r[16]_INST_0_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_27_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_43_n_0\,
      I2 => \audio_out_r[16]_INST_0_i_39_n_5\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_6\,
      I4 => \audio_out_r[20]_INST_0_i_132_n_7\,
      O => \audio_out_r[16]_INST_0_i_31_n_0\
    );
\audio_out_r[16]_INST_0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_28_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_44_n_0\,
      I2 => \audio_out_r[16]_INST_0_i_39_n_6\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_7\,
      I4 => \audio_out_r[16]_INST_0_i_40_n_4\,
      O => \audio_out_r[16]_INST_0_i_32_n_0\
    );
\audio_out_r[16]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_33_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_33_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_33_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_33_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_45_n_0\,
      DI(2) => \audio_out_r[16]_INST_0_i_46_n_0\,
      DI(1) => \audio_out_r[16]_INST_0_i_47_n_0\,
      DI(0) => \audio_out_r[16]_INST_0_i_48_n_0\,
      O(3 downto 0) => \^audio_in_r_buff2_4\(3 downto 0),
      S(3) => \audio_out_r[16]_INST_0_i_49_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_50_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_51_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_52_n_0\
    );
\audio_out_r[16]_INST_0_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_36_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_34_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_34_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_34_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_53_n_0\,
      DI(2) => \audio_out_r[16]_INST_0_i_54_n_0\,
      DI(1) => \audio_out_r[16]_INST_0_i_55_n_0\,
      DI(0) => \audio_out_r[16]_INST_0_i_56_n_0\,
      O(3 downto 0) => audio_in_r_buff2_27(3 downto 0),
      S(3) => \audio_out_r[16]_INST_0_i_57_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_58_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_59_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_60_n_0\
    );
\audio_out_r[16]_INST_0_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_38_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_35_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_35_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_35_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_61_n_0\,
      DI(2) => \audio_out_r[16]_INST_0_i_62_n_0\,
      DI(1) => \audio_out_r[16]_INST_0_i_63_n_0\,
      DI(0) => \audio_out_r[16]_INST_0_i_64_n_0\,
      O(3 downto 0) => audio_in_r_buff2_21(3 downto 0),
      S(3) => \audio_out_r[16]_INST_0_i_65_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_66_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_67_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_68_n_0\
    );
\audio_out_r[16]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_78_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_79_n_5\,
      O => \audio_out_r[16]_INST_0_i_36_n_0\
    );
\audio_out_r[16]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_43_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_39_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_39_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_39_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_69_n_0\,
      DI(2) => \audio_out_r[16]_INST_0_i_70_n_0\,
      DI(1) => \audio_out_r[16]_INST_0_i_71_n_0\,
      DI(0) => \audio_out_r[16]_INST_0_i_72_n_0\,
      O(3) => \audio_out_r[16]_INST_0_i_39_n_4\,
      O(2) => \audio_out_r[16]_INST_0_i_39_n_5\,
      O(1) => \audio_out_r[16]_INST_0_i_39_n_6\,
      O(0) => \audio_out_r[16]_INST_0_i_39_n_7\,
      S(3) => \audio_out_r[16]_INST_0_i_73_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_74_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_75_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_76_n_0\
    );
\audio_out_r[16]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_12_n_0\,
      I1 => \^audio_out_r[16]_inst_0_i_24\(3),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[15]\(3),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[16]_INST_0_i_4_n_0\
    );
\audio_out_r[16]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_46_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_40_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_40_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_40_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_77_n_0\,
      DI(2) => \audio_out_r[16]_INST_0_i_78_n_0\,
      DI(1) => \audio_out_r[16]_INST_0_i_79_n_0\,
      DI(0) => \audio_out_r[16]_INST_0_i_80_n_0\,
      O(3) => \audio_out_r[16]_INST_0_i_40_n_4\,
      O(2) => \audio_out_r[16]_INST_0_i_40_n_5\,
      O(1) => \audio_out_r[16]_INST_0_i_40_n_6\,
      O(0) => \audio_out_r[16]_INST_0_i_40_n_7\,
      S(3) => \audio_out_r[16]_INST_0_i_81_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_82_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_83_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_84_n_0\
    );
\audio_out_r[16]_INST_0_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_48_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_41_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_41_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_41_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[16]_INST_0_i_85_n_0\,
      DI(2) => \audio_out_r[16]_INST_0_i_86_n_0\,
      DI(1) => \audio_out_r[16]_INST_0_i_87_n_0\,
      DI(0) => \audio_out_r[16]_INST_0_i_88_n_0\,
      O(3) => \audio_out_r[16]_INST_0_i_41_n_4\,
      O(2) => \audio_out_r[16]_INST_0_i_41_n_5\,
      O(1) => \audio_out_r[16]_INST_0_i_41_n_6\,
      O(0) => \audio_out_r[16]_INST_0_i_41_n_7\,
      S(3) => \audio_out_r[16]_INST_0_i_89_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_90_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_91_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_92_n_0\
    );
\audio_out_r[16]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_131_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_132_n_5\,
      O => \audio_out_r[16]_INST_0_i_42_n_0\
    );
\audio_out_r[16]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_132_n_6\,
      I1 => \audio_out_r[16]_INST_0_i_39_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_5\,
      O => \audio_out_r[16]_INST_0_i_43_n_0\
    );
\audio_out_r[16]_INST_0_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_132_n_7\,
      I1 => \audio_out_r[16]_INST_0_i_39_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_6\,
      O => \audio_out_r[16]_INST_0_i_44_n_0\
    );
\audio_out_r[16]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(25),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_80,
      I3 => audio_in_r_buff2_n_86,
      I4 => \audio_in_r_buff2__0\(19),
      I5 => \audio_out_r[20]_INST_0_i_215_n_0\,
      O => \audio_out_r[16]_INST_0_i_45_n_0\
    );
\audio_out_r[16]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(24),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_81,
      I3 => audio_in_r_buff2_n_87,
      I4 => \audio_in_r_buff2__0\(18),
      I5 => \audio_out_r[16]_INST_0_i_93_n_0\,
      O => \audio_out_r[16]_INST_0_i_46_n_0\
    );
\audio_out_r[16]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(23),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_82,
      I3 => audio_in_r_buff2_n_88,
      I4 => \audio_in_r_buff2__0\(17),
      I5 => \audio_out_r[16]_INST_0_i_94_n_0\,
      O => \audio_out_r[16]_INST_0_i_47_n_0\
    );
\audio_out_r[16]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(22),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_83,
      I3 => audio_in_r_buff2_n_89,
      I4 => \audio_in_r_buff2__0\(16),
      I5 => \audio_out_r[16]_INST_0_i_96_n_0\,
      O => \audio_out_r[16]_INST_0_i_48_n_0\
    );
\audio_out_r[16]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_45_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I2 => audio_in_r_buff2_n_85,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(20),
      I5 => \audio_out_r[20]_INST_0_i_214_n_0\,
      O => \audio_out_r[16]_INST_0_i_49_n_0\
    );
\audio_out_r[16]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_1_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[19]\(3),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[20]_inst_0_i_41_0\(3),
      I5 => \audio_out_r[20]_INST_0_i_13_n_0\,
      O => \audio_out_r[16]_INST_0_i_5_n_0\
    );
\audio_out_r[16]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_46_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_171_n_0\,
      I2 => audio_in_r_buff2_n_86,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(19),
      I5 => \audio_out_r[20]_INST_0_i_215_n_0\,
      O => \audio_out_r[16]_INST_0_i_50_n_0\
    );
\audio_out_r[16]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_47_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_172_n_0\,
      I2 => audio_in_r_buff2_n_87,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(18),
      I5 => \audio_out_r[16]_INST_0_i_93_n_0\,
      O => \audio_out_r[16]_INST_0_i_51_n_0\
    );
\audio_out_r[16]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_48_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_182_n_0\,
      I2 => audio_in_r_buff2_n_88,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(17),
      I5 => \audio_out_r[16]_INST_0_i_94_n_0\,
      O => \audio_out_r[16]_INST_0_i_52_n_0\
    );
\audio_out_r[16]_INST_0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(24),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_81,
      O => \audio_out_r[16]_INST_0_i_53_n_0\
    );
\audio_out_r[16]_INST_0_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(23),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_82,
      O => \audio_out_r[16]_INST_0_i_54_n_0\
    );
\audio_out_r[16]_INST_0_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(22),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_83,
      O => \audio_out_r[16]_INST_0_i_55_n_0\
    );
\audio_out_r[16]_INST_0_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(21),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_84,
      O => \audio_out_r[16]_INST_0_i_56_n_0\
    );
\audio_out_r[16]_INST_0_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_81,
      I1 => \audio_in_r_buff2__0\(24),
      I2 => audio_in_r_buff2_n_78,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(27),
      O => \audio_out_r[16]_INST_0_i_57_n_0\
    );
\audio_out_r[16]_INST_0_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_82,
      I1 => \audio_in_r_buff2__0\(23),
      I2 => audio_in_r_buff2_n_79,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(26),
      O => \audio_out_r[16]_INST_0_i_58_n_0\
    );
\audio_out_r[16]_INST_0_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_83,
      I1 => \audio_in_r_buff2__0\(22),
      I2 => audio_in_r_buff2_n_80,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(25),
      O => \audio_out_r[16]_INST_0_i_59_n_0\
    );
\audio_out_r[16]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_2_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[19]\(2),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[20]_inst_0_i_41_0\(2),
      I5 => \audio_out_r[16]_INST_0_i_9_n_0\,
      O => \audio_out_r[16]_INST_0_i_6_n_0\
    );
\audio_out_r[16]_INST_0_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_84,
      I1 => \audio_in_r_buff2__0\(21),
      I2 => audio_in_r_buff2_n_81,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(24),
      O => \audio_out_r[16]_INST_0_i_60_n_0\
    );
\audio_out_r[16]_INST_0_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_78,
      I1 => \audio_in_r_buff2__0\(27),
      I2 => audio_in_r_buff2_n_76,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(29),
      O => \audio_out_r[16]_INST_0_i_61_n_0\
    );
\audio_out_r[16]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => audio_in_r_buff2_n_78,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(27),
      I3 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I4 => \audio_in_r_buff2__0\(25),
      I5 => audio_in_r_buff2_n_80,
      O => \audio_out_r[16]_INST_0_i_62_n_0\
    );
\audio_out_r[16]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I1 => audio_in_r_buff2_n_77,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(28),
      I4 => \audio_in_r_buff2__0\(24),
      I5 => audio_in_r_buff2_n_81,
      O => \audio_out_r[16]_INST_0_i_63_n_0\
    );
\audio_out_r[16]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_171_n_0\,
      I1 => audio_in_r_buff2_n_78,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(27),
      I4 => \audio_in_r_buff2__0\(23),
      I5 => audio_in_r_buff2_n_82,
      O => \audio_out_r[16]_INST_0_i_64_n_0\
    );
\audio_out_r[16]_INST_0_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_114_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_170_n_0\,
      O => \audio_out_r[16]_INST_0_i_65_n_0\
    );
\audio_out_r[16]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_62_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I3 => audio_in_r_buff2_n_77,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(28),
      O => \audio_out_r[16]_INST_0_i_66_n_0\
    );
\audio_out_r[16]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_63_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_171_n_0\,
      I3 => audio_in_r_buff2_n_78,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(27),
      O => \audio_out_r[16]_INST_0_i_67_n_0\
    );
\audio_out_r[16]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_64_n_0\,
      I1 => \audio_in_r_buff2__0\(28),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_77,
      I4 => \audio_out_r[20]_INST_0_i_172_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_115_n_0\,
      O => \audio_out_r[16]_INST_0_i_68_n_0\
    );
\audio_out_r[16]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(25),
      I2 => audio_in_r_delay_buff2_n_80,
      I3 => audio_in_r_delay_buff2_n_86,
      I4 => \audio_in_r_delay_buff2__0\(19),
      I5 => \audio_out_r[0]_INST_0_i_234_n_0\,
      O => \audio_out_r[16]_INST_0_i_69_n_0\
    );
\audio_out_r[16]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_3_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[19]\(1),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[20]_inst_0_i_41_0\(1),
      I5 => \audio_out_r[16]_INST_0_i_10_n_0\,
      O => \audio_out_r[16]_INST_0_i_7_n_0\
    );
\audio_out_r[16]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(24),
      I2 => audio_in_r_delay_buff2_n_81,
      I3 => audio_in_r_delay_buff2_n_87,
      I4 => \audio_in_r_delay_buff2__0\(18),
      I5 => \audio_out_r[0]_INST_0_i_235_n_0\,
      O => \audio_out_r[16]_INST_0_i_70_n_0\
    );
\audio_out_r[16]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(23),
      I2 => audio_in_r_delay_buff2_n_82,
      I3 => audio_in_r_delay_buff2_n_88,
      I4 => \audio_in_r_delay_buff2__0\(17),
      I5 => \audio_out_r[0]_INST_0_i_236_n_0\,
      O => \audio_out_r[16]_INST_0_i_71_n_0\
    );
\audio_out_r[16]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(22),
      I2 => audio_in_r_delay_buff2_n_83,
      I3 => audio_in_r_delay_buff2_n_89,
      I4 => \audio_in_r_delay_buff2__0\(16),
      I5 => \audio_out_r[0]_INST_0_i_238_n_0\,
      O => \audio_out_r[16]_INST_0_i_72_n_0\
    );
\audio_out_r[16]_INST_0_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_69_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I3 => audio_in_r_delay_buff2_n_85,
      I4 => \audio_in_r_delay_buff2__0\(20),
      I5 => \audio_out_r[0]_INST_0_i_233_n_0\,
      O => \audio_out_r[16]_INST_0_i_73_n_0\
    );
\audio_out_r[16]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_70_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_240_n_0\,
      I3 => audio_in_r_delay_buff2_n_86,
      I4 => \audio_in_r_delay_buff2__0\(19),
      I5 => \audio_out_r[0]_INST_0_i_234_n_0\,
      O => \audio_out_r[16]_INST_0_i_74_n_0\
    );
\audio_out_r[16]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_71_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I3 => audio_in_r_delay_buff2_n_87,
      I4 => \audio_in_r_delay_buff2__0\(18),
      I5 => \audio_out_r[0]_INST_0_i_235_n_0\,
      O => \audio_out_r[16]_INST_0_i_75_n_0\
    );
\audio_out_r[16]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_72_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_237_n_0\,
      I3 => audio_in_r_delay_buff2_n_88,
      I4 => \audio_in_r_delay_buff2__0\(17),
      I5 => \audio_out_r[0]_INST_0_i_236_n_0\,
      O => \audio_out_r[16]_INST_0_i_76_n_0\
    );
\audio_out_r[16]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(24),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_81,
      O => \audio_out_r[16]_INST_0_i_77_n_0\
    );
\audio_out_r[16]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(23),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_82,
      O => \audio_out_r[16]_INST_0_i_78_n_0\
    );
\audio_out_r[16]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(22),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_83,
      O => \audio_out_r[16]_INST_0_i_79_n_0\
    );
\audio_out_r[16]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_4_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[19]\(0),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[20]_inst_0_i_41_0\(0),
      I5 => \audio_out_r[16]_INST_0_i_11_n_0\,
      O => \audio_out_r[16]_INST_0_i_8_n_0\
    );
\audio_out_r[16]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(21),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_84,
      O => \audio_out_r[16]_INST_0_i_80_n_0\
    );
\audio_out_r[16]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_81,
      I1 => \audio_in_r_delay_buff2__0\(24),
      I2 => audio_in_r_delay_buff2_n_78,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(27),
      O => \audio_out_r[16]_INST_0_i_81_n_0\
    );
\audio_out_r[16]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_82,
      I1 => \audio_in_r_delay_buff2__0\(23),
      I2 => audio_in_r_delay_buff2_n_79,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(26),
      O => \audio_out_r[16]_INST_0_i_82_n_0\
    );
\audio_out_r[16]_INST_0_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_83,
      I1 => \audio_in_r_delay_buff2__0\(22),
      I2 => audio_in_r_delay_buff2_n_80,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(25),
      O => \audio_out_r[16]_INST_0_i_83_n_0\
    );
\audio_out_r[16]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_84,
      I1 => \audio_in_r_delay_buff2__0\(21),
      I2 => audio_in_r_delay_buff2_n_81,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(24),
      O => \audio_out_r[16]_INST_0_i_84_n_0\
    );
\audio_out_r[16]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_78,
      I1 => \audio_in_r_delay_buff2__0\(27),
      I2 => audio_in_r_delay_buff2_n_76,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(29),
      O => \audio_out_r[16]_INST_0_i_85_n_0\
    );
\audio_out_r[16]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BFF115F0ABB001B"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => audio_in_r_delay_buff2_n_78,
      I2 => \audio_in_r_delay_buff2__0\(27),
      I3 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I4 => \audio_in_r_delay_buff2__0\(25),
      I5 => audio_in_r_delay_buff2_n_80,
      O => \audio_out_r[16]_INST_0_i_86_n_0\
    );
\audio_out_r[16]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37BF153723AB0123"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I2 => audio_in_r_delay_buff2_n_77,
      I3 => \audio_in_r_delay_buff2__0\(28),
      I4 => \audio_in_r_delay_buff2__0\(24),
      I5 => audio_in_r_delay_buff2_n_81,
      O => \audio_out_r[16]_INST_0_i_87_n_0\
    );
\audio_out_r[16]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37BF153723AB0123"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_240_n_0\,
      I2 => audio_in_r_delay_buff2_n_78,
      I3 => \audio_in_r_delay_buff2__0\(27),
      I4 => \audio_in_r_delay_buff2__0\(23),
      I5 => audio_in_r_delay_buff2_n_82,
      O => \audio_out_r[16]_INST_0_i_88_n_0\
    );
\audio_out_r[16]_INST_0_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_241_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_156_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_216_n_0\,
      O => \audio_out_r[16]_INST_0_i_89_n_0\
    );
\audio_out_r[16]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_5_0\(2),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_77_0\(2),
      O => \audio_out_r[16]_INST_0_i_9_n_0\
    );
\audio_out_r[16]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_86_n_0\,
      I1 => \audio_in_r_delay_buff2__0\(30),
      I2 => audio_in_r_delay_buff2_n_75,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_156_n_0\,
      O => \audio_out_r[16]_INST_0_i_90_n_0\
    );
\audio_out_r[16]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369969669C33C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_87_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_240_n_0\,
      I4 => audio_in_r_delay_buff2_n_78,
      I5 => \audio_in_r_delay_buff2__0\(27),
      O => \audio_out_r[16]_INST_0_i_91_n_0\
    );
\audio_out_r[16]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_88_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(28),
      I3 => audio_in_r_delay_buff2_n_77,
      I4 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_157_n_0\,
      O => \audio_out_r[16]_INST_0_i_92_n_0\
    );
\audio_out_r[16]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(20),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_85,
      O => \audio_out_r[16]_INST_0_i_93_n_0\
    );
\audio_out_r[16]_INST_0_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(19),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_86,
      O => \audio_out_r[16]_INST_0_i_94_n_0\
    );
\audio_out_r[16]_INST_0_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_114_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_95_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_95_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_95_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_buff2__0\(16 downto 13),
      S(3) => \audio_out_r[16]_INST_0_i_97_n_0\,
      S(2) => \audio_out_r[16]_INST_0_i_98_n_0\,
      S(1) => \audio_out_r[16]_INST_0_i_99_n_0\,
      S(0) => \audio_out_r[16]_INST_0_i_100_n_0\
    );
\audio_out_r[16]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(18),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_87,
      O => \audio_out_r[16]_INST_0_i_96_n_0\
    );
\audio_out_r[16]_INST_0_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_89,
      O => \audio_out_r[16]_INST_0_i_97_n_0\
    );
\audio_out_r[16]_INST_0_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_90,
      O => \audio_out_r[16]_INST_0_i_98_n_0\
    );
\audio_out_r[16]_INST_0_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_91,
      O => \audio_out_r[16]_INST_0_i_99_n_0\
    );
\audio_out_r[20]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_n_0\,
      CO(3) => \NLW_audio_out_r[20]_INST_0_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_r[20]_INST_0_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \audio_out_r[20]_INST_0_i_1_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_2_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_3_n_0\,
      O(3 downto 0) => audio_out_r(23 downto 20),
      S(3) => \audio_out_r[20]_INST_0_i_4_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_5_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_6_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_7_n_0\
    );
\audio_out_r[20]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_8_n_0\,
      I1 => \^audio_out_r[20]_inst_0_i_28_0\(1),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[23]\(1),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[20]_INST_0_i_1_n_0\
    );
\audio_out_r[20]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_29_n_0\,
      I1 => \audio_in_r_buff2__0\(30),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_75,
      I4 => \audio_out_r[0]_INST_0_i_6_0\(1),
      O => \audio_out_r[20]_INST_0_i_10_n_0\
    );
\audio_out_r[20]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5202A202ADFD5"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I1 => \audio_in_r_buff2__0\(27),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_78,
      I4 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_114_n_0\,
      O => \audio_out_r[20]_INST_0_i_100_n_0\
    );
\audio_out_r[20]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(30),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_75,
      O => \audio_out_r[20]_INST_0_i_101_n_0\
    );
\audio_out_r[20]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(29),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_76,
      O => \audio_out_r[20]_INST_0_i_102_n_0\
    );
\audio_out_r[20]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_buff2_n_75,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_103_n_0\
    );
\audio_out_r[20]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_buff2_n_76,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(29),
      O => \audio_out_r[20]_INST_0_i_104_n_0\
    );
\audio_out_r[20]_INST_0_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_173_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_105_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_105_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_105_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_105_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_174_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_175_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_176_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_177_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[20]_INST_0_i_105_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_178_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_179_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_180_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_181_n_0\
    );
\audio_out_r[20]_INST_0_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_29_0\(0),
      I1 => audio_in_r_buff2_n_80,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(25),
      O => \audio_out_r[20]_INST_0_i_106_n_0\
    );
\audio_out_r[20]_INST_0_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_54_0\(3),
      I1 => audio_in_r_buff2_n_81,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(24),
      O => \audio_out_r[20]_INST_0_i_107_n_0\
    );
\audio_out_r[20]_INST_0_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_54_0\(2),
      I1 => audio_in_r_buff2_n_82,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(23),
      O => \audio_out_r[20]_INST_0_i_108_n_0\
    );
\audio_out_r[20]_INST_0_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_54_0\(1),
      I1 => audio_in_r_buff2_n_83,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(22),
      O => \audio_out_r[20]_INST_0_i_109_n_0\
    );
\audio_out_r[20]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(25),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_80,
      I3 => \audio_out_r[20]_INST_0_i_29_0\(0),
      I4 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_29_0\(1),
      O => \audio_out_r[20]_INST_0_i_110_n_0\
    );
\audio_out_r[20]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(24),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_81,
      I3 => \audio_out_r[20]_INST_0_i_54_0\(3),
      I4 => \audio_out_r[20]_INST_0_i_171_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_29_0\(0),
      O => \audio_out_r[20]_INST_0_i_111_n_0\
    );
\audio_out_r[20]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(23),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_82,
      I3 => \audio_out_r[20]_INST_0_i_54_0\(2),
      I4 => \audio_out_r[20]_INST_0_i_172_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_54_0\(3),
      O => \audio_out_r[20]_INST_0_i_112_n_0\
    );
\audio_out_r[20]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(22),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_83,
      I3 => \audio_out_r[20]_INST_0_i_54_0\(1),
      I4 => \audio_out_r[20]_INST_0_i_182_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_54_0\(2),
      O => \audio_out_r[20]_INST_0_i_113_n_0\
    );
\audio_out_r[20]_INST_0_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(28),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_77,
      O => \audio_out_r[20]_INST_0_i_114_n_0\
    );
\audio_out_r[20]_INST_0_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(26),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_79,
      O => \audio_out_r[20]_INST_0_i_115_n_0\
    );
\audio_out_r[20]_INST_0_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_183_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_116_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_116_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_116_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_buff2__0\(24 downto 21),
      S(3) => \audio_out_r[20]_INST_0_i_184_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_185_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_186_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_187_n_0\
    );
\audio_out_r[20]_INST_0_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_77,
      O => \audio_out_r[20]_INST_0_i_117_n_0\
    );
\audio_out_r[20]_INST_0_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_78,
      O => \audio_out_r[20]_INST_0_i_118_n_0\
    );
\audio_out_r[20]_INST_0_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_79,
      O => \audio_out_r[20]_INST_0_i_119_n_0\
    );
\audio_out_r[20]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[20]_INST_0_i_4_0\(0),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_49_0\(0),
      O => \audio_out_r[20]_INST_0_i_12_n_0\
    );
\audio_out_r[20]_INST_0_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_80,
      O => \audio_out_r[20]_INST_0_i_120_n_0\
    );
\audio_out_r[20]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[16]_INST_0_i_5_0\(3),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_77_0\(3),
      O => \audio_out_r[20]_INST_0_i_13_n_0\
    );
\audio_out_r[20]_INST_0_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_9_n_0\,
      CO(3 downto 0) => \NLW_audio_out_r[20]_INST_0_i_130_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_audio_out_r[20]_INST_0_i_130_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_r[20]_INST_0_i_197_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \audio_out_r[20]_INST_0_i_197_n_0\
    );
\audio_out_r[20]_INST_0_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_39_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_131_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_131_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_131_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_131_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_198_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_199_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_200_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_201_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_131_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_131_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_131_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_131_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_202_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_203_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_204_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_205_n_0\
    );
\audio_out_r[20]_INST_0_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_40_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_132_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_132_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_132_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_132_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_206_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_207_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_208_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_209_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_132_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_132_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_132_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_132_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_210_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_211_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_212_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_213_n_0\
    );
\audio_out_r[20]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I1 => audio_in_r_buff2_n_82,
      I2 => \audio_in_r_buff2__0\(23),
      I3 => audio_in_r_buff2_n_80,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(25),
      O => \audio_out_r[20]_INST_0_i_133_n_0\
    );
\audio_out_r[20]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(28),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_77,
      I3 => audio_in_r_buff2_n_83,
      I4 => \audio_in_r_buff2__0\(22),
      I5 => \audio_out_r[20]_INST_0_i_172_n_0\,
      O => \audio_out_r[20]_INST_0_i_134_n_0\
    );
\audio_out_r[20]_INST_0_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(27),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_78,
      I3 => audio_in_r_buff2_n_84,
      I4 => \audio_in_r_buff2__0\(21),
      I5 => \audio_out_r[20]_INST_0_i_182_n_0\,
      O => \audio_out_r[20]_INST_0_i_135_n_0\
    );
\audio_out_r[20]_INST_0_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(26),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_79,
      I3 => audio_in_r_buff2_n_85,
      I4 => \audio_in_r_buff2__0\(20),
      I5 => \audio_out_r[20]_INST_0_i_214_n_0\,
      O => \audio_out_r[20]_INST_0_i_136_n_0\
    );
\audio_out_r[20]_INST_0_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_133_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I2 => audio_in_r_buff2_n_81,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(24),
      I5 => \audio_out_r[20]_INST_0_i_115_n_0\,
      O => \audio_out_r[20]_INST_0_i_137_n_0\
    );
\audio_out_r[20]_INST_0_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_134_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I2 => audio_in_r_buff2_n_82,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(23),
      I5 => \audio_out_r[20]_INST_0_i_171_n_0\,
      O => \audio_out_r[20]_INST_0_i_138_n_0\
    );
\audio_out_r[20]_INST_0_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_135_n_0\,
      I1 => \audio_in_r_buff2__0\(28),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_77,
      I4 => \audio_out_r[20]_INST_0_i_214_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_172_n_0\,
      O => \audio_out_r[20]_INST_0_i_139_n_0\
    );
\audio_out_r[20]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_13_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_34_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_35_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_36_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_37_n_0\,
      O(3 downto 0) => \^audio_out_r[20]_inst_0_i_41_0\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_38_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_39_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_40_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_41_n_0\
    );
\audio_out_r[20]_INST_0_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_136_n_0\,
      I1 => \audio_in_r_buff2__0\(27),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_78,
      I4 => \audio_out_r[20]_INST_0_i_215_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_182_n_0\,
      O => \audio_out_r[20]_INST_0_i_140_n_0\
    );
\audio_out_r[20]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(28),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_77,
      O => \audio_out_r[20]_INST_0_i_141_n_0\
    );
\audio_out_r[20]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(27),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_78,
      O => \audio_out_r[20]_INST_0_i_142_n_0\
    );
\audio_out_r[20]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(26),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_79,
      O => \audio_out_r[20]_INST_0_i_143_n_0\
    );
\audio_out_r[20]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(25),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_80,
      O => \audio_out_r[20]_INST_0_i_144_n_0\
    );
\audio_out_r[20]_INST_0_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_buff2_n_77,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(28),
      O => \audio_out_r[20]_INST_0_i_145_n_0\
    );
\audio_out_r[20]_INST_0_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_78,
      I1 => \audio_in_r_buff2__0\(27),
      I2 => audio_in_r_buff2_n_75,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_146_n_0\
    );
\audio_out_r[20]_INST_0_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_79,
      I1 => \audio_in_r_buff2__0\(26),
      I2 => audio_in_r_buff2_n_76,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(29),
      O => \audio_out_r[20]_INST_0_i_147_n_0\
    );
\audio_out_r[20]_INST_0_i_148\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_80,
      I1 => \audio_in_r_buff2__0\(25),
      I2 => audio_in_r_buff2_n_77,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(28),
      O => \audio_out_r[20]_INST_0_i_148_n_0\
    );
\audio_out_r[20]_INST_0_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_78,
      I1 => \audio_in_r_delay_buff2__0\(27),
      I2 => audio_in_r_delay_buff2_n_76,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(29),
      O => \audio_out_r[20]_INST_0_i_149_n_0\
    );
\audio_out_r[20]_INST_0_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_79,
      I1 => \audio_in_r_delay_buff2__0\(26),
      I2 => audio_in_r_delay_buff2_n_77,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(28),
      O => \audio_out_r[20]_INST_0_i_150_n_0\
    );
\audio_out_r[20]_INST_0_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_80,
      I1 => \audio_in_r_delay_buff2__0\(25),
      I2 => audio_in_r_delay_buff2_n_78,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(27),
      O => \audio_out_r[20]_INST_0_i_151_n_0\
    );
\audio_out_r[20]_INST_0_i_152\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_80,
      I1 => \audio_in_r_delay_buff2__0\(25),
      I2 => audio_in_r_delay_buff2_n_78,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(27),
      O => \audio_out_r[20]_INST_0_i_152_n_0\
    );
\audio_out_r[20]_INST_0_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787887778787788"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_216_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(30),
      I3 => audio_in_r_delay_buff2_n_75,
      I4 => audio_in_r_delay_buff2_n_74,
      I5 => \audio_out_r[0]_INST_0_i_156_n_0\,
      O => \audio_out_r[20]_INST_0_i_153_n_0\
    );
\audio_out_r[20]_INST_0_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D80027FF27FFD800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(28),
      I2 => audio_in_r_delay_buff2_n_77,
      I3 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I4 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_216_n_0\,
      O => \audio_out_r[20]_INST_0_i_154_n_0\
    );
\audio_out_r[20]_INST_0_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D80027FF27FFD800"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(27),
      I2 => audio_in_r_delay_buff2_n_78,
      I3 => \audio_out_r[0]_INST_0_i_240_n_0\,
      I4 => \audio_out_r[0]_INST_0_i_156_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_157_n_0\,
      O => \audio_out_r[20]_INST_0_i_155_n_0\
    );
\audio_out_r[20]_INST_0_i_156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_157_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_241_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_216_n_0\,
      I4 => \audio_out_r[0]_INST_0_i_240_n_0\,
      O => \audio_out_r[20]_INST_0_i_156_n_0\
    );
\audio_out_r[20]_INST_0_i_157\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_77,
      I1 => \audio_in_r_delay_buff2__0\(28),
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => audio_in_r_delay_buff2_n_75,
      I4 => \audio_in_r_delay_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_157_n_0\
    );
\audio_out_r[20]_INST_0_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(30),
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => audio_in_r_delay_buff2_n_74,
      O => \audio_out_r[20]_INST_0_i_158_n_0\
    );
\audio_out_r[20]_INST_0_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53F35FFFAC0CA000"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(30),
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(28),
      I4 => audio_in_r_delay_buff2_n_77,
      I5 => \audio_out_r[0]_INST_0_i_155_n_0\,
      O => \audio_out_r[20]_INST_0_i_159_n_0\
    );
\audio_out_r[20]_INST_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_buff1,
      I1 => \audio_out_r[23]\(2),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_28_0\(2),
      O => \audio_out_r[20]_INST_0_i_16_n_0\
    );
\audio_out_r[20]_INST_0_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(30),
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => audio_in_r_delay_buff2_n_74,
      O => \audio_out_r[20]_INST_0_i_160_n_0\
    );
\audio_out_r[20]_INST_0_i_161\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_77,
      I1 => \audio_in_r_delay_buff2__0\(28),
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => audio_in_r_delay_buff2_n_75,
      I4 => \audio_in_r_delay_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_161_n_0\
    );
\audio_out_r[20]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => \audio_in_r_delay_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_162_n_0\
    );
\audio_out_r[20]_INST_0_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A00CACFF5FF353"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(30),
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => \audio_in_r_delay_buff2__0\(28),
      I4 => audio_in_r_delay_buff2_n_77,
      I5 => \audio_out_r[0]_INST_0_i_155_n_0\,
      O => \audio_out_r[20]_INST_0_i_163_n_0\
    );
\audio_out_r[20]_INST_0_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2D2DD222D2D22DD"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_216_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(30),
      I3 => audio_in_r_delay_buff2_n_75,
      I4 => audio_in_r_delay_buff2_n_74,
      I5 => \audio_out_r[0]_INST_0_i_156_n_0\,
      O => \audio_out_r[20]_INST_0_i_164_n_0\
    );
\audio_out_r[20]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(30),
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => audio_in_r_delay_buff2_n_74,
      O => \audio_out_r[20]_INST_0_i_165_n_0\
    );
\audio_out_r[20]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(29),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_76,
      O => \audio_out_r[20]_INST_0_i_166_n_0\
    );
\audio_out_r[20]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => audio_in_r_delay_buff2_n_75,
      I2 => \audio_in_r_delay_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_167_n_0\
    );
\audio_out_r[20]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_76,
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => \audio_in_r_delay_buff2__0\(29),
      O => \audio_out_r[20]_INST_0_i_168_n_0\
    );
\audio_out_r[20]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(30),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_75,
      O => \audio_out_r[20]_INST_0_i_169_n_0\
    );
\audio_out_r[20]_INST_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[20]_INST_0_i_4_0\(2),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_49_0\(2),
      O => \audio_out_r[20]_INST_0_i_17_n_0\
    );
\audio_out_r[20]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(27),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_78,
      O => \audio_out_r[20]_INST_0_i_170_n_0\
    );
\audio_out_r[20]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(25),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_80,
      O => \audio_out_r[20]_INST_0_i_171_n_0\
    );
\audio_out_r[20]_INST_0_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(24),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_81,
      O => \audio_out_r[20]_INST_0_i_172_n_0\
    );
\audio_out_r[20]_INST_0_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_217_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_173_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_173_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_173_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_173_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_218_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_219_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_220_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_221_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[20]_INST_0_i_173_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_222_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_223_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_224_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_225_n_0\
    );
\audio_out_r[20]_INST_0_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_54_0\(0),
      I1 => audio_in_r_buff2_n_84,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(21),
      O => \audio_out_r[20]_INST_0_i_174_n_0\
    );
\audio_out_r[20]_INST_0_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_105_0\(3),
      I1 => audio_in_r_buff2_n_85,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(20),
      O => \audio_out_r[20]_INST_0_i_175_n_0\
    );
\audio_out_r[20]_INST_0_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_105_0\(2),
      I1 => audio_in_r_buff2_n_86,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(19),
      O => \audio_out_r[20]_INST_0_i_176_n_0\
    );
\audio_out_r[20]_INST_0_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_105_0\(1),
      I1 => audio_in_r_buff2_n_87,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(18),
      O => \audio_out_r[20]_INST_0_i_177_n_0\
    );
\audio_out_r[20]_INST_0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(21),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_84,
      I3 => \audio_out_r[20]_INST_0_i_54_0\(0),
      I4 => \audio_out_r[20]_INST_0_i_214_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_54_0\(1),
      O => \audio_out_r[20]_INST_0_i_178_n_0\
    );
\audio_out_r[20]_INST_0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(20),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_85,
      I3 => \audio_out_r[20]_INST_0_i_105_0\(3),
      I4 => \audio_out_r[20]_INST_0_i_215_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_54_0\(0),
      O => \audio_out_r[20]_INST_0_i_179_n_0\
    );
\audio_out_r[20]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E21D"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_4_0\(3),
      I1 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I2 => \^audio_out_r[20]_inst_0_i_49_0\(3),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_delay_buff2_n_74,
      O => \audio_out_r[20]_INST_0_i_18_n_0\
    );
\audio_out_r[20]_INST_0_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(19),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_86,
      I3 => \audio_out_r[20]_INST_0_i_105_0\(2),
      I4 => \audio_out_r[16]_INST_0_i_93_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_105_0\(3),
      O => \audio_out_r[20]_INST_0_i_180_n_0\
    );
\audio_out_r[20]_INST_0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(18),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_87,
      I3 => \audio_out_r[20]_INST_0_i_105_0\(1),
      I4 => \audio_out_r[16]_INST_0_i_94_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_105_0\(2),
      O => \audio_out_r[20]_INST_0_i_181_n_0\
    );
\audio_out_r[20]_INST_0_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(23),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_82,
      O => \audio_out_r[20]_INST_0_i_182_n_0\
    );
\audio_out_r[20]_INST_0_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_95_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_183_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_183_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_183_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_183_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_buff2__0\(20 downto 17),
      S(3) => \audio_out_r[20]_INST_0_i_226_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_227_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_228_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_229_n_0\
    );
\audio_out_r[20]_INST_0_i_184\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_81,
      O => \audio_out_r[20]_INST_0_i_184_n_0\
    );
\audio_out_r[20]_INST_0_i_185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_82,
      O => \audio_out_r[20]_INST_0_i_185_n_0\
    );
\audio_out_r[20]_INST_0_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_83,
      O => \audio_out_r[20]_INST_0_i_186_n_0\
    );
\audio_out_r[20]_INST_0_i_187\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_84,
      O => \audio_out_r[20]_INST_0_i_187_n_0\
    );
\audio_out_r[20]_INST_0_i_197\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE80017"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_51_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_53_n_1\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_51_n_6\,
      I4 => \audio_out_r[20]_INST_0_i_51_n_1\,
      O => \audio_out_r[20]_INST_0_i_197_n_0\
    );
\audio_out_r[20]_INST_0_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCEAC8DC54C840"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I2 => audio_in_r_delay_buff2_n_82,
      I3 => \audio_in_r_delay_buff2__0\(23),
      I4 => audio_in_r_delay_buff2_n_80,
      I5 => \audio_in_r_delay_buff2__0\(25),
      O => \audio_out_r[20]_INST_0_i_198_n_0\
    );
\audio_out_r[20]_INST_0_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(28),
      I2 => audio_in_r_delay_buff2_n_77,
      I3 => audio_in_r_delay_buff2_n_83,
      I4 => \audio_in_r_delay_buff2__0\(22),
      I5 => \audio_out_r[0]_INST_0_i_239_n_0\,
      O => \audio_out_r[20]_INST_0_i_199_n_0\
    );
\audio_out_r[20]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_12_n_0\,
      I1 => \^audio_out_r[20]_inst_0_i_28_0\(0),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[23]\(0),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[20]_INST_0_i_2_n_0\
    );
\audio_out_r[20]_INST_0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_33_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_20_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_20_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_20_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_42_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_43_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_44_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_45_n_0\,
      O(3 downto 0) => \^audio_out_r[20]_inst_0_i_49_0\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_46_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_47_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_48_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_49_n_0\
    );
\audio_out_r[20]_INST_0_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(27),
      I2 => audio_in_r_delay_buff2_n_78,
      I3 => audio_in_r_delay_buff2_n_84,
      I4 => \audio_in_r_delay_buff2__0\(21),
      I5 => \audio_out_r[0]_INST_0_i_237_n_0\,
      O => \audio_out_r[20]_INST_0_i_200_n_0\
    );
\audio_out_r[20]_INST_0_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFADDD8D8885000"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_in_r_delay_buff2__0\(26),
      I2 => audio_in_r_delay_buff2_n_79,
      I3 => audio_in_r_delay_buff2_n_85,
      I4 => \audio_in_r_delay_buff2__0\(20),
      I5 => \audio_out_r[0]_INST_0_i_233_n_0\,
      O => \audio_out_r[20]_INST_0_i_201_n_0\
    );
\audio_out_r[20]_INST_0_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_198_n_0\,
      I1 => \audio_in_r_delay_buff2__0\(30),
      I2 => audio_in_r_delay_buff2_n_75,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_out_r[0]_INST_0_i_239_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_157_n_0\,
      O => \audio_out_r[20]_INST_0_i_202_n_0\
    );
\audio_out_r[20]_INST_0_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6996C3C396693C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[20]_INST_0_i_199_n_0\,
      I2 => \audio_out_r[0]_INST_0_i_155_n_0\,
      I3 => audio_in_r_delay_buff2_n_82,
      I4 => \audio_in_r_delay_buff2__0\(23),
      I5 => \audio_out_r[0]_INST_0_i_240_n_0\,
      O => \audio_out_r[20]_INST_0_i_203_n_0\
    );
\audio_out_r[20]_INST_0_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[20]_INST_0_i_200_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(28),
      I3 => audio_in_r_delay_buff2_n_77,
      I4 => \audio_out_r[0]_INST_0_i_233_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_239_n_0\,
      O => \audio_out_r[20]_INST_0_i_204_n_0\
    );
\audio_out_r[20]_INST_0_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"396CC693C693396C"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[20]_INST_0_i_201_n_0\,
      I2 => \audio_in_r_delay_buff2__0\(27),
      I3 => audio_in_r_delay_buff2_n_78,
      I4 => \audio_out_r[0]_INST_0_i_234_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_237_n_0\,
      O => \audio_out_r[20]_INST_0_i_205_n_0\
    );
\audio_out_r[20]_INST_0_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(28),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_77,
      O => \audio_out_r[20]_INST_0_i_206_n_0\
    );
\audio_out_r[20]_INST_0_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(27),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_78,
      O => \audio_out_r[20]_INST_0_i_207_n_0\
    );
\audio_out_r[20]_INST_0_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(26),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_79,
      O => \audio_out_r[20]_INST_0_i_208_n_0\
    );
\audio_out_r[20]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(25),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_80,
      O => \audio_out_r[20]_INST_0_i_209_n_0\
    );
\audio_out_r[20]_INST_0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_50_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_51_n_7\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      O => \audio_out_r[20]_INST_0_i_21_n_0\
    );
\audio_out_r[20]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_77,
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => \audio_in_r_delay_buff2__0\(28),
      O => \audio_out_r[20]_INST_0_i_210_n_0\
    );
\audio_out_r[20]_INST_0_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_78,
      I1 => \audio_in_r_delay_buff2__0\(27),
      I2 => audio_in_r_delay_buff2_n_74,
      I3 => audio_in_r_delay_buff2_n_75,
      I4 => \audio_in_r_delay_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_211_n_0\
    );
\audio_out_r[20]_INST_0_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_79,
      I1 => \audio_in_r_delay_buff2__0\(26),
      I2 => audio_in_r_delay_buff2_n_76,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(29),
      O => \audio_out_r[20]_INST_0_i_212_n_0\
    );
\audio_out_r[20]_INST_0_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_80,
      I1 => \audio_in_r_delay_buff2__0\(25),
      I2 => audio_in_r_delay_buff2_n_77,
      I3 => audio_in_r_delay_buff2_n_74,
      I4 => \audio_in_r_delay_buff2__0\(28),
      O => \audio_out_r[20]_INST_0_i_213_n_0\
    );
\audio_out_r[20]_INST_0_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(22),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_83,
      O => \audio_out_r[20]_INST_0_i_214_n_0\
    );
\audio_out_r[20]_INST_0_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(21),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_84,
      O => \audio_out_r[20]_INST_0_i_215_n_0\
    );
\audio_out_r[20]_INST_0_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_delay_buff2__0\(27),
      I1 => audio_in_r_delay_buff2_n_74,
      I2 => audio_in_r_delay_buff2_n_78,
      O => \audio_out_r[20]_INST_0_i_216_n_0\
    );
\audio_out_r[20]_INST_0_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_239_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_217_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_217_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_217_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_217_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_240_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_241_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_242_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_243_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[20]_INST_0_i_217_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_244_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_245_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_246_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_247_n_0\
    );
\audio_out_r[20]_INST_0_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_105_0\(0),
      I1 => audio_in_r_buff2_n_88,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(17),
      O => \audio_out_r[20]_INST_0_i_218_n_0\
    );
\audio_out_r[20]_INST_0_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_173_0\(3),
      I1 => audio_in_r_buff2_n_89,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(16),
      O => \audio_out_r[20]_INST_0_i_219_n_0\
    );
\audio_out_r[20]_INST_0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_50_n_5\,
      I1 => \audio_out_r[20]_INST_0_i_50_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      O => \audio_out_r[20]_INST_0_i_22_n_0\
    );
\audio_out_r[20]_INST_0_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_173_0\(2),
      I1 => audio_in_r_buff2_n_90,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(15),
      O => \audio_out_r[20]_INST_0_i_220_n_0\
    );
\audio_out_r[20]_INST_0_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_173_0\(1),
      I1 => audio_in_r_buff2_n_91,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(14),
      O => \audio_out_r[20]_INST_0_i_221_n_0\
    );
\audio_out_r[20]_INST_0_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(17),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_88,
      I3 => \audio_out_r[20]_INST_0_i_105_0\(0),
      I4 => \audio_out_r[16]_INST_0_i_96_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_105_0\(1),
      O => \audio_out_r[20]_INST_0_i_222_n_0\
    );
\audio_out_r[20]_INST_0_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(16),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_89,
      I3 => \audio_out_r[20]_INST_0_i_173_0\(3),
      I4 => \audio_out_r[12]_INST_0_i_111_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_105_0\(0),
      O => \audio_out_r[20]_INST_0_i_223_n_0\
    );
\audio_out_r[20]_INST_0_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(15),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_90,
      I3 => \audio_out_r[20]_INST_0_i_173_0\(2),
      I4 => \audio_out_r[12]_INST_0_i_112_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_173_0\(3),
      O => \audio_out_r[20]_INST_0_i_224_n_0\
    );
\audio_out_r[20]_INST_0_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(14),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_91,
      I3 => \audio_out_r[20]_INST_0_i_173_0\(1),
      I4 => \audio_out_r[12]_INST_0_i_113_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_173_0\(2),
      O => \audio_out_r[20]_INST_0_i_225_n_0\
    );
\audio_out_r[20]_INST_0_i_226\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_85,
      O => \audio_out_r[20]_INST_0_i_226_n_0\
    );
\audio_out_r[20]_INST_0_i_227\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_86,
      O => \audio_out_r[20]_INST_0_i_227_n_0\
    );
\audio_out_r[20]_INST_0_i_228\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_87,
      O => \audio_out_r[20]_INST_0_i_228_n_0\
    );
\audio_out_r[20]_INST_0_i_229\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_88,
      O => \audio_out_r[20]_INST_0_i_229_n_0\
    );
\audio_out_r[20]_INST_0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_50_n_6\,
      I1 => \audio_out_r[20]_INST_0_i_50_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      O => \audio_out_r[20]_INST_0_i_23_n_0\
    );
\audio_out_r[20]_INST_0_i_239\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_257_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_239_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_239_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_239_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_239_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_258_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_259_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_260_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_261_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[20]_INST_0_i_239_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_262_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_263_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_264_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_265_n_0\
    );
\audio_out_r[20]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_50_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_50_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      O => \audio_out_r[20]_INST_0_i_24_n_0\
    );
\audio_out_r[20]_INST_0_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_173_0\(0),
      I1 => audio_in_r_buff2_n_92,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(13),
      O => \audio_out_r[20]_INST_0_i_240_n_0\
    );
\audio_out_r[20]_INST_0_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_217_0\(3),
      I1 => audio_in_r_buff2_n_93,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(12),
      O => \audio_out_r[20]_INST_0_i_241_n_0\
    );
\audio_out_r[20]_INST_0_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_217_0\(2),
      I1 => audio_in_r_buff2_n_94,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(11),
      O => \audio_out_r[20]_INST_0_i_242_n_0\
    );
\audio_out_r[20]_INST_0_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_217_0\(1),
      I1 => audio_in_r_buff2_n_95,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(10),
      O => \audio_out_r[20]_INST_0_i_243_n_0\
    );
\audio_out_r[20]_INST_0_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(13),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_92,
      I3 => \audio_out_r[20]_INST_0_i_173_0\(0),
      I4 => \audio_out_r[12]_INST_0_i_115_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_173_0\(1),
      O => \audio_out_r[20]_INST_0_i_244_n_0\
    );
\audio_out_r[20]_INST_0_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(12),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_93,
      I3 => \audio_out_r[20]_INST_0_i_217_0\(3),
      I4 => \audio_out_r[8]_INST_0_i_76_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_173_0\(0),
      O => \audio_out_r[20]_INST_0_i_245_n_0\
    );
\audio_out_r[20]_INST_0_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(11),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_94,
      I3 => \audio_out_r[20]_INST_0_i_217_0\(2),
      I4 => \audio_out_r[8]_INST_0_i_77_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_217_0\(3),
      O => \audio_out_r[20]_INST_0_i_246_n_0\
    );
\audio_out_r[20]_INST_0_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(10),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_95,
      I3 => \audio_out_r[20]_INST_0_i_217_0\(1),
      I4 => \audio_out_r[8]_INST_0_i_78_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_217_0\(2),
      O => \audio_out_r[20]_INST_0_i_247_n_0\
    );
\audio_out_r[20]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"566AA995"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_21_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_51_n_7\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_51_n_6\,
      O => \audio_out_r[20]_INST_0_i_25_n_0\
    );
\audio_out_r[20]_INST_0_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[20]_INST_0_i_257_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_257_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_257_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_257_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_275_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_276_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_277_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_278_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[20]_INST_0_i_257_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_279_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_280_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_281_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_282_n_0\
    );
\audio_out_r[20]_INST_0_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_217_0\(0),
      I1 => audio_in_r_buff2_n_96,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(9),
      O => \audio_out_r[20]_INST_0_i_258_n_0\
    );
\audio_out_r[20]_INST_0_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_239_0\(3),
      I1 => audio_in_r_buff2_n_97,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(8),
      O => \audio_out_r[20]_INST_0_i_259_n_0\
    );
\audio_out_r[20]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_50_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_51_n_7\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_22_n_0\,
      O => \audio_out_r[20]_INST_0_i_26_n_0\
    );
\audio_out_r[20]_INST_0_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_239_0\(2),
      I1 => audio_in_r_buff2_n_98,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(7),
      O => \audio_out_r[20]_INST_0_i_260_n_0\
    );
\audio_out_r[20]_INST_0_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_239_0\(1),
      I1 => audio_in_r_buff2_n_99,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(6),
      O => \audio_out_r[20]_INST_0_i_261_n_0\
    );
\audio_out_r[20]_INST_0_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(9),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_96,
      I3 => \audio_out_r[20]_INST_0_i_217_0\(0),
      I4 => \audio_out_r[20]_INST_0_i_283_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_217_0\(1),
      O => \audio_out_r[20]_INST_0_i_262_n_0\
    );
\audio_out_r[20]_INST_0_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_239_0\(3),
      I2 => \audio_in_r_buff2__0\(9),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_96,
      I5 => \audio_out_r[20]_INST_0_i_217_0\(0),
      O => \audio_out_r[20]_INST_0_i_263_n_0\
    );
\audio_out_r[20]_INST_0_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_239_0\(2),
      I2 => \audio_in_r_buff2__0\(8),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_97,
      I5 => \audio_out_r[20]_INST_0_i_239_0\(3),
      O => \audio_out_r[20]_INST_0_i_264_n_0\
    );
\audio_out_r[20]_INST_0_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FF47FF4700B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(6),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_99,
      I3 => \audio_out_r[20]_INST_0_i_239_0\(1),
      I4 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_239_0\(2),
      O => \audio_out_r[20]_INST_0_i_265_n_0\
    );
\audio_out_r[20]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_50_n_5\,
      I1 => \audio_out_r[20]_INST_0_i_50_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_23_n_0\,
      O => \audio_out_r[20]_INST_0_i_27_n_0\
    );
\audio_out_r[20]_INST_0_i_275\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_239_0\(0),
      I1 => audio_in_r_buff2_n_100,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(5),
      O => \audio_out_r[20]_INST_0_i_275_n_0\
    );
\audio_out_r[20]_INST_0_i_276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^audio_out_r[4]_inst_0_i_23\(2),
      I1 => audio_in_r_buff2_n_101,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(4),
      O => \audio_out_r[20]_INST_0_i_276_n_0\
    );
\audio_out_r[20]_INST_0_i_277\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^audio_out_r[4]_inst_0_i_23\(1),
      I1 => audio_in_r_buff2_n_102,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(3),
      O => \audio_out_r[20]_INST_0_i_277_n_0\
    );
\audio_out_r[20]_INST_0_i_278\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^audio_out_r[4]_inst_0_i_23\(0),
      I1 => audio_in_r_buff2_n_103,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(2),
      O => \audio_out_r[20]_INST_0_i_278_n_0\
    );
\audio_out_r[20]_INST_0_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2DDD2222D222DDD"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_239_0\(0),
      I2 => \audio_in_r_buff2__0\(6),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_99,
      I5 => \audio_out_r[20]_INST_0_i_239_0\(1),
      O => \audio_out_r[20]_INST_0_i_279_n_0\
    );
\audio_out_r[20]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_50_n_6\,
      I1 => \audio_out_r[20]_INST_0_i_50_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_24_n_0\,
      O => \audio_out_r[20]_INST_0_i_28_n_0\
    );
\audio_out_r[20]_INST_0_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700B8FFB8FF4700"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(4),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_101,
      I3 => \^audio_out_r[4]_inst_0_i_23\(2),
      I4 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_239_0\(0),
      O => \audio_out_r[20]_INST_0_i_280_n_0\
    );
\audio_out_r[20]_INST_0_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(3),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_102,
      I3 => \^audio_out_r[4]_inst_0_i_23\(1),
      I4 => \audio_out_r[4]_INST_0_i_142_n_0\,
      I5 => \^audio_out_r[4]_inst_0_i_23\(2),
      O => \audio_out_r[20]_INST_0_i_281_n_0\
    );
\audio_out_r[20]_INST_0_i_282\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D222DDDD2DDD222"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_154_n_0\,
      I1 => \^audio_out_r[4]_inst_0_i_23\(0),
      I2 => \audio_in_r_buff2__0\(3),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_102,
      I5 => \^audio_out_r[4]_inst_0_i_23\(1),
      O => \audio_out_r[20]_INST_0_i_282_n_0\
    );
\audio_out_r[20]_INST_0_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(10),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_95,
      O => \audio_out_r[20]_INST_0_i_283_n_0\
    );
\audio_out_r[20]_INST_0_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_54_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_29_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_29_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_29_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_55_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_56_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_57_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_58_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[20]_INST_0_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_59_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_60_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_61_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_62_n_0\
    );
\audio_out_r[20]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_13_n_0\,
      I1 => \^audio_out_r[20]_inst_0_i_41_0\(3),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[19]\(3),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[20]_INST_0_i_3_n_0\
    );
\audio_out_r[20]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_63_n_0\,
      CO(3 downto 1) => \NLW_audio_out_r[20]_INST_0_i_30_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \audio_out_r[20]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_audio_out_r[20]_INST_0_i_30_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \audio_in_r_buff2__0\(30 downto 29),
      S(3 downto 2) => B"00",
      S(1) => \audio_out_r[20]_INST_0_i_64_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_65_n_0\
    );
\audio_out_r[20]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_16_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_33_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_33_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_33_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_70_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_71_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_72_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_73_n_0\,
      O(3 downto 0) => \^audio_out_r[20]_inst_0_i_77_0\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_74_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_75_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_76_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_77_n_0\
    );
\audio_out_r[20]_INST_0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800E08E0"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_78_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_53_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_50_n_7\,
      I3 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_53_n_1\,
      O => \audio_out_r[20]_INST_0_i_34_n_0\
    );
\audio_out_r[20]_INST_0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_53_n_6\,
      I1 => \audio_out_r[20]_INST_0_i_78_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_78_n_5\,
      I3 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_53_n_7\,
      O => \audio_out_r[20]_INST_0_i_35_n_0\
    );
\audio_out_r[20]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_53_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_78_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_78_n_6\,
      I3 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_79_n_4\,
      O => \audio_out_r[20]_INST_0_i_36_n_0\
    );
\audio_out_r[20]_INST_0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_79_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_78_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_78_n_7\,
      I3 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_79_n_5\,
      O => \audio_out_r[20]_INST_0_i_37_n_0\
    );
\audio_out_r[20]_INST_0_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_50_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_50_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_53_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_34_n_0\,
      O => \audio_out_r[20]_INST_0_i_38_n_0\
    );
\audio_out_r[20]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669669966996996"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_35_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_53_n_1\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_50_n_7\,
      I4 => \audio_out_r[20]_INST_0_i_53_n_6\,
      I5 => \audio_out_r[20]_INST_0_i_78_n_4\,
      O => \audio_out_r[20]_INST_0_i_39_n_0\
    );
\audio_out_r[20]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887787878878787"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_16_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_17_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_18_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_28_0\(3),
      I4 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I5 => \audio_out_r[23]\(3),
      O => \audio_out_r[20]_INST_0_i_4_n_0\
    );
\audio_out_r[20]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_36_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_53_n_7\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_78_n_5\,
      I4 => \audio_out_r[20]_INST_0_i_78_n_4\,
      I5 => \audio_out_r[20]_INST_0_i_53_n_6\,
      O => \audio_out_r[20]_INST_0_i_40_n_0\
    );
\audio_out_r[20]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_37_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_79_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_52_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_78_n_6\,
      I4 => \audio_out_r[20]_INST_0_i_78_n_5\,
      I5 => \audio_out_r[20]_INST_0_i_53_n_7\,
      O => \audio_out_r[20]_INST_0_i_41_n_0\
    );
\audio_out_r[20]_INST_0_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_80_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_81_n_7\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      O => \audio_out_r[20]_INST_0_i_42_n_0\
    );
\audio_out_r[20]_INST_0_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_80_n_5\,
      I1 => \audio_out_r[20]_INST_0_i_80_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      O => \audio_out_r[20]_INST_0_i_43_n_0\
    );
\audio_out_r[20]_INST_0_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_80_n_6\,
      I1 => \audio_out_r[20]_INST_0_i_80_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      O => \audio_out_r[20]_INST_0_i_44_n_0\
    );
\audio_out_r[20]_INST_0_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"022C"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_80_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_80_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      O => \audio_out_r[20]_INST_0_i_45_n_0\
    );
\audio_out_r[20]_INST_0_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"566AA995"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_42_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_81_n_7\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_81_n_6\,
      O => \audio_out_r[20]_INST_0_i_46_n_0\
    );
\audio_out_r[20]_INST_0_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_80_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_81_n_7\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_43_n_0\,
      O => \audio_out_r[20]_INST_0_i_47_n_0\
    );
\audio_out_r[20]_INST_0_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_80_n_5\,
      I1 => \audio_out_r[20]_INST_0_i_80_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_44_n_0\,
      O => \audio_out_r[20]_INST_0_i_48_n_0\
    );
\audio_out_r[20]_INST_0_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_80_n_6\,
      I1 => \audio_out_r[20]_INST_0_i_80_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_45_n_0\,
      O => \audio_out_r[20]_INST_0_i_49_n_0\
    );
\audio_out_r[20]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_1_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[23]\(2),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[20]_inst_0_i_28_0\(2),
      I5 => \audio_out_r[20]_INST_0_i_17_n_0\,
      O => \audio_out_r[20]_INST_0_i_5_n_0\
    );
\audio_out_r[20]_INST_0_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_78_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_50_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_50_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_50_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_84_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_85_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_86_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_87_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_50_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_50_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_50_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_50_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_88_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_89_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_90_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_91_n_0\
    );
\audio_out_r[20]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_50_n_0\,
      CO(3) => \NLW_audio_out_r[20]_INST_0_i_51_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_r[20]_INST_0_i_51_n_1\,
      CO(1) => \NLW_audio_out_r[20]_INST_0_i_51_CO_UNCONNECTED\(1),
      CO(0) => \audio_out_r[20]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_r[20]_INST_0_i_92_n_0\,
      O(3 downto 2) => \NLW_audio_out_r[20]_INST_0_i_51_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_r[20]_INST_0_i_51_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_51_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \audio_out_r[20]_INST_0_i_93_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_94_n_0\
    );
\audio_out_r[20]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_35_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_52_n_0\,
      CO(2) => \NLW_audio_out_r[20]_INST_0_i_52_CO_UNCONNECTED\(2),
      CO(1) => \audio_out_r[20]_INST_0_i_52_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_52_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \audio_out_r[20]_INST_0_i_95_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_96_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_97_n_0\,
      O(3) => \NLW_audio_out_r[20]_INST_0_i_52_O_UNCONNECTED\(3),
      O(2 downto 0) => \^audio_in_r_buff2_3\(2 downto 0),
      S(3) => '1',
      S(2) => \audio_out_r[20]_INST_0_i_98_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_99_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_100_n_0\
    );
\audio_out_r[20]_INST_0_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_79_n_0\,
      CO(3) => \NLW_audio_out_r[20]_INST_0_i_53_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_r[20]_INST_0_i_53_n_1\,
      CO(1) => \NLW_audio_out_r[20]_INST_0_i_53_CO_UNCONNECTED\(1),
      CO(0) => \audio_out_r[20]_INST_0_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \audio_out_r[20]_INST_0_i_101_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_102_n_0\,
      O(3 downto 2) => \NLW_audio_out_r[20]_INST_0_i_53_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_r[20]_INST_0_i_53_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_53_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \audio_out_r[20]_INST_0_i_103_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_104_n_0\
    );
\audio_out_r[20]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_105_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_54_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_54_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_54_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_106_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_107_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_108_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_109_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[20]_INST_0_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_110_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_111_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_112_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_113_n_0\
    );
\audio_out_r[20]_INST_0_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_6_0\(0),
      I1 => audio_in_r_buff2_n_76,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(29),
      O => \audio_out_r[20]_INST_0_i_55_n_0\
    );
\audio_out_r[20]_INST_0_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_29_0\(3),
      I1 => audio_in_r_buff2_n_77,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(28),
      O => \audio_out_r[20]_INST_0_i_56_n_0\
    );
\audio_out_r[20]_INST_0_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_29_0\(2),
      I1 => audio_in_r_buff2_n_78,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(27),
      O => \audio_out_r[20]_INST_0_i_57_n_0\
    );
\audio_out_r[20]_INST_0_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_29_0\(1),
      I1 => audio_in_r_buff2_n_79,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(26),
      O => \audio_out_r[20]_INST_0_i_58_n_0\
    );
\audio_out_r[20]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_6_0\(0),
      I2 => \audio_in_r_buff2__0\(30),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_75,
      I5 => \audio_out_r[0]_INST_0_i_6_0\(1),
      O => \audio_out_r[20]_INST_0_i_59_n_0\
    );
\audio_out_r[20]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_2_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[23]\(1),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[20]_inst_0_i_28_0\(1),
      I5 => \audio_out_r[20]_INST_0_i_8_n_0\,
      O => \audio_out_r[20]_INST_0_i_6_n_0\
    );
\audio_out_r[20]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(28),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_77,
      I3 => \audio_out_r[20]_INST_0_i_29_0\(3),
      I4 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I5 => \audio_out_r[0]_INST_0_i_6_0\(0),
      O => \audio_out_r[20]_INST_0_i_60_n_0\
    );
\audio_out_r[20]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF47004700B8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(27),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_78,
      I3 => \audio_out_r[20]_INST_0_i_29_0\(2),
      I4 => \audio_out_r[20]_INST_0_i_114_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_29_0\(3),
      O => \audio_out_r[20]_INST_0_i_61_n_0\
    );
\audio_out_r[20]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4BBB4444B444BBB"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_29_0\(1),
      I2 => \audio_in_r_buff2__0\(27),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_78,
      I5 => \audio_out_r[20]_INST_0_i_29_0\(2),
      O => \audio_out_r[20]_INST_0_i_62_n_0\
    );
\audio_out_r[20]_INST_0_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_116_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_63_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_63_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_63_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_63_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_buff2__0\(28 downto 25),
      S(3) => \audio_out_r[20]_INST_0_i_117_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_118_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_119_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_120_n_0\
    );
\audio_out_r[20]_INST_0_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_75,
      O => \audio_out_r[20]_INST_0_i_64_n_0\
    );
\audio_out_r[20]_INST_0_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_76,
      O => \audio_out_r[20]_INST_0_i_65_n_0\
    );
\audio_out_r[20]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_3_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[23]\(0),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[20]_inst_0_i_28_0\(0),
      I5 => \audio_out_r[20]_INST_0_i_12_n_0\,
      O => \audio_out_r[20]_INST_0_i_7_n_0\
    );
\audio_out_r[20]_INST_0_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800E08E0"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_131_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_83_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_80_n_7\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_83_n_1\,
      O => \audio_out_r[20]_INST_0_i_70_n_0\
    );
\audio_out_r[20]_INST_0_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_83_n_6\,
      I1 => \audio_out_r[20]_INST_0_i_131_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_131_n_5\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_83_n_7\,
      O => \audio_out_r[20]_INST_0_i_71_n_0\
    );
\audio_out_r[20]_INST_0_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_83_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_131_n_5\,
      I2 => \audio_out_r[20]_INST_0_i_131_n_6\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_132_n_4\,
      O => \audio_out_r[20]_INST_0_i_72_n_0\
    );
\audio_out_r[20]_INST_0_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60990090"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_132_n_4\,
      I1 => \audio_out_r[20]_INST_0_i_131_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_131_n_7\,
      I3 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_132_n_5\,
      O => \audio_out_r[20]_INST_0_i_73_n_0\
    );
\audio_out_r[20]_INST_0_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"366CC993"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_80_n_7\,
      I1 => \audio_out_r[20]_INST_0_i_80_n_6\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_83_n_1\,
      I4 => \audio_out_r[20]_INST_0_i_70_n_0\,
      O => \audio_out_r[20]_INST_0_i_74_n_0\
    );
\audio_out_r[20]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669669966996996"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_71_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_83_n_1\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_80_n_7\,
      I4 => \audio_out_r[20]_INST_0_i_83_n_6\,
      I5 => \audio_out_r[20]_INST_0_i_131_n_4\,
      O => \audio_out_r[20]_INST_0_i_75_n_0\
    );
\audio_out_r[20]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_72_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_83_n_7\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_131_n_5\,
      I4 => \audio_out_r[20]_INST_0_i_131_n_4\,
      I5 => \audio_out_r[20]_INST_0_i_83_n_6\,
      O => \audio_out_r[20]_INST_0_i_76_n_0\
    );
\audio_out_r[20]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA9955695566AA9"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_73_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_132_n_4\,
      I2 => \audio_out_r[20]_INST_0_i_82_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_131_n_6\,
      I4 => \audio_out_r[20]_INST_0_i_131_n_5\,
      I5 => \audio_out_r[20]_INST_0_i_83_n_7\,
      O => \audio_out_r[20]_INST_0_i_77_n_0\
    );
\audio_out_r[20]_INST_0_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_33_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_78_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_78_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_78_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_133_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_134_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_135_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_136_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_78_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_78_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_78_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_78_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_137_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_138_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_139_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_140_n_0\
    );
\audio_out_r[20]_INST_0_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_34_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_79_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_79_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_79_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_141_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_142_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_143_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_144_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_79_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_79_n_5\,
      O(1 downto 0) => \^audio_in_r_buff2_2\(1 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_145_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_146_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_147_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_148_n_0\
    );
\audio_out_r[20]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[20]_INST_0_i_4_0\(1),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[20]_inst_0_i_49_0\(1),
      O => \audio_out_r[20]_INST_0_i_8_n_0\
    );
\audio_out_r[20]_INST_0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_131_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_80_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_80_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_80_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_149_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_150_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_151_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_152_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_80_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_80_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_80_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_80_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_153_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_154_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_155_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_156_n_0\
    );
\audio_out_r[20]_INST_0_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_80_n_0\,
      CO(3) => \NLW_audio_out_r[20]_INST_0_i_81_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_r[20]_INST_0_i_81_n_1\,
      CO(1) => \NLW_audio_out_r[20]_INST_0_i_81_CO_UNCONNECTED\(1),
      CO(0) => \audio_out_r[20]_INST_0_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_r[20]_INST_0_i_157_n_0\,
      O(3 downto 2) => \NLW_audio_out_r[20]_INST_0_i_81_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_r[20]_INST_0_i_81_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_81_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \audio_out_r[20]_INST_0_i_158_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_159_n_0\
    );
\audio_out_r[20]_INST_0_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_41_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_82_n_0\,
      CO(2) => \NLW_audio_out_r[20]_INST_0_i_82_CO_UNCONNECTED\(2),
      CO(1) => \audio_out_r[20]_INST_0_i_82_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_82_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \audio_out_r[20]_INST_0_i_160_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_155_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_161_n_0\,
      O(3) => \NLW_audio_out_r[20]_INST_0_i_82_O_UNCONNECTED\(3),
      O(2) => \audio_out_r[20]_INST_0_i_82_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_82_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_82_n_7\,
      S(3) => '1',
      S(2) => \audio_out_r[20]_INST_0_i_162_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_163_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_164_n_0\
    );
\audio_out_r[20]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_132_n_0\,
      CO(3) => \NLW_audio_out_r[20]_INST_0_i_83_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_r[20]_INST_0_i_83_n_1\,
      CO(1) => \NLW_audio_out_r[20]_INST_0_i_83_CO_UNCONNECTED\(1),
      CO(0) => \audio_out_r[20]_INST_0_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \audio_out_r[20]_INST_0_i_165_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_166_n_0\,
      O(3 downto 2) => \NLW_audio_out_r[20]_INST_0_i_83_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_r[20]_INST_0_i_83_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_83_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \audio_out_r[20]_INST_0_i_167_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_168_n_0\
    );
\audio_out_r[20]_INST_0_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_buff2_n_78,
      I1 => \audio_in_r_buff2__0\(27),
      I2 => audio_in_r_buff2_n_76,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(29),
      O => \audio_out_r[20]_INST_0_i_84_n_0\
    );
\audio_out_r[20]_INST_0_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_buff2_n_79,
      I1 => \audio_in_r_buff2__0\(26),
      I2 => audio_in_r_buff2_n_77,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(28),
      O => \audio_out_r[20]_INST_0_i_85_n_0\
    );
\audio_out_r[20]_INST_0_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_buff2_n_80,
      I1 => \audio_in_r_buff2__0\(25),
      I2 => audio_in_r_buff2_n_78,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(27),
      O => \audio_out_r[20]_INST_0_i_86_n_0\
    );
\audio_out_r[20]_INST_0_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_80,
      I1 => \audio_in_r_buff2__0\(25),
      I2 => audio_in_r_buff2_n_78,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(27),
      O => \audio_out_r[20]_INST_0_i_87_n_0\
    );
\audio_out_r[20]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I1 => \audio_in_r_buff2__0\(27),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_78,
      I4 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_114_n_0\,
      O => \audio_out_r[20]_INST_0_i_88_n_0\
    );
\audio_out_r[20]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B80047FF47FFB800"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(28),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_77,
      I3 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_170_n_0\,
      O => \audio_out_r[20]_INST_0_i_89_n_0\
    );
\audio_out_r[20]_INST_0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_9_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_9_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_9_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_21_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_22_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_23_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_24_n_0\,
      O(3 downto 0) => \^audio_out_r[20]_inst_0_i_28_0\(3 downto 0),
      S(3) => \audio_out_r[20]_INST_0_i_25_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_26_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_27_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_28_n_0\
    );
\audio_out_r[20]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B80047FF47FFB800"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(27),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_78,
      I3 => \audio_out_r[20]_INST_0_i_171_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_114_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_115_n_0\,
      O => \audio_out_r[20]_INST_0_i_90_n_0\
    );
\audio_out_r[20]_INST_0_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_172_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_170_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_171_n_0\,
      O => \audio_out_r[20]_INST_0_i_91_n_0\
    );
\audio_out_r[20]_INST_0_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_buff2_n_77,
      I1 => \audio_in_r_buff2__0\(28),
      I2 => audio_in_r_buff2_n_75,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_92_n_0\
    );
\audio_out_r[20]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(30),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_75,
      O => \audio_out_r[20]_INST_0_i_93_n_0\
    );
\audio_out_r[20]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF77FFB8308800"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(30),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_75,
      I3 => \audio_in_r_buff2__0\(28),
      I4 => audio_in_r_buff2_n_77,
      I5 => \audio_out_r[20]_INST_0_i_96_n_0\,
      O => \audio_out_r[20]_INST_0_i_94_n_0\
    );
\audio_out_r[20]_INST_0_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(30),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_75,
      O => \audio_out_r[20]_INST_0_i_95_n_0\
    );
\audio_out_r[20]_INST_0_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(29),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_76,
      O => \audio_out_r[20]_INST_0_i_96_n_0\
    );
\audio_out_r[20]_INST_0_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_77,
      I1 => \audio_in_r_buff2__0\(28),
      I2 => audio_in_r_buff2_n_75,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_97_n_0\
    );
\audio_out_r[20]_INST_0_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_buff2_n_75,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(30),
      O => \audio_out_r[20]_INST_0_i_98_n_0\
    );
\audio_out_r[20]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008830B8FF77CF47"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(30),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_75,
      I3 => \audio_in_r_buff2__0\(28),
      I4 => audio_in_r_buff2_n_77,
      I5 => \audio_out_r[20]_INST_0_i_96_n_0\,
      O => \audio_out_r[20]_INST_0_i_99_n_0\
    );
\audio_out_r[4]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_3_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_4_n_0\,
      O(3 downto 0) => audio_out_r(7 downto 4),
      S(3) => \audio_out_r[4]_INST_0_i_5_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_6_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_7_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_8_n_0\
    );
\audio_out_r[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_9_n_0\,
      I1 => \^audio_out_r[8]_inst_0_i_24\(2),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[7]\(2),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[4]_INST_0_i_1_n_0\
    );
\audio_out_r[4]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[4]_INST_0_i_5_0\(1),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[8]_inst_0_i_32_0\(1),
      O => \audio_out_r[4]_INST_0_i_10_n_0\
    );
\audio_out_r[4]_INST_0_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[4]_INST_0_i_100_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_100_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_100_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_100_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_143_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_162_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_163_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \^audio_in_r_buff2_28\(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_164_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_165_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_166_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_167_n_0\
    );
\audio_out_r[4]_INST_0_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_158_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_103_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_103_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_103_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_103_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_168_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_169_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_170_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_171_n_0\,
      O(3 downto 2) => \^audio_in_r_buff2_22\(1 downto 0),
      O(1) => \audio_out_r[4]_INST_0_i_103_n_6\,
      O(0) => \audio_out_r[4]_INST_0_i_103_n_7\,
      S(3) => \audio_out_r[4]_INST_0_i_172_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_173_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_174_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_175_n_0\
    );
\audio_out_r[4]_INST_0_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_160_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_106_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_106_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_106_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_106_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_176_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_177_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_178_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_179_n_0\,
      O(3) => \^audio_in_r_buff2_8\(0),
      O(2) => \audio_out_r[4]_INST_0_i_106_n_5\,
      O(1) => \audio_out_r[4]_INST_0_i_106_n_6\,
      O(0) => \audio_out_r[4]_INST_0_i_106_n_7\,
      S(3) => \audio_out_r[4]_INST_0_i_180_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_181_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_182_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_183_n_0\
    );
\audio_out_r[4]_INST_0_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_161_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_107_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_107_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_107_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_107_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_184_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_185_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_186_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_187_n_0\,
      O(3) => \^audio_in_r_buff2_16\(0),
      O(2) => \audio_out_r[4]_INST_0_i_107_n_5\,
      O(1) => \audio_out_r[4]_INST_0_i_107_n_6\,
      O(0) => \audio_out_r[4]_INST_0_i_107_n_7\,
      S(3) => \audio_out_r[4]_INST_0_i_188_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_189_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_190_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_191_n_0\
    );
\audio_out_r[4]_INST_0_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACCA0CCA000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(9),
      I1 => audio_in_r_buff2_n_96,
      I2 => \audio_in_r_buff2__0\(3),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_102,
      I5 => \audio_out_r[4]_INST_0_i_144_n_0\,
      O => \audio_out_r[4]_INST_0_i_108_n_0\
    );
\audio_out_r[4]_INST_0_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEAE0EF8A8A808"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_154_n_0\,
      I1 => audio_in_r_buff2_n_101,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(4),
      I4 => \audio_in_r_buff2__0\(8),
      I5 => audio_in_r_buff2_n_97,
      O => \audio_out_r[4]_INST_0_i_109_n_0\
    );
\audio_out_r[4]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[4]_INST_0_i_5_0\(0),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[8]_inst_0_i_32_0\(0),
      O => \audio_out_r[4]_INST_0_i_11_n_0\
    );
\audio_out_r[4]_INST_0_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA8F8AEAE08A80"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I1 => \audio_in_r_buff2__0\(3),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_102,
      I4 => \audio_in_r_buff2__0\(1),
      I5 => audio_in_r_buff2_n_104,
      O => \audio_out_r[4]_INST_0_i_110_n_0\
    );
\audio_out_r[4]_INST_0_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I1 => \audio_in_r_buff2__0\(1),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_104,
      I4 => \audio_in_r_buff2__0\(3),
      I5 => audio_in_r_buff2_n_102,
      O => \audio_out_r[4]_INST_0_i_111_n_0\
    );
\audio_out_r[4]_INST_0_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_108_n_0\,
      I1 => \audio_in_r_buff2__0\(10),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_95,
      I4 => \audio_out_r[4]_INST_0_i_143_n_0\,
      I5 => \audio_out_r[4]_INST_0_i_142_n_0\,
      O => \audio_out_r[4]_INST_0_i_112_n_0\
    );
\audio_out_r[4]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_109_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_193_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I3 => audio_in_r_buff2_n_102,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(3),
      O => \audio_out_r[4]_INST_0_i_113_n_0\
    );
\audio_out_r[4]_INST_0_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A9A959A95656A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_110_n_0\,
      I1 => \audio_in_r_buff2__0\(8),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_97,
      I4 => \audio_out_r[4]_INST_0_i_142_n_0\,
      I5 => \audio_out_r[4]_INST_0_i_154_n_0\,
      O => \audio_out_r[4]_INST_0_i_114_n_0\
    );
\audio_out_r[4]_INST_0_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_194_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_195_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I3 => audio_in_r_buff2_n_105,
      I4 => \audio_out_r[4]_INST_0_i_154_n_0\,
      O => \audio_out_r[4]_INST_0_i_115_n_0\
    );
\audio_out_r[4]_INST_0_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(8),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_97,
      O => \audio_out_r[4]_INST_0_i_116_n_0\
    );
\audio_out_r[4]_INST_0_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(7),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_98,
      O => \audio_out_r[4]_INST_0_i_117_n_0\
    );
\audio_out_r[4]_INST_0_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(6),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_99,
      O => \audio_out_r[4]_INST_0_i_118_n_0\
    );
\audio_out_r[4]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(5),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_100,
      O => \audio_out_r[4]_INST_0_i_119_n_0\
    );
\audio_out_r[4]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[0]_INST_0_i_4_0\(3),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[0]_inst_0_i_22_0\(3),
      O => \audio_out_r[4]_INST_0_i_12_n_0\
    );
\audio_out_r[4]_INST_0_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_97,
      I1 => \audio_in_r_buff2__0\(8),
      I2 => audio_in_r_buff2_n_94,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(11),
      O => \audio_out_r[4]_INST_0_i_120_n_0\
    );
\audio_out_r[4]_INST_0_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_98,
      I1 => \audio_in_r_buff2__0\(7),
      I2 => audio_in_r_buff2_n_95,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(10),
      O => \audio_out_r[4]_INST_0_i_121_n_0\
    );
\audio_out_r[4]_INST_0_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_99,
      I1 => \audio_in_r_buff2__0\(6),
      I2 => audio_in_r_buff2_n_96,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(9),
      O => \audio_out_r[4]_INST_0_i_122_n_0\
    );
\audio_out_r[4]_INST_0_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_100,
      I1 => \audio_in_r_buff2__0\(5),
      I2 => audio_in_r_buff2_n_97,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(8),
      O => \audio_out_r[4]_INST_0_i_123_n_0\
    );
\audio_out_r[4]_INST_0_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(10),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_95,
      I3 => audio_in_r_buff2_n_93,
      I4 => \audio_in_r_buff2__0\(12),
      I5 => \audio_out_r[12]_INST_0_i_115_n_0\,
      O => \audio_out_r[4]_INST_0_i_124_n_0\
    );
\audio_out_r[4]_INST_0_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(9),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_96,
      I3 => audio_in_r_buff2_n_94,
      I4 => \audio_in_r_buff2__0\(11),
      I5 => \audio_out_r[8]_INST_0_i_76_n_0\,
      O => \audio_out_r[4]_INST_0_i_125_n_0\
    );
\audio_out_r[4]_INST_0_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A22BBAFAF22BB"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I1 => audio_in_r_buff2_n_95,
      I2 => \audio_in_r_buff2__0\(10),
      I3 => audio_in_r_buff2_n_93,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(12),
      O => \audio_out_r[4]_INST_0_i_126_n_0\
    );
\audio_out_r[4]_INST_0_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A22BBAFAF22BB"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I1 => audio_in_r_buff2_n_96,
      I2 => \audio_in_r_buff2__0\(9),
      I3 => audio_in_r_buff2_n_94,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(11),
      O => \audio_out_r[4]_INST_0_i_127_n_0\
    );
\audio_out_r[4]_INST_0_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_124_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_113_n_0\,
      I2 => audio_in_r_buff2_n_94,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(11),
      I5 => \audio_out_r[8]_INST_0_i_76_n_0\,
      O => \audio_out_r[4]_INST_0_i_128_n_0\
    );
\audio_out_r[4]_INST_0_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_125_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_115_n_0\,
      I2 => audio_in_r_buff2_n_95,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(10),
      I5 => \audio_out_r[8]_INST_0_i_77_n_0\,
      O => \audio_out_r[4]_INST_0_i_129_n_0\
    );
\audio_out_r[4]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_15_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_13_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_13_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_13_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_r[20]_INST_0_i_290\(3 downto 0),
      O(3 downto 0) => \^audio_out_r[4]_inst_0_i_23\(3 downto 0),
      S(3 downto 0) => \audio_out_r[20]_INST_0_i_290_0\(3 downto 0)
    );
\audio_out_r[4]_INST_0_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_126_n_0\,
      I1 => \audio_out_r[8]_INST_0_i_76_n_0\,
      I2 => audio_in_r_buff2_n_96,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(9),
      I5 => \audio_out_r[8]_INST_0_i_78_n_0\,
      O => \audio_out_r[4]_INST_0_i_130_n_0\
    );
\audio_out_r[4]_INST_0_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_127_n_0\,
      I1 => \audio_out_r[8]_INST_0_i_77_n_0\,
      I2 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I3 => audio_in_r_buff2_n_95,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(10),
      O => \audio_out_r[4]_INST_0_i_131_n_0\
    );
\audio_out_r[4]_INST_0_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(16),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_89,
      I3 => audio_in_r_buff2_n_84,
      I4 => \audio_in_r_buff2__0\(21),
      I5 => \audio_out_r[20]_INST_0_i_182_n_0\,
      O => \audio_out_r[4]_INST_0_i_132_n_0\
    );
\audio_out_r[4]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(15),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_90,
      I3 => audio_in_r_buff2_n_85,
      I4 => \audio_in_r_buff2__0\(20),
      I5 => \audio_out_r[20]_INST_0_i_214_n_0\,
      O => \audio_out_r[4]_INST_0_i_133_n_0\
    );
\audio_out_r[4]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(14),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_91,
      I3 => audio_in_r_buff2_n_86,
      I4 => \audio_in_r_buff2__0\(19),
      I5 => \audio_out_r[20]_INST_0_i_215_n_0\,
      O => \audio_out_r[4]_INST_0_i_134_n_0\
    );
\audio_out_r[4]_INST_0_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(13),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_92,
      I3 => audio_in_r_buff2_n_87,
      I4 => \audio_in_r_buff2__0\(18),
      I5 => \audio_out_r[16]_INST_0_i_93_n_0\,
      O => \audio_out_r[4]_INST_0_i_135_n_0\
    );
\audio_out_r[4]_INST_0_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_132_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_214_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_172_n_0\,
      I3 => \audio_in_r_buff2__0\(17),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_88,
      O => \audio_out_r[4]_INST_0_i_136_n_0\
    );
\audio_out_r[4]_INST_0_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_133_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_215_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_182_n_0\,
      I3 => \audio_in_r_buff2__0\(16),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_89,
      O => \audio_out_r[4]_INST_0_i_137_n_0\
    );
\audio_out_r[4]_INST_0_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_134_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_93_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_214_n_0\,
      I3 => \audio_in_r_buff2__0\(15),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_90,
      O => \audio_out_r[4]_INST_0_i_138_n_0\
    );
\audio_out_r[4]_INST_0_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_135_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_94_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_215_n_0\,
      I3 => \audio_in_r_buff2__0\(14),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_91,
      O => \audio_out_r[4]_INST_0_i_139_n_0\
    );
\audio_out_r[4]_INST_0_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(7),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_98,
      O => \audio_out_r[4]_INST_0_i_140_n_0\
    );
\audio_out_r[4]_INST_0_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_192_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_141_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_141_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_141_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_141_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_buff2__0\(8 downto 5),
      S(3) => \audio_out_r[4]_INST_0_i_196_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_197_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_198_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_199_n_0\
    );
\audio_out_r[4]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(4),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_101,
      O => \audio_out_r[4]_INST_0_i_142_n_0\
    );
\audio_out_r[4]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(6),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_99,
      O => \audio_out_r[4]_INST_0_i_143_n_0\
    );
\audio_out_r[4]_INST_0_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(5),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_100,
      O => \audio_out_r[4]_INST_0_i_144_n_0\
    );
\audio_out_r[4]_INST_0_i_147\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_160_n_6\,
      I1 => \^audio_in_r_buff2_0\(1),
      I2 => \^audio_in_r_buff2_1\(0),
      I3 => audio_in_r_buff2_n_105,
      I4 => \audio_out_r[4]_INST_0_i_161_n_6\,
      O => \audio_out_r[4]_INST_0_i_147_n_0\
    );
\audio_out_r[4]_INST_0_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_160_n_7\,
      I1 => \audio_out_r[4]_INST_0_i_161_n_6\,
      I2 => audio_in_r_buff2_n_105,
      O => \audio_out_r[4]_INST_0_i_148_n_0\
    );
\audio_out_r[4]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_25_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_r[4]_INST_0_i_13_0\(3 downto 0),
      O(3 downto 0) => \NLW_audio_out_r[4]_INST_0_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \audio_out_r[4]_INST_0_i_13_1\(3 downto 0)
    );
\audio_out_r[4]_INST_0_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_91_0\(1),
      I1 => \audio_out_r[4]_INST_0_i_160_n_4\,
      I2 => \audio_out_r[4]_INST_0_i_209_n_0\,
      I3 => \^audio_in_r_buff2_1\(1),
      I4 => \^audio_in_r_buff2_0\(2),
      O => \audio_out_r[4]_INST_0_i_150_n_0\
    );
\audio_out_r[4]_INST_0_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_147_n_0\,
      I1 => \^audio_in_r_buff2_7\(0),
      I2 => \^audio_in_r_buff2_0\(2),
      I3 => \^audio_in_r_buff2_1\(1),
      I4 => \^audio_in_r_buff2_1\(0),
      I5 => \^audio_in_r_buff2_0\(1),
      O => \audio_out_r[4]_INST_0_i_151_n_0\
    );
\audio_out_r[4]_INST_0_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_148_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_160_n_6\,
      I2 => \^audio_in_r_buff2_0\(1),
      I3 => \^audio_in_r_buff2_1\(0),
      I4 => audio_in_r_buff2_n_105,
      I5 => \audio_out_r[4]_INST_0_i_161_n_6\,
      O => \audio_out_r[4]_INST_0_i_152_n_0\
    );
\audio_out_r[4]_INST_0_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_160_n_7\,
      I1 => \audio_out_r[4]_INST_0_i_161_n_6\,
      I2 => audio_in_r_buff2_n_105,
      I3 => \audio_out_r[4]_INST_0_i_91_0\(0),
      O => \audio_out_r[4]_INST_0_i_153_n_0\
    );
\audio_out_r[4]_INST_0_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(2),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_103,
      O => \audio_out_r[4]_INST_0_i_154_n_0\
    );
\audio_out_r[4]_INST_0_i_156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_107_n_5\,
      I1 => \audio_in_r_buff2__0\(2),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_103,
      I4 => \audio_out_r[4]_INST_0_i_103_n_6\,
      O => \audio_out_r[4]_INST_0_i_156_n_0\
    );
\audio_out_r[4]_INST_0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[4]_INST_0_i_157_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_157_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_157_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_157_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_210_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_211_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_212_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \NLW_audio_out_r[4]_INST_0_i_157_O_UNCONNECTED\(3 downto 1),
      O(0) => \audio_out_r[4]_INST_0_i_157_n_7\,
      S(3) => \audio_out_r[4]_INST_0_i_213_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_214_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_215_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_216_n_0\
    );
\audio_out_r[4]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[4]_INST_0_i_158_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_158_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_158_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3) => audio_in_r_buff2_n_105,
      DI(2 downto 0) => B"001",
      O(3) => \audio_out_r[4]_INST_0_i_158_n_4\,
      O(2 downto 1) => \^audio_in_r_buff2_1\(1 downto 0),
      O(0) => \NLW_audio_out_r[4]_INST_0_i_158_O_UNCONNECTED\(0),
      S(3) => \audio_out_r[4]_INST_0_i_217_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_218_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_219_n_0\,
      S(0) => audio_in_r_buff2_n_105
    );
\audio_out_r[4]_INST_0_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_103_n_7\,
      I1 => \audio_out_r[4]_INST_0_i_107_n_6\,
      I2 => \audio_out_r[4]_INST_0_i_157_n_7\,
      O => \audio_out_r[4]_INST_0_i_159_n_0\
    );
\audio_out_r[4]_INST_0_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_208_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_160_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_160_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_160_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_160_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_220_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_221_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_222_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_223_n_0\,
      O(3) => \audio_out_r[4]_INST_0_i_160_n_4\,
      O(2) => \^audio_in_r_buff2_7\(0),
      O(1) => \audio_out_r[4]_INST_0_i_160_n_6\,
      O(0) => \audio_out_r[4]_INST_0_i_160_n_7\,
      S(3) => \audio_out_r[4]_INST_0_i_224_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_225_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_226_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_227_n_0\
    );
\audio_out_r[4]_INST_0_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_228_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_161_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_161_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_161_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_161_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_229_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_230_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_231_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_232_n_0\,
      O(3 downto 2) => \^audio_in_r_buff2_0\(2 downto 1),
      O(1) => \audio_out_r[4]_INST_0_i_161_n_6\,
      O(0) => \^audio_in_r_buff2_0\(0),
      S(3) => \audio_out_r[4]_INST_0_i_233_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_234_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_235_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_236_n_0\
    );
\audio_out_r[4]_INST_0_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(5),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_100,
      O => \audio_out_r[4]_INST_0_i_162_n_0\
    );
\audio_out_r[4]_INST_0_i_163\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(4),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_101,
      O => \audio_out_r[4]_INST_0_i_163_n_0\
    );
\audio_out_r[4]_INST_0_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55A6666A55A"
    )
        port map (
      I0 => audio_in_r_buff2_n_105,
      I1 => \audio_in_r_buff2__0\(2),
      I2 => audio_in_r_buff2_n_103,
      I3 => audio_in_r_buff2_n_99,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(6),
      O => \audio_out_r[4]_INST_0_i_164_n_0\
    );
\audio_out_r[4]_INST_0_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_100,
      I1 => \audio_in_r_buff2__0\(5),
      I2 => audio_in_r_buff2_n_104,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(1),
      O => \audio_out_r[4]_INST_0_i_165_n_0\
    );
\audio_out_r[4]_INST_0_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => audio_in_r_buff2_n_101,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(4),
      I3 => audio_in_r_buff2_n_105,
      O => \audio_out_r[4]_INST_0_i_166_n_0\
    );
\audio_out_r[4]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(3),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_102,
      O => \audio_out_r[4]_INST_0_i_167_n_0\
    );
\audio_out_r[4]_INST_0_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(4),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_101,
      O => \audio_out_r[4]_INST_0_i_168_n_0\
    );
\audio_out_r[4]_INST_0_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(3),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_102,
      O => \audio_out_r[4]_INST_0_i_169_n_0\
    );
\audio_out_r[4]_INST_0_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(2),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_103,
      O => \audio_out_r[4]_INST_0_i_170_n_0\
    );
\audio_out_r[4]_INST_0_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(1),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_104,
      O => \audio_out_r[4]_INST_0_i_171_n_0\
    );
\audio_out_r[4]_INST_0_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_101,
      I1 => \audio_in_r_buff2__0\(4),
      I2 => audio_in_r_buff2_n_98,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(7),
      O => \audio_out_r[4]_INST_0_i_172_n_0\
    );
\audio_out_r[4]_INST_0_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_102,
      I1 => \audio_in_r_buff2__0\(3),
      I2 => audio_in_r_buff2_n_99,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(6),
      O => \audio_out_r[4]_INST_0_i_173_n_0\
    );
\audio_out_r[4]_INST_0_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_103,
      I1 => \audio_in_r_buff2__0\(2),
      I2 => audio_in_r_buff2_n_100,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(5),
      O => \audio_out_r[4]_INST_0_i_174_n_0\
    );
\audio_out_r[4]_INST_0_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_104,
      I1 => \audio_in_r_buff2__0\(1),
      I2 => audio_in_r_buff2_n_101,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(4),
      O => \audio_out_r[4]_INST_0_i_175_n_0\
    );
\audio_out_r[4]_INST_0_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(12),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_93,
      I3 => audio_in_r_buff2_n_88,
      I4 => \audio_in_r_buff2__0\(17),
      I5 => \audio_out_r[16]_INST_0_i_94_n_0\,
      O => \audio_out_r[4]_INST_0_i_176_n_0\
    );
\audio_out_r[4]_INST_0_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(11),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_94,
      I3 => audio_in_r_buff2_n_89,
      I4 => \audio_in_r_buff2__0\(16),
      I5 => \audio_out_r[16]_INST_0_i_96_n_0\,
      O => \audio_out_r[4]_INST_0_i_177_n_0\
    );
\audio_out_r[4]_INST_0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(10),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_95,
      I3 => audio_in_r_buff2_n_90,
      I4 => \audio_in_r_buff2__0\(15),
      I5 => \audio_out_r[12]_INST_0_i_111_n_0\,
      O => \audio_out_r[4]_INST_0_i_178_n_0\
    );
\audio_out_r[4]_INST_0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(9),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_96,
      I3 => audio_in_r_buff2_n_91,
      I4 => \audio_in_r_buff2__0\(14),
      I5 => \audio_out_r[12]_INST_0_i_112_n_0\,
      O => \audio_out_r[4]_INST_0_i_179_n_0\
    );
\audio_out_r[4]_INST_0_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_176_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_96_n_0\,
      I2 => \audio_out_r[16]_INST_0_i_93_n_0\,
      I3 => \audio_in_r_buff2__0\(13),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_92,
      O => \audio_out_r[4]_INST_0_i_180_n_0\
    );
\audio_out_r[4]_INST_0_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_177_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_111_n_0\,
      I2 => \audio_out_r[16]_INST_0_i_94_n_0\,
      I3 => \audio_in_r_buff2__0\(12),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_93,
      O => \audio_out_r[4]_INST_0_i_181_n_0\
    );
\audio_out_r[4]_INST_0_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_178_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_112_n_0\,
      I2 => \audio_out_r[16]_INST_0_i_96_n_0\,
      I3 => \audio_in_r_buff2__0\(11),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_94,
      O => \audio_out_r[4]_INST_0_i_182_n_0\
    );
\audio_out_r[4]_INST_0_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_179_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_113_n_0\,
      I2 => \audio_out_r[12]_INST_0_i_111_n_0\,
      I3 => \audio_in_r_buff2__0\(10),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_95,
      O => \audio_out_r[4]_INST_0_i_183_n_0\
    );
\audio_out_r[4]_INST_0_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(6),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_99,
      I3 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I4 => audio_in_r_buff2_n_95,
      I5 => \audio_in_r_buff2__0\(10),
      O => \audio_out_r[4]_INST_0_i_184_n_0\
    );
\audio_out_r[4]_INST_0_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(5),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_100,
      I3 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I4 => audio_in_r_buff2_n_96,
      I5 => \audio_in_r_buff2__0\(9),
      O => \audio_out_r[4]_INST_0_i_185_n_0\
    );
\audio_out_r[4]_INST_0_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A22BBAFAF22BB"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_142_n_0\,
      I1 => audio_in_r_buff2_n_99,
      I2 => \audio_in_r_buff2__0\(6),
      I3 => audio_in_r_buff2_n_97,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(8),
      O => \audio_out_r[4]_INST_0_i_186_n_0\
    );
\audio_out_r[4]_INST_0_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(3),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_102,
      I3 => audio_in_r_buff2_n_100,
      I4 => \audio_in_r_buff2__0\(5),
      I5 => \audio_out_r[4]_INST_0_i_140_n_0\,
      O => \audio_out_r[4]_INST_0_i_187_n_0\
    );
\audio_out_r[4]_INST_0_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_184_n_0\,
      I1 => \audio_out_r[8]_INST_0_i_78_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I3 => audio_in_r_buff2_n_96,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(9),
      O => \audio_out_r[4]_INST_0_i_188_n_0\
    );
\audio_out_r[4]_INST_0_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_185_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_143_n_0\,
      I2 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I3 => \audio_in_r_buff2__0\(10),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_95,
      O => \audio_out_r[4]_INST_0_i_189_n_0\
    );
\audio_out_r[4]_INST_0_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_186_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I3 => \audio_in_r_buff2__0\(9),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_96,
      O => \audio_out_r[4]_INST_0_i_190_n_0\
    );
\audio_out_r[4]_INST_0_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_187_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_143_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_142_n_0\,
      I3 => \audio_in_r_buff2__0\(8),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_97,
      O => \audio_out_r[4]_INST_0_i_191_n_0\
    );
\audio_out_r[4]_INST_0_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[4]_INST_0_i_192_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_192_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_192_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_192_n_3\,
      CYINIT => \audio_out_r[4]_INST_0_i_237_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \audio_in_r_buff2__0\(4 downto 1),
      S(3) => \audio_out_r[4]_INST_0_i_238_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_239_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_240_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_241_n_0\
    );
\audio_out_r[4]_INST_0_i_193\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(9),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_96,
      O => \audio_out_r[4]_INST_0_i_193_n_0\
    );
\audio_out_r[4]_INST_0_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(3),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_102,
      O => \audio_out_r[4]_INST_0_i_194_n_0\
    );
\audio_out_r[4]_INST_0_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(1),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_104,
      O => \audio_out_r[4]_INST_0_i_195_n_0\
    );
\audio_out_r[4]_INST_0_i_196\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_97,
      O => \audio_out_r[4]_INST_0_i_196_n_0\
    );
\audio_out_r[4]_INST_0_i_197\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_98,
      O => \audio_out_r[4]_INST_0_i_197_n_0\
    );
\audio_out_r[4]_INST_0_i_198\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_99,
      O => \audio_out_r[4]_INST_0_i_198_n_0\
    );
\audio_out_r[4]_INST_0_i_199\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_100,
      O => \audio_out_r[4]_INST_0_i_199_n_0\
    );
\audio_out_r[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_10_n_0\,
      I1 => \^audio_out_r[8]_inst_0_i_24\(1),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[7]\(1),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[4]_INST_0_i_2_n_0\
    );
\audio_out_r[4]_INST_0_i_208\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_242_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_208_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_208_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_208_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_208_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_243_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_244_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_245_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_246_n_0\,
      O(3 downto 0) => audio_in_r_buff2_6(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_247_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_248_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_249_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_250_n_0\
    );
\audio_out_r[4]_INST_0_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_158_n_4\,
      I1 => \audio_out_r[4]_INST_0_i_107_n_7\,
      I2 => audio_in_r_buff2_n_105,
      O => \audio_out_r[4]_INST_0_i_209_n_0\
    );
\audio_out_r[4]_INST_0_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(4),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_101,
      O => \audio_out_r[4]_INST_0_i_210_n_0\
    );
\audio_out_r[4]_INST_0_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(3),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_102,
      O => \audio_out_r[4]_INST_0_i_211_n_0\
    );
\audio_out_r[4]_INST_0_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(2),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_103,
      O => \audio_out_r[4]_INST_0_i_212_n_0\
    );
\audio_out_r[4]_INST_0_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_101,
      I1 => \audio_in_r_buff2__0\(4),
      I2 => audio_in_r_buff2_n_103,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(2),
      O => \audio_out_r[4]_INST_0_i_213_n_0\
    );
\audio_out_r[4]_INST_0_i_214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_102,
      I1 => \audio_in_r_buff2__0\(3),
      I2 => audio_in_r_buff2_n_104,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(1),
      O => \audio_out_r[4]_INST_0_i_214_n_0\
    );
\audio_out_r[4]_INST_0_i_215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => audio_in_r_buff2_n_103,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(2),
      I3 => audio_in_r_buff2_n_105,
      O => \audio_out_r[4]_INST_0_i_215_n_0\
    );
\audio_out_r[4]_INST_0_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(1),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_104,
      O => \audio_out_r[4]_INST_0_i_216_n_0\
    );
\audio_out_r[4]_INST_0_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => audio_in_r_buff2_n_105,
      I1 => audio_in_r_buff2_n_102,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(3),
      O => \audio_out_r[4]_INST_0_i_217_n_0\
    );
\audio_out_r[4]_INST_0_i_218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_buff2_n_103,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(2),
      O => \audio_out_r[4]_INST_0_i_218_n_0\
    );
\audio_out_r[4]_INST_0_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_buff2_n_104,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(1),
      O => \audio_out_r[4]_INST_0_i_219_n_0\
    );
\audio_out_r[4]_INST_0_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I1 => audio_in_r_buff2_n_92,
      I2 => \audio_in_r_buff2__0\(13),
      I3 => audio_in_r_buff2_n_90,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(15),
      O => \audio_out_r[4]_INST_0_i_220_n_0\
    );
\audio_out_r[4]_INST_0_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I1 => audio_in_r_buff2_n_93,
      I2 => \audio_in_r_buff2__0\(12),
      I3 => audio_in_r_buff2_n_91,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(14),
      O => \audio_out_r[4]_INST_0_i_221_n_0\
    );
\audio_out_r[4]_INST_0_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_143_n_0\,
      I1 => audio_in_r_buff2_n_94,
      I2 => \audio_in_r_buff2__0\(11),
      I3 => audio_in_r_buff2_n_92,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(13),
      O => \audio_out_r[4]_INST_0_i_222_n_0\
    );
\audio_out_r[4]_INST_0_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I1 => audio_in_r_buff2_n_95,
      I2 => \audio_in_r_buff2__0\(10),
      I3 => audio_in_r_buff2_n_93,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(12),
      O => \audio_out_r[4]_INST_0_i_223_n_0\
    );
\audio_out_r[4]_INST_0_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_220_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_115_n_0\,
      I2 => \audio_out_r[12]_INST_0_i_112_n_0\,
      I3 => \audio_in_r_buff2__0\(9),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_96,
      O => \audio_out_r[4]_INST_0_i_224_n_0\
    );
\audio_out_r[4]_INST_0_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_221_n_0\,
      I1 => audio_in_r_buff2_n_92,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(13),
      I4 => \audio_out_r[12]_INST_0_i_113_n_0\,
      I5 => \audio_out_r[8]_INST_0_i_79_n_0\,
      O => \audio_out_r[4]_INST_0_i_225_n_0\
    );
\audio_out_r[4]_INST_0_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_222_n_0\,
      I1 => audio_in_r_buff2_n_93,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(12),
      I4 => \audio_out_r[12]_INST_0_i_115_n_0\,
      I5 => \audio_out_r[4]_INST_0_i_140_n_0\,
      O => \audio_out_r[4]_INST_0_i_226_n_0\
    );
\audio_out_r[4]_INST_0_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_223_n_0\,
      I1 => audio_in_r_buff2_n_94,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(11),
      I4 => \audio_out_r[8]_INST_0_i_76_n_0\,
      I5 => \audio_out_r[4]_INST_0_i_143_n_0\,
      O => \audio_out_r[4]_INST_0_i_227_n_0\
    );
\audio_out_r[4]_INST_0_i_228\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[4]_INST_0_i_228_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_228_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_228_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_228_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_237_n_0\,
      DI(2) => audio_in_r_buff2_n_105,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => audio_in_r_buff2_15(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_251_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_252_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_253_n_0\,
      S(0) => audio_in_r_buff2_n_105
    );
\audio_out_r[4]_INST_0_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A22BBAFAF22BB"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_154_n_0\,
      I1 => audio_in_r_buff2_n_99,
      I2 => \audio_in_r_buff2__0\(6),
      I3 => audio_in_r_buff2_n_101,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(4),
      O => \audio_out_r[4]_INST_0_i_229_n_0\
    );
\audio_out_r[4]_INST_0_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(1),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_104,
      I3 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I4 => audio_in_r_buff2_n_102,
      I5 => \audio_in_r_buff2__0\(3),
      O => \audio_out_r[4]_INST_0_i_230_n_0\
    );
\audio_out_r[4]_INST_0_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47007703CF44FF47"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(4),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_101,
      I3 => audio_in_r_buff2_n_105,
      I4 => audio_in_r_buff2_n_103,
      I5 => \audio_in_r_buff2__0\(2),
      O => \audio_out_r[4]_INST_0_i_231_n_0\
    );
\audio_out_r[4]_INST_0_i_232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => audio_in_r_buff2_n_104,
      I1 => \audio_in_r_buff2__0\(1),
      I2 => audio_in_r_buff2_n_102,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(3),
      O => \audio_out_r[4]_INST_0_i_232_n_0\
    );
\audio_out_r[4]_INST_0_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_229_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I2 => audio_in_r_buff2_n_102,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(3),
      I5 => \audio_out_r[4]_INST_0_i_140_n_0\,
      O => \audio_out_r[4]_INST_0_i_233_n_0\
    );
\audio_out_r[4]_INST_0_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_230_n_0\,
      I1 => audio_in_r_buff2_n_99,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(6),
      I4 => \audio_out_r[4]_INST_0_i_142_n_0\,
      I5 => \audio_out_r[4]_INST_0_i_154_n_0\,
      O => \audio_out_r[4]_INST_0_i_234_n_0\
    );
\audio_out_r[4]_INST_0_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_231_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_194_n_0\,
      I3 => \audio_in_r_buff2__0\(1),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_104,
      O => \audio_out_r[4]_INST_0_i_235_n_0\
    );
\audio_out_r[4]_INST_0_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966699996999666"
    )
        port map (
      I0 => audio_in_r_buff2_n_105,
      I1 => \audio_out_r[4]_INST_0_i_154_n_0\,
      I2 => \audio_in_r_buff2__0\(4),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_101,
      I5 => \audio_out_r[4]_INST_0_i_232_n_0\,
      O => \audio_out_r[4]_INST_0_i_236_n_0\
    );
\audio_out_r[4]_INST_0_i_237\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_105,
      O => \audio_out_r[4]_INST_0_i_237_n_0\
    );
\audio_out_r[4]_INST_0_i_238\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_101,
      O => \audio_out_r[4]_INST_0_i_238_n_0\
    );
\audio_out_r[4]_INST_0_i_239\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_102,
      O => \audio_out_r[4]_INST_0_i_239_n_0\
    );
\audio_out_r[4]_INST_0_i_240\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_103,
      O => \audio_out_r[4]_INST_0_i_240_n_0\
    );
\audio_out_r[4]_INST_0_i_241\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_in_r_buff2_n_104,
      O => \audio_out_r[4]_INST_0_i_241_n_0\
    );
\audio_out_r[4]_INST_0_i_242\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_157_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_242_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_242_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_242_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_242_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_254_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_140_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_255_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_256_n_0\,
      O(3) => audio_in_r_buff2_5(0),
      O(2 downto 0) => \NLW_audio_out_r[4]_INST_0_i_242_O_UNCONNECTED\(2 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_257_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_258_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_259_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_260_n_0\
    );
\audio_out_r[4]_INST_0_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_142_n_0\,
      I1 => audio_in_r_buff2_n_96,
      I2 => \audio_in_r_buff2__0\(9),
      I3 => audio_in_r_buff2_n_94,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(11),
      O => \audio_out_r[4]_INST_0_i_243_n_0\
    );
\audio_out_r[4]_INST_0_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FC88BB30B800"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(3),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_102,
      I3 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I4 => audio_in_r_buff2_n_95,
      I5 => \audio_in_r_buff2__0\(10),
      O => \audio_out_r[4]_INST_0_i_244_n_0\
    );
\audio_out_r[4]_INST_0_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE88A0A0EE88"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_154_n_0\,
      I1 => audio_in_r_buff2_n_98,
      I2 => \audio_in_r_buff2__0\(7),
      I3 => audio_in_r_buff2_n_96,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(9),
      O => \audio_out_r[4]_INST_0_i_245_n_0\
    );
\audio_out_r[4]_INST_0_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(1),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_104,
      I3 => audio_in_r_buff2_n_99,
      I4 => \audio_in_r_buff2__0\(6),
      I5 => \audio_out_r[8]_INST_0_i_79_n_0\,
      O => \audio_out_r[4]_INST_0_i_246_n_0\
    );
\audio_out_r[4]_INST_0_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_243_n_0\,
      I1 => audio_in_r_buff2_n_95,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(10),
      I4 => \audio_out_r[8]_INST_0_i_77_n_0\,
      I5 => \audio_out_r[4]_INST_0_i_144_n_0\,
      O => \audio_out_r[4]_INST_0_i_247_n_0\
    );
\audio_out_r[4]_INST_0_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_244_n_0\,
      I1 => audio_in_r_buff2_n_96,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(9),
      I4 => \audio_out_r[8]_INST_0_i_78_n_0\,
      I5 => \audio_out_r[4]_INST_0_i_142_n_0\,
      O => \audio_out_r[4]_INST_0_i_248_n_0\
    );
\audio_out_r[4]_INST_0_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_245_n_0\,
      I1 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_283_n_0\,
      I3 => \audio_in_r_buff2__0\(3),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_102,
      O => \audio_out_r[4]_INST_0_i_249_n_0\
    );
\audio_out_r[4]_INST_0_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_42_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_25_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_25_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_25_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_r[4]_INST_0_i_15_0\(3 downto 0),
      O(3 downto 0) => \NLW_audio_out_r[4]_INST_0_i_25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \audio_out_r[4]_INST_0_i_15_1\(3 downto 0)
    );
\audio_out_r[4]_INST_0_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_246_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I2 => audio_in_r_buff2_n_96,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(9),
      I5 => \audio_out_r[4]_INST_0_i_154_n_0\,
      O => \audio_out_r[4]_INST_0_i_250_n_0\
    );
\audio_out_r[4]_INST_0_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => audio_in_r_buff2_n_105,
      I1 => \audio_in_r_buff2__0\(1),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_104,
      I4 => \audio_in_r_buff2__0\(3),
      I5 => audio_in_r_buff2_n_102,
      O => \audio_out_r[4]_INST_0_i_251_n_0\
    );
\audio_out_r[4]_INST_0_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => audio_in_r_buff2_n_105,
      I1 => \audio_in_r_buff2__0\(2),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_103,
      O => \audio_out_r[4]_INST_0_i_252_n_0\
    );
\audio_out_r[4]_INST_0_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => audio_in_r_buff2_n_104,
      I1 => audio_in_r_buff1,
      I2 => \audio_in_r_buff2__0\(1),
      O => \audio_out_r[4]_INST_0_i_253_n_0\
    );
\audio_out_r[4]_INST_0_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CA5A5C33C5A5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_97,
      I1 => \audio_in_r_buff2__0\(8),
      I2 => \audio_out_r[4]_INST_0_i_143_n_0\,
      I3 => \audio_in_r_buff2__0\(1),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_104,
      O => \audio_out_r[4]_INST_0_i_254_n_0\
    );
\audio_out_r[4]_INST_0_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(6),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_99,
      O => \audio_out_r[4]_INST_0_i_255_n_0\
    );
\audio_out_r[4]_INST_0_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(5),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_100,
      O => \audio_out_r[4]_INST_0_i_256_n_0\
    );
\audio_out_r[4]_INST_0_i_257\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_195_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_143_n_0\,
      I2 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I3 => audio_in_r_buff2_n_105,
      I4 => \audio_out_r[4]_INST_0_i_144_n_0\,
      O => \audio_out_r[4]_INST_0_i_257_n_0\
    );
\audio_out_r[4]_INST_0_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55A6666A55A"
    )
        port map (
      I0 => audio_in_r_buff2_n_105,
      I1 => \audio_in_r_buff2__0\(5),
      I2 => audio_in_r_buff2_n_100,
      I3 => audio_in_r_buff2_n_98,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(7),
      O => \audio_out_r[4]_INST_0_i_258_n_0\
    );
\audio_out_r[4]_INST_0_i_259\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_99,
      I1 => \audio_in_r_buff2__0\(6),
      I2 => audio_in_r_buff2_n_101,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(4),
      O => \audio_out_r[4]_INST_0_i_259_n_0\
    );
\audio_out_r[4]_INST_0_i_260\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => audio_in_r_buff2_n_100,
      I1 => \audio_in_r_buff2__0\(5),
      I2 => audio_in_r_buff2_n_102,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(3),
      O => \audio_out_r[4]_INST_0_i_260_n_0\
    );
\audio_out_r[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_11_n_0\,
      I1 => \^audio_out_r[8]_inst_0_i_24\(0),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[7]\(0),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[4]_INST_0_i_3_n_0\
    );
\audio_out_r[4]_INST_0_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_51_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_34_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_34_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_34_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_59_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_60_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_61_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_62_n_0\,
      O(3 downto 0) => audio_in_r_buff2_30(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_63_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_64_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_65_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_66_n_0\
    );
\audio_out_r[4]_INST_0_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_54_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_37_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_37_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_37_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_67_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_68_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_69_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_70_n_0\,
      O(3 downto 0) => audio_in_r_buff2_24(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_71_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_72_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_73_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_74_n_0\
    );
\audio_out_r[4]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_12_n_0\,
      I1 => \^audio_out_r[4]_inst_0_i_23\(3),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[3]\(3),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[4]_INST_0_i_4_n_0\
    );
\audio_out_r[4]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_57_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_40_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_40_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_40_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_75_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_76_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_77_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_78_n_0\,
      O(3 downto 0) => audio_in_r_buff2_10(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_79_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_80_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_81_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_82_n_0\
    );
\audio_out_r[4]_INST_0_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_56_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_41_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_41_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_41_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_83_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_84_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_85_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_86_n_0\,
      O(3 downto 0) => audio_in_r_buff2_18(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_87_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_88_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_89_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_90_n_0\
    );
\audio_out_r[4]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_91_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_42_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_42_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_42_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_92_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_93_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_94_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_95_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[4]_INST_0_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_96_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_97_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_98_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_99_n_0\
    );
\audio_out_r[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_1_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[7]\(3),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[8]_inst_0_i_24\(3),
      I5 => \audio_out_r[8]_INST_0_i_12_n_0\,
      O => \audio_out_r[4]_INST_0_i_5_n_0\
    );
\audio_out_r[4]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_100_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_51_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_51_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_51_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_108_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_109_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_110_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_111_n_0\,
      O(3 downto 0) => audio_in_r_buff2_29(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_112_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_113_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_114_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_115_n_0\
    );
\audio_out_r[4]_INST_0_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_103_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_54_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_54_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_54_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_116_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_117_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_118_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_119_n_0\,
      O(3 downto 0) => audio_in_r_buff2_23(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_120_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_121_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_122_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_123_n_0\
    );
\audio_out_r[4]_INST_0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_107_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_56_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_56_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_56_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_124_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_125_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_126_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_127_n_0\,
      O(3 downto 0) => audio_in_r_buff2_17(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_128_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_129_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_130_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_131_n_0\
    );
\audio_out_r[4]_INST_0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_106_n_0\,
      CO(3) => \audio_out_r[4]_INST_0_i_57_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_57_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_57_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_132_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_133_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_134_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_135_n_0\,
      O(3 downto 0) => audio_in_r_buff2_9(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_136_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_137_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_138_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_139_n_0\
    );
\audio_out_r[4]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FC88BB30B800"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(13),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_92,
      I3 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I4 => audio_in_r_buff2_n_96,
      I5 => \audio_in_r_buff2__0\(9),
      O => \audio_out_r[4]_INST_0_i_59_n_0\
    );
\audio_out_r[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_2_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[7]\(2),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[8]_inst_0_i_24\(2),
      I5 => \audio_out_r[4]_INST_0_i_9_n_0\,
      O => \audio_out_r[4]_INST_0_i_6_n_0\
    );
\audio_out_r[4]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(12),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_93,
      I3 => audio_in_r_buff2_n_99,
      I4 => \audio_in_r_buff2__0\(6),
      I5 => \audio_out_r[8]_INST_0_i_79_n_0\,
      O => \audio_out_r[4]_INST_0_i_60_n_0\
    );
\audio_out_r[4]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FCFCFAA0C0C0"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(11),
      I1 => audio_in_r_buff2_n_94,
      I2 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I3 => \audio_in_r_buff2__0\(5),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_100,
      O => \audio_out_r[4]_INST_0_i_61_n_0\
    );
\audio_out_r[4]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FCFCFAA0C0C0"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(10),
      I1 => audio_in_r_buff2_n_95,
      I2 => \audio_out_r[4]_INST_0_i_142_n_0\,
      I3 => \audio_in_r_buff2__0\(6),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_99,
      O => \audio_out_r[4]_INST_0_i_62_n_0\
    );
\audio_out_r[4]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_59_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_115_n_0\,
      I2 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I3 => audio_in_r_buff2_n_95,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(10),
      O => \audio_out_r[4]_INST_0_i_63_n_0\
    );
\audio_out_r[4]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_60_n_0\,
      I1 => \audio_out_r[8]_INST_0_i_76_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I3 => audio_in_r_buff2_n_96,
      I4 => audio_in_r_buff1,
      I5 => \audio_in_r_buff2__0\(9),
      O => \audio_out_r[4]_INST_0_i_64_n_0\
    );
\audio_out_r[4]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_61_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_143_n_0\,
      I2 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I3 => \audio_in_r_buff2__0\(12),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_93,
      O => \audio_out_r[4]_INST_0_i_65_n_0\
    );
\audio_out_r[4]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_62_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_144_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_140_n_0\,
      I3 => \audio_in_r_buff2__0\(11),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_94,
      O => \audio_out_r[4]_INST_0_i_66_n_0\
    );
\audio_out_r[4]_INST_0_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(12),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_93,
      O => \audio_out_r[4]_INST_0_i_67_n_0\
    );
\audio_out_r[4]_INST_0_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(11),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_94,
      O => \audio_out_r[4]_INST_0_i_68_n_0\
    );
\audio_out_r[4]_INST_0_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(10),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_95,
      O => \audio_out_r[4]_INST_0_i_69_n_0\
    );
\audio_out_r[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_3_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[7]\(1),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[8]_inst_0_i_24\(1),
      I5 => \audio_out_r[4]_INST_0_i_10_n_0\,
      O => \audio_out_r[4]_INST_0_i_7_n_0\
    );
\audio_out_r[4]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(9),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_96,
      O => \audio_out_r[4]_INST_0_i_70_n_0\
    );
\audio_out_r[4]_INST_0_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_93,
      I1 => \audio_in_r_buff2__0\(12),
      I2 => audio_in_r_buff2_n_90,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(15),
      O => \audio_out_r[4]_INST_0_i_71_n_0\
    );
\audio_out_r[4]_INST_0_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_94,
      I1 => \audio_in_r_buff2__0\(11),
      I2 => audio_in_r_buff2_n_91,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(14),
      O => \audio_out_r[4]_INST_0_i_72_n_0\
    );
\audio_out_r[4]_INST_0_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_95,
      I1 => \audio_in_r_buff2__0\(10),
      I2 => audio_in_r_buff2_n_92,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(13),
      O => \audio_out_r[4]_INST_0_i_73_n_0\
    );
\audio_out_r[4]_INST_0_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_96,
      I1 => \audio_in_r_buff2__0\(9),
      I2 => audio_in_r_buff2_n_93,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(12),
      O => \audio_out_r[4]_INST_0_i_74_n_0\
    );
\audio_out_r[4]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACCA0CCA000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(20),
      I1 => audio_in_r_buff2_n_85,
      I2 => \audio_in_r_buff2__0\(27),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_78,
      I5 => \audio_out_r[20]_INST_0_i_171_n_0\,
      O => \audio_out_r[4]_INST_0_i_75_n_0\
    );
\audio_out_r[4]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(19),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_86,
      I3 => audio_in_r_buff2_n_81,
      I4 => \audio_in_r_buff2__0\(24),
      I5 => \audio_out_r[20]_INST_0_i_115_n_0\,
      O => \audio_out_r[4]_INST_0_i_76_n_0\
    );
\audio_out_r[4]_INST_0_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(18),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_87,
      I3 => audio_in_r_buff2_n_82,
      I4 => \audio_in_r_buff2__0\(23),
      I5 => \audio_out_r[20]_INST_0_i_171_n_0\,
      O => \audio_out_r[4]_INST_0_i_77_n_0\
    );
\audio_out_r[4]_INST_0_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(17),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_88,
      I3 => audio_in_r_buff2_n_83,
      I4 => \audio_in_r_buff2__0\(22),
      I5 => \audio_out_r[20]_INST_0_i_172_n_0\,
      O => \audio_out_r[4]_INST_0_i_78_n_0\
    );
\audio_out_r[4]_INST_0_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_75_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I2 => audio_in_r_buff2_n_77,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(28),
      I5 => \audio_out_r[20]_INST_0_i_215_n_0\,
      O => \audio_out_r[4]_INST_0_i_79_n_0\
    );
\audio_out_r[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_4_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[7]\(0),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[8]_inst_0_i_24\(0),
      I5 => \audio_out_r[4]_INST_0_i_11_n_0\,
      O => \audio_out_r[4]_INST_0_i_8_n_0\
    );
\audio_out_r[4]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_76_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_171_n_0\,
      I2 => audio_in_r_buff2_n_78,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(27),
      I5 => \audio_out_r[16]_INST_0_i_93_n_0\,
      O => \audio_out_r[4]_INST_0_i_80_n_0\
    );
\audio_out_r[4]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_77_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_172_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_115_n_0\,
      I3 => \audio_in_r_buff2__0\(19),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_86,
      O => \audio_out_r[4]_INST_0_i_81_n_0\
    );
\audio_out_r[4]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_78_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_182_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_171_n_0\,
      I3 => \audio_in_r_buff2__0\(18),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_87,
      O => \audio_out_r[4]_INST_0_i_82_n_0\
    );
\audio_out_r[4]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(14),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_91,
      I3 => audio_in_r_buff2_n_89,
      I4 => \audio_in_r_buff2__0\(16),
      I5 => \audio_out_r[16]_INST_0_i_96_n_0\,
      O => \audio_out_r[4]_INST_0_i_83_n_0\
    );
\audio_out_r[4]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(13),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_92,
      I3 => audio_in_r_buff2_n_90,
      I4 => \audio_in_r_buff2__0\(15),
      I5 => \audio_out_r[12]_INST_0_i_111_n_0\,
      O => \audio_out_r[4]_INST_0_i_84_n_0\
    );
\audio_out_r[4]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(12),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_93,
      I3 => audio_in_r_buff2_n_91,
      I4 => \audio_in_r_buff2__0\(14),
      I5 => \audio_out_r[12]_INST_0_i_112_n_0\,
      O => \audio_out_r[4]_INST_0_i_85_n_0\
    );
\audio_out_r[4]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(11),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_94,
      I3 => audio_in_r_buff2_n_92,
      I4 => \audio_in_r_buff2__0\(13),
      I5 => \audio_out_r[12]_INST_0_i_113_n_0\,
      O => \audio_out_r[4]_INST_0_i_86_n_0\
    );
\audio_out_r[4]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_83_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_94_n_0\,
      I2 => audio_in_r_buff2_n_90,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(15),
      I5 => \audio_out_r[12]_INST_0_i_111_n_0\,
      O => \audio_out_r[4]_INST_0_i_87_n_0\
    );
\audio_out_r[4]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_84_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_96_n_0\,
      I2 => audio_in_r_buff2_n_91,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(14),
      I5 => \audio_out_r[12]_INST_0_i_112_n_0\,
      O => \audio_out_r[4]_INST_0_i_88_n_0\
    );
\audio_out_r[4]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_85_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_111_n_0\,
      I2 => audio_in_r_buff2_n_92,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(13),
      I5 => \audio_out_r[12]_INST_0_i_113_n_0\,
      O => \audio_out_r[4]_INST_0_i_89_n_0\
    );
\audio_out_r[4]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[4]_INST_0_i_5_0\(2),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[8]_inst_0_i_32_0\(2),
      O => \audio_out_r[4]_INST_0_i_9_n_0\
    );
\audio_out_r[4]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_86_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_112_n_0\,
      I2 => audio_in_r_buff2_n_93,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(12),
      I5 => \audio_out_r[12]_INST_0_i_115_n_0\,
      O => \audio_out_r[4]_INST_0_i_90_n_0\
    );
\audio_out_r[4]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_42_1\(0),
      CO(3) => \audio_out_r[4]_INST_0_i_91_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_91_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_91_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_91_0\(1),
      DI(2) => \audio_out_r[4]_INST_0_i_147_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_148_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_91_0\(0),
      O(3 downto 0) => \NLW_audio_out_r[4]_INST_0_i_91_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_150_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_151_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_152_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_153_n_0\
    );
\audio_out_r[4]_INST_0_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_103_n_6\,
      I1 => \audio_out_r[4]_INST_0_i_154_n_0\,
      I2 => \audio_out_r[4]_INST_0_i_107_n_5\,
      I3 => \audio_out_r[4]_INST_0_i_106_n_5\,
      I4 => \audio_out_r[4]_INST_0_i_42_0\,
      O => \audio_out_r[4]_INST_0_i_92_n_0\
    );
\audio_out_r[4]_INST_0_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_156_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_106_n_6\,
      I2 => \audio_out_r[4]_INST_0_i_157_n_7\,
      I3 => \audio_out_r[4]_INST_0_i_107_n_6\,
      I4 => \audio_out_r[4]_INST_0_i_103_n_7\,
      O => \audio_out_r[4]_INST_0_i_93_n_0\
    );
\audio_out_r[4]_INST_0_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => audio_in_r_buff2_n_105,
      I1 => \audio_out_r[4]_INST_0_i_107_n_7\,
      I2 => \audio_out_r[4]_INST_0_i_158_n_4\,
      I3 => \audio_out_r[4]_INST_0_i_106_n_7\,
      I4 => \audio_out_r[4]_INST_0_i_159_n_0\,
      O => \audio_out_r[4]_INST_0_i_94_n_0\
    );
\audio_out_r[4]_INST_0_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE822882288228"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_160_n_4\,
      I1 => audio_in_r_buff2_n_105,
      I2 => \audio_out_r[4]_INST_0_i_107_n_7\,
      I3 => \audio_out_r[4]_INST_0_i_158_n_4\,
      I4 => \^audio_in_r_buff2_1\(1),
      I5 => \^audio_in_r_buff2_0\(2),
      O => \audio_out_r[4]_INST_0_i_95_n_0\
    );
\audio_out_r[4]_INST_0_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_92_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_42_2\,
      I2 => \^audio_in_r_buff2_8\(0),
      I3 => \^audio_in_r_buff2_28\(0),
      I4 => \^audio_in_r_buff2_16\(0),
      I5 => \^audio_in_r_buff2_22\(0),
      O => \audio_out_r[4]_INST_0_i_96_n_0\
    );
\audio_out_r[4]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_93_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_103_n_6\,
      I2 => \audio_out_r[4]_INST_0_i_154_n_0\,
      I3 => \audio_out_r[4]_INST_0_i_107_n_5\,
      I4 => \audio_out_r[4]_INST_0_i_106_n_5\,
      I5 => \audio_out_r[4]_INST_0_i_42_0\,
      O => \audio_out_r[4]_INST_0_i_97_n_0\
    );
\audio_out_r[4]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_94_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_106_n_6\,
      I2 => \audio_out_r[4]_INST_0_i_156_n_0\,
      I3 => \audio_out_r[4]_INST_0_i_157_n_7\,
      I4 => \audio_out_r[4]_INST_0_i_107_n_6\,
      I5 => \audio_out_r[4]_INST_0_i_103_n_7\,
      O => \audio_out_r[4]_INST_0_i_98_n_0\
    );
\audio_out_r[4]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_95_n_0\,
      I1 => audio_in_r_buff2_n_105,
      I2 => \audio_out_r[4]_INST_0_i_107_n_7\,
      I3 => \audio_out_r[4]_INST_0_i_158_n_4\,
      I4 => \audio_out_r[4]_INST_0_i_106_n_7\,
      I5 => \audio_out_r[4]_INST_0_i_159_n_0\,
      O => \audio_out_r[4]_INST_0_i_99_n_0\
    );
\audio_out_r[8]_INST_0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[8]_INST_0_i_1_n_0\,
      DI(2) => \audio_out_r[8]_INST_0_i_2_n_0\,
      DI(1) => \audio_out_r[8]_INST_0_i_3_n_0\,
      DI(0) => \audio_out_r[8]_INST_0_i_4_n_0\,
      O(3 downto 0) => audio_out_r(11 downto 8),
      S(3) => \audio_out_r[8]_INST_0_i_5_n_0\,
      S(2) => \audio_out_r[8]_INST_0_i_6_n_0\,
      S(1) => \audio_out_r[8]_INST_0_i_7_n_0\,
      S(0) => \audio_out_r[8]_INST_0_i_8_n_0\
    );
\audio_out_r[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_9_n_0\,
      I1 => \^audio_out_r[12]_inst_0_i_24\(2),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[11]\(2),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[8]_INST_0_i_1_n_0\
    );
\audio_out_r[8]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[8]_INST_0_i_5_0\(1),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[12]_inst_0_i_32_0\(1),
      O => \audio_out_r[8]_INST_0_i_10_n_0\
    );
\audio_out_r[8]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[8]_INST_0_i_5_0\(0),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[12]_inst_0_i_32_0\(0),
      O => \audio_out_r[8]_INST_0_i_11_n_0\
    );
\audio_out_r[8]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[4]_INST_0_i_5_0\(3),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[8]_inst_0_i_32_0\(3),
      O => \audio_out_r[8]_INST_0_i_12_n_0\
    );
\audio_out_r[8]_INST_0_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_13_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_i_13_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_i_13_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_i_13_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \audio_out_r[8]_INST_0_i_14\(3 downto 0),
      O(3 downto 0) => \^audio_out_r[8]_inst_0_i_24\(3 downto 0),
      S(3 downto 0) => \audio_out_r[8]_INST_0_i_14_0\(3 downto 0)
    );
\audio_out_r[8]_INST_0_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_10_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_i_16_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_i_16_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_i_16_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[8]_INST_0_i_25_n_0\,
      DI(2) => \audio_out_r[8]_INST_0_i_26_n_0\,
      DI(1) => \audio_out_r[8]_INST_0_i_27_n_0\,
      DI(0) => \audio_out_r[8]_INST_0_i_28_n_0\,
      O(3 downto 0) => \^audio_out_r[8]_inst_0_i_32_0\(3 downto 0),
      S(3) => \audio_out_r[8]_INST_0_i_29_n_0\,
      S(2) => \audio_out_r[8]_INST_0_i_30_n_0\,
      S(1) => \audio_out_r[8]_INST_0_i_31_n_0\,
      S(0) => \audio_out_r[8]_INST_0_i_32_n_0\
    );
\audio_out_r[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_10_n_0\,
      I1 => \^audio_out_r[12]_inst_0_i_24\(1),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[11]\(1),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[8]_INST_0_i_2_n_0\
    );
\audio_out_r[8]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_47_n_4\,
      I1 => \audio_out_r[12]_INST_0_i_48_n_5\,
      I2 => \audio_out_r[12]_INST_0_i_46_n_6\,
      I3 => \audio_out_r[12]_INST_0_i_49_n_5\,
      I4 => \audio_out_r[8]_INST_0_i_41_n_0\,
      O => \audio_out_r[8]_INST_0_i_25_n_0\
    );
\audio_out_r[8]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_47_n_5\,
      I1 => \audio_out_r[12]_INST_0_i_48_n_6\,
      I2 => \audio_out_r[12]_INST_0_i_46_n_7\,
      I3 => \audio_out_r[12]_INST_0_i_49_n_6\,
      I4 => \audio_out_r[8]_INST_0_i_42_n_0\,
      O => \audio_out_r[8]_INST_0_i_26_n_0\
    );
\audio_out_r[8]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_47_n_6\,
      I1 => \audio_out_r[12]_INST_0_i_48_n_7\,
      I2 => \audio_out_r[0]_INST_0_i_38_n_4\,
      I3 => \audio_out_r[8]_INST_0_i_43_n_0\,
      I4 => \audio_out_r[12]_INST_0_i_49_n_7\,
      O => \audio_out_r[8]_INST_0_i_27_n_0\
    );
\audio_out_r[8]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_47_n_7\,
      I1 => \audio_out_r[0]_INST_0_i_37_n_4\,
      I2 => \audio_out_r[0]_INST_0_i_38_n_5\,
      I3 => \audio_out_r[0]_INST_0_i_39_n_4\,
      I4 => \audio_out_r[0]_INST_0_i_48_n_0\,
      O => \audio_out_r[8]_INST_0_i_28_n_0\
    );
\audio_out_r[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_25_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_43_n_7\,
      I2 => \audio_out_r[12]_INST_0_i_48_n_4\,
      I3 => \audio_out_r[12]_INST_0_i_46_n_5\,
      I4 => \audio_out_r[12]_INST_0_i_49_n_4\,
      I5 => \audio_out_r[12]_INST_0_i_50_n_0\,
      O => \audio_out_r[8]_INST_0_i_29_n_0\
    );
\audio_out_r[8]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_11_n_0\,
      I1 => \^audio_out_r[12]_inst_0_i_24\(0),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[11]\(0),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[8]_INST_0_i_3_n_0\
    );
\audio_out_r[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_26_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_47_n_4\,
      I2 => \audio_out_r[12]_INST_0_i_48_n_5\,
      I3 => \audio_out_r[12]_INST_0_i_46_n_6\,
      I4 => \audio_out_r[12]_INST_0_i_49_n_5\,
      I5 => \audio_out_r[8]_INST_0_i_41_n_0\,
      O => \audio_out_r[8]_INST_0_i_30_n_0\
    );
\audio_out_r[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_27_n_0\,
      I1 => \audio_out_r[0]_INST_0_i_47_n_5\,
      I2 => \audio_out_r[12]_INST_0_i_48_n_6\,
      I3 => \audio_out_r[12]_INST_0_i_46_n_7\,
      I4 => \audio_out_r[12]_INST_0_i_49_n_6\,
      I5 => \audio_out_r[8]_INST_0_i_42_n_0\,
      O => \audio_out_r[8]_INST_0_i_31_n_0\
    );
\audio_out_r[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_28_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_49_n_7\,
      I2 => \audio_out_r[8]_INST_0_i_43_n_0\,
      I3 => \audio_out_r[0]_INST_0_i_47_n_6\,
      I4 => \audio_out_r[12]_INST_0_i_48_n_7\,
      I5 => \audio_out_r[0]_INST_0_i_38_n_4\,
      O => \audio_out_r[8]_INST_0_i_32_n_0\
    );
\audio_out_r[8]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_34_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_i_33_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_i_33_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_i_33_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[8]_INST_0_i_44_n_0\,
      DI(2) => \audio_out_r[8]_INST_0_i_45_n_0\,
      DI(1) => \audio_out_r[8]_INST_0_i_46_n_0\,
      DI(0) => \audio_out_r[8]_INST_0_i_47_n_0\,
      O(3 downto 0) => audio_in_r_buff2_31(3 downto 0),
      S(3) => \audio_out_r[8]_INST_0_i_48_n_0\,
      S(2) => \audio_out_r[8]_INST_0_i_49_n_0\,
      S(1) => \audio_out_r[8]_INST_0_i_50_n_0\,
      S(0) => \audio_out_r[8]_INST_0_i_51_n_0\
    );
\audio_out_r[8]_INST_0_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_37_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_i_36_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_i_36_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_i_36_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[8]_INST_0_i_52_n_0\,
      DI(2) => \audio_out_r[8]_INST_0_i_53_n_0\,
      DI(1) => \audio_out_r[8]_INST_0_i_54_n_0\,
      DI(0) => \audio_out_r[8]_INST_0_i_55_n_0\,
      O(3 downto 0) => audio_in_r_buff2_25(3 downto 0),
      S(3) => \audio_out_r[8]_INST_0_i_56_n_0\,
      S(2) => \audio_out_r[8]_INST_0_i_57_n_0\,
      S(1) => \audio_out_r[8]_INST_0_i_58_n_0\,
      S(0) => \audio_out_r[8]_INST_0_i_59_n_0\
    );
\audio_out_r[8]_INST_0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_41_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_i_38_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_i_38_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_i_38_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[8]_INST_0_i_60_n_0\,
      DI(2) => \audio_out_r[8]_INST_0_i_61_n_0\,
      DI(1) => \audio_out_r[8]_INST_0_i_62_n_0\,
      DI(0) => \audio_out_r[8]_INST_0_i_63_n_0\,
      O(3 downto 0) => audio_in_r_buff2_19(3 downto 0),
      S(3) => \audio_out_r[8]_INST_0_i_64_n_0\,
      S(2) => \audio_out_r[8]_INST_0_i_65_n_0\,
      S(1) => \audio_out_r[8]_INST_0_i_66_n_0\,
      S(0) => \audio_out_r[8]_INST_0_i_67_n_0\
    );
\audio_out_r[8]_INST_0_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_40_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_i_39_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_i_39_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_i_39_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[8]_INST_0_i_68_n_0\,
      DI(2) => \audio_out_r[8]_INST_0_i_69_n_0\,
      DI(1) => \audio_out_r[8]_INST_0_i_70_n_0\,
      DI(0) => \audio_out_r[8]_INST_0_i_71_n_0\,
      O(3 downto 0) => audio_in_r_buff2_11(3 downto 0),
      S(3) => \audio_out_r[8]_INST_0_i_72_n_0\,
      S(2) => \audio_out_r[8]_INST_0_i_73_n_0\,
      S(1) => \audio_out_r[8]_INST_0_i_74_n_0\,
      S(0) => \audio_out_r[8]_INST_0_i_75_n_0\
    );
\audio_out_r[8]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202A8A80"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_12_n_0\,
      I1 => \^audio_out_r[8]_inst_0_i_24\(3),
      I2 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I3 => \audio_out_r[7]\(3),
      I4 => audio_in_r_buff1,
      O => \audio_out_r[8]_INST_0_i_4_n_0\
    );
\audio_out_r[8]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_46_n_5\,
      I1 => \audio_out_r[12]_INST_0_i_48_n_4\,
      I2 => \audio_out_r[12]_INST_0_i_43_n_7\,
      O => \audio_out_r[8]_INST_0_i_41_n_0\
    );
\audio_out_r[8]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_46_n_6\,
      I1 => \audio_out_r[12]_INST_0_i_48_n_5\,
      I2 => \audio_out_r[0]_INST_0_i_47_n_4\,
      O => \audio_out_r[8]_INST_0_i_42_n_0\
    );
\audio_out_r[8]_INST_0_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_46_n_7\,
      I1 => \audio_out_r[12]_INST_0_i_48_n_6\,
      I2 => \audio_out_r[0]_INST_0_i_47_n_5\,
      O => \audio_out_r[8]_INST_0_i_43_n_0\
    );
\audio_out_r[8]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(17),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_88,
      I3 => audio_in_r_buff2_n_94,
      I4 => \audio_in_r_buff2__0\(11),
      I5 => \audio_out_r[8]_INST_0_i_76_n_0\,
      O => \audio_out_r[8]_INST_0_i_44_n_0\
    );
\audio_out_r[8]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(16),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_89,
      I3 => audio_in_r_buff2_n_95,
      I4 => \audio_in_r_buff2__0\(10),
      I5 => \audio_out_r[8]_INST_0_i_77_n_0\,
      O => \audio_out_r[8]_INST_0_i_45_n_0\
    );
\audio_out_r[8]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB8B8883000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(15),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_90,
      I3 => audio_in_r_buff2_n_96,
      I4 => \audio_in_r_buff2__0\(9),
      I5 => \audio_out_r[8]_INST_0_i_78_n_0\,
      O => \audio_out_r[8]_INST_0_i_46_n_0\
    );
\audio_out_r[8]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FC88BB30B800"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(14),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_91,
      I3 => \audio_out_r[8]_INST_0_i_79_n_0\,
      I4 => audio_in_r_buff2_n_95,
      I5 => \audio_in_r_buff2__0\(10),
      O => \audio_out_r[8]_INST_0_i_47_n_0\
    );
\audio_out_r[8]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_44_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_96_n_0\,
      I2 => audio_in_r_buff2_n_93,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(12),
      I5 => \audio_out_r[12]_INST_0_i_115_n_0\,
      O => \audio_out_r[8]_INST_0_i_48_n_0\
    );
\audio_out_r[8]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_45_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_111_n_0\,
      I2 => audio_in_r_buff2_n_94,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(11),
      I5 => \audio_out_r[8]_INST_0_i_76_n_0\,
      O => \audio_out_r[8]_INST_0_i_49_n_0\
    );
\audio_out_r[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_1_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[11]\(3),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[12]_inst_0_i_24\(3),
      I5 => \audio_out_r[12]_INST_0_i_12_n_0\,
      O => \audio_out_r[8]_INST_0_i_5_n_0\
    );
\audio_out_r[8]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_46_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_112_n_0\,
      I2 => audio_in_r_buff2_n_95,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(10),
      I5 => \audio_out_r[8]_INST_0_i_77_n_0\,
      O => \audio_out_r[8]_INST_0_i_50_n_0\
    );
\audio_out_r[8]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_47_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_113_n_0\,
      I2 => audio_in_r_buff2_n_96,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(9),
      I5 => \audio_out_r[8]_INST_0_i_78_n_0\,
      O => \audio_out_r[8]_INST_0_i_51_n_0\
    );
\audio_out_r[8]_INST_0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(16),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_89,
      O => \audio_out_r[8]_INST_0_i_52_n_0\
    );
\audio_out_r[8]_INST_0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(15),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_90,
      O => \audio_out_r[8]_INST_0_i_53_n_0\
    );
\audio_out_r[8]_INST_0_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(14),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_91,
      O => \audio_out_r[8]_INST_0_i_54_n_0\
    );
\audio_out_r[8]_INST_0_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(13),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_92,
      O => \audio_out_r[8]_INST_0_i_55_n_0\
    );
\audio_out_r[8]_INST_0_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_89,
      I1 => \audio_in_r_buff2__0\(16),
      I2 => audio_in_r_buff2_n_86,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(19),
      O => \audio_out_r[8]_INST_0_i_56_n_0\
    );
\audio_out_r[8]_INST_0_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_90,
      I1 => \audio_in_r_buff2__0\(15),
      I2 => audio_in_r_buff2_n_87,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(18),
      O => \audio_out_r[8]_INST_0_i_57_n_0\
    );
\audio_out_r[8]_INST_0_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_91,
      I1 => \audio_in_r_buff2__0\(14),
      I2 => audio_in_r_buff2_n_88,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(17),
      O => \audio_out_r[8]_INST_0_i_58_n_0\
    );
\audio_out_r[8]_INST_0_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => audio_in_r_buff2_n_92,
      I1 => \audio_in_r_buff2__0\(13),
      I2 => audio_in_r_buff2_n_89,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(16),
      O => \audio_out_r[8]_INST_0_i_59_n_0\
    );
\audio_out_r[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_2_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[11]\(2),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[12]_inst_0_i_24\(2),
      I5 => \audio_out_r[8]_INST_0_i_9_n_0\,
      O => \audio_out_r[8]_INST_0_i_6_n_0\
    );
\audio_out_r[8]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(18),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_87,
      I3 => audio_in_r_buff2_n_85,
      I4 => \audio_in_r_buff2__0\(20),
      I5 => \audio_out_r[20]_INST_0_i_214_n_0\,
      O => \audio_out_r[8]_INST_0_i_60_n_0\
    );
\audio_out_r[8]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(17),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_88,
      I3 => audio_in_r_buff2_n_86,
      I4 => \audio_in_r_buff2__0\(19),
      I5 => \audio_out_r[20]_INST_0_i_215_n_0\,
      O => \audio_out_r[8]_INST_0_i_61_n_0\
    );
\audio_out_r[8]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(16),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_89,
      I3 => audio_in_r_buff2_n_87,
      I4 => \audio_in_r_buff2__0\(18),
      I5 => \audio_out_r[16]_INST_0_i_93_n_0\,
      O => \audio_out_r[8]_INST_0_i_62_n_0\
    );
\audio_out_r[8]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(15),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_90,
      I3 => audio_in_r_buff2_n_88,
      I4 => \audio_in_r_buff2__0\(17),
      I5 => \audio_out_r[16]_INST_0_i_94_n_0\,
      O => \audio_out_r[8]_INST_0_i_63_n_0\
    );
\audio_out_r[8]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_60_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_182_n_0\,
      I2 => audio_in_r_buff2_n_86,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(19),
      I5 => \audio_out_r[20]_INST_0_i_215_n_0\,
      O => \audio_out_r[8]_INST_0_i_64_n_0\
    );
\audio_out_r[8]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_61_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_214_n_0\,
      I2 => audio_in_r_buff2_n_87,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(18),
      I5 => \audio_out_r[16]_INST_0_i_93_n_0\,
      O => \audio_out_r[8]_INST_0_i_65_n_0\
    );
\audio_out_r[8]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_62_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_215_n_0\,
      I2 => audio_in_r_buff2_n_88,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(17),
      I5 => \audio_out_r[16]_INST_0_i_94_n_0\,
      O => \audio_out_r[8]_INST_0_i_66_n_0\
    );
\audio_out_r[8]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_63_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_93_n_0\,
      I2 => audio_in_r_buff2_n_89,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(16),
      I5 => \audio_out_r[16]_INST_0_i_96_n_0\,
      O => \audio_out_r[8]_INST_0_i_67_n_0\
    );
\audio_out_r[8]_INST_0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => audio_in_r_buff2_n_81,
      I1 => \audio_in_r_buff2__0\(24),
      I2 => audio_in_r_buff2_n_76,
      I3 => audio_in_r_buff1,
      I4 => \audio_in_r_buff2__0\(29),
      O => \audio_out_r[8]_INST_0_i_68_n_0\
    );
\audio_out_r[8]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FCFCFAA0C0C0"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(23),
      I1 => audio_in_r_buff2_n_82,
      I2 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I3 => \audio_in_r_buff2__0\(28),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_77,
      O => \audio_out_r[8]_INST_0_i_69_n_0\
    );
\audio_out_r[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_3_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[11]\(1),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[12]_inst_0_i_24\(1),
      I5 => \audio_out_r[8]_INST_0_i_10_n_0\,
      O => \audio_out_r[8]_INST_0_i_7_n_0\
    );
\audio_out_r[8]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA0FCFCFAA0C0C0"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(22),
      I1 => audio_in_r_buff2_n_83,
      I2 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I3 => \audio_in_r_buff2__0\(27),
      I4 => audio_in_r_buff1,
      I5 => audio_in_r_buff2_n_78,
      O => \audio_out_r[8]_INST_0_i_70_n_0\
    );
\audio_out_r[8]_INST_0_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFACCA0CCA000"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(21),
      I1 => audio_in_r_buff2_n_84,
      I2 => \audio_in_r_buff2__0\(28),
      I3 => audio_in_r_buff1,
      I4 => audio_in_r_buff2_n_77,
      I5 => \audio_out_r[20]_INST_0_i_115_n_0\,
      O => \audio_out_r[8]_INST_0_i_71_n_0\
    );
\audio_out_r[8]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I1 => \audio_in_r_buff2__0\(24),
      I2 => audio_in_r_buff1,
      I3 => audio_in_r_buff2_n_81,
      I4 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_171_n_0\,
      O => \audio_out_r[8]_INST_0_i_72_n_0\
    );
\audio_out_r[8]_INST_0_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_114_n_0\,
      I1 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I2 => \audio_out_r[20]_INST_0_i_182_n_0\,
      I3 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I4 => \audio_out_r[20]_INST_0_i_172_n_0\,
      O => \audio_out_r[8]_INST_0_i_73_n_0\
    );
\audio_out_r[8]_INST_0_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_70_n_0\,
      I1 => audio_in_r_buff2_n_77,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(28),
      I4 => \audio_out_r[20]_INST_0_i_169_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_182_n_0\,
      O => \audio_out_r[8]_INST_0_i_74_n_0\
    );
\audio_out_r[8]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_71_n_0\,
      I1 => audio_in_r_buff2_n_78,
      I2 => audio_in_r_buff1,
      I3 => \audio_in_r_buff2__0\(27),
      I4 => \audio_out_r[20]_INST_0_i_96_n_0\,
      I5 => \audio_out_r[20]_INST_0_i_214_n_0\,
      O => \audio_out_r[8]_INST_0_i_75_n_0\
    );
\audio_out_r[8]_INST_0_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(13),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_92,
      O => \audio_out_r[8]_INST_0_i_76_n_0\
    );
\audio_out_r[8]_INST_0_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(12),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_93,
      O => \audio_out_r[8]_INST_0_i_77_n_0\
    );
\audio_out_r[8]_INST_0_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(11),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_94,
      O => \audio_out_r[8]_INST_0_i_78_n_0\
    );
\audio_out_r[8]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_in_r_buff2__0\(8),
      I1 => audio_in_r_buff1,
      I2 => audio_in_r_buff2_n_97,
      O => \audio_out_r[8]_INST_0_i_79_n_0\
    );
\audio_out_r[8]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_4_n_0\,
      I1 => audio_in_r_buff1,
      I2 => \audio_out_r[11]\(0),
      I3 => \audio_out_r[20]_INST_0_i_10_n_0\,
      I4 => \^audio_out_r[12]_inst_0_i_24\(0),
      I5 => \audio_out_r[8]_INST_0_i_11_n_0\,
      O => \audio_out_r[8]_INST_0_i_8_n_0\
    );
\audio_out_r[8]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => audio_in_r_delay_buff2_n_74,
      I1 => \audio_out_r[8]_INST_0_i_5_0\(2),
      I2 => \audio_out_r[0]_INST_0_i_11_n_0\,
      I3 => \^audio_out_r[12]_inst_0_i_32_0\(2),
      O => \audio_out_r[8]_INST_0_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Chorus_effect_Delay_mix_0_0 is
  port (
    audio_in_l : in STD_LOGIC_VECTOR ( 23 downto 0 );
    audio_in_r : in STD_LOGIC_VECTOR ( 23 downto 0 );
    audio_in_l_delay : in STD_LOGIC_VECTOR ( 23 downto 0 );
    audio_in_r_delay : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mix : in STD_LOGIC_VECTOR ( 7 downto 0 );
    audio_out_l : out STD_LOGIC_VECTOR ( 23 downto 0 );
    audio_out_r : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Chorus_effect_Delay_mix_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Chorus_effect_Delay_mix_0_0 : entity is "Delay_pedal_Delay_mix_0_0,Delay_mix,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Chorus_effect_Delay_mix_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of Chorus_effect_Delay_mix_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of Chorus_effect_Delay_mix_0_0 : entity is "Delay_mix,Vivado 2022.1";
end Chorus_effect_Delay_mix_0_0;

architecture STRUCTURE of Chorus_effect_Delay_mix_0_0 is
  signal U0_n_0 : STD_LOGIC;
  signal U0_n_1 : STD_LOGIC;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_100 : STD_LOGIC;
  signal U0_n_101 : STD_LOGIC;
  signal U0_n_102 : STD_LOGIC;
  signal U0_n_103 : STD_LOGIC;
  signal U0_n_104 : STD_LOGIC;
  signal U0_n_105 : STD_LOGIC;
  signal U0_n_106 : STD_LOGIC;
  signal U0_n_107 : STD_LOGIC;
  signal U0_n_108 : STD_LOGIC;
  signal U0_n_109 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_110 : STD_LOGIC;
  signal U0_n_111 : STD_LOGIC;
  signal U0_n_112 : STD_LOGIC;
  signal U0_n_113 : STD_LOGIC;
  signal U0_n_114 : STD_LOGIC;
  signal U0_n_115 : STD_LOGIC;
  signal U0_n_116 : STD_LOGIC;
  signal U0_n_117 : STD_LOGIC;
  signal U0_n_118 : STD_LOGIC;
  signal U0_n_119 : STD_LOGIC;
  signal U0_n_12 : STD_LOGIC;
  signal U0_n_120 : STD_LOGIC;
  signal U0_n_121 : STD_LOGIC;
  signal U0_n_122 : STD_LOGIC;
  signal U0_n_123 : STD_LOGIC;
  signal U0_n_124 : STD_LOGIC;
  signal U0_n_125 : STD_LOGIC;
  signal U0_n_126 : STD_LOGIC;
  signal U0_n_127 : STD_LOGIC;
  signal U0_n_128 : STD_LOGIC;
  signal U0_n_129 : STD_LOGIC;
  signal U0_n_13 : STD_LOGIC;
  signal U0_n_130 : STD_LOGIC;
  signal U0_n_131 : STD_LOGIC;
  signal U0_n_132 : STD_LOGIC;
  signal U0_n_133 : STD_LOGIC;
  signal U0_n_134 : STD_LOGIC;
  signal U0_n_135 : STD_LOGIC;
  signal U0_n_136 : STD_LOGIC;
  signal U0_n_137 : STD_LOGIC;
  signal U0_n_138 : STD_LOGIC;
  signal U0_n_139 : STD_LOGIC;
  signal U0_n_14 : STD_LOGIC;
  signal U0_n_140 : STD_LOGIC;
  signal U0_n_141 : STD_LOGIC;
  signal U0_n_142 : STD_LOGIC;
  signal U0_n_143 : STD_LOGIC;
  signal U0_n_144 : STD_LOGIC;
  signal U0_n_145 : STD_LOGIC;
  signal U0_n_146 : STD_LOGIC;
  signal U0_n_147 : STD_LOGIC;
  signal U0_n_148 : STD_LOGIC;
  signal U0_n_149 : STD_LOGIC;
  signal U0_n_15 : STD_LOGIC;
  signal U0_n_150 : STD_LOGIC;
  signal U0_n_151 : STD_LOGIC;
  signal U0_n_152 : STD_LOGIC;
  signal U0_n_153 : STD_LOGIC;
  signal U0_n_154 : STD_LOGIC;
  signal U0_n_155 : STD_LOGIC;
  signal U0_n_156 : STD_LOGIC;
  signal U0_n_157 : STD_LOGIC;
  signal U0_n_158 : STD_LOGIC;
  signal U0_n_159 : STD_LOGIC;
  signal U0_n_16 : STD_LOGIC;
  signal U0_n_160 : STD_LOGIC;
  signal U0_n_161 : STD_LOGIC;
  signal U0_n_162 : STD_LOGIC;
  signal U0_n_163 : STD_LOGIC;
  signal U0_n_164 : STD_LOGIC;
  signal U0_n_165 : STD_LOGIC;
  signal U0_n_17 : STD_LOGIC;
  signal U0_n_18 : STD_LOGIC;
  signal U0_n_19 : STD_LOGIC;
  signal U0_n_190 : STD_LOGIC;
  signal U0_n_191 : STD_LOGIC;
  signal U0_n_192 : STD_LOGIC;
  signal U0_n_193 : STD_LOGIC;
  signal U0_n_194 : STD_LOGIC;
  signal U0_n_195 : STD_LOGIC;
  signal U0_n_196 : STD_LOGIC;
  signal U0_n_197 : STD_LOGIC;
  signal U0_n_198 : STD_LOGIC;
  signal U0_n_199 : STD_LOGIC;
  signal U0_n_2 : STD_LOGIC;
  signal U0_n_20 : STD_LOGIC;
  signal U0_n_200 : STD_LOGIC;
  signal U0_n_201 : STD_LOGIC;
  signal U0_n_202 : STD_LOGIC;
  signal U0_n_203 : STD_LOGIC;
  signal U0_n_204 : STD_LOGIC;
  signal U0_n_205 : STD_LOGIC;
  signal U0_n_206 : STD_LOGIC;
  signal U0_n_207 : STD_LOGIC;
  signal U0_n_208 : STD_LOGIC;
  signal U0_n_209 : STD_LOGIC;
  signal U0_n_21 : STD_LOGIC;
  signal U0_n_210 : STD_LOGIC;
  signal U0_n_211 : STD_LOGIC;
  signal U0_n_212 : STD_LOGIC;
  signal U0_n_213 : STD_LOGIC;
  signal U0_n_214 : STD_LOGIC;
  signal U0_n_215 : STD_LOGIC;
  signal U0_n_216 : STD_LOGIC;
  signal U0_n_217 : STD_LOGIC;
  signal U0_n_218 : STD_LOGIC;
  signal U0_n_219 : STD_LOGIC;
  signal U0_n_22 : STD_LOGIC;
  signal U0_n_220 : STD_LOGIC;
  signal U0_n_221 : STD_LOGIC;
  signal U0_n_222 : STD_LOGIC;
  signal U0_n_223 : STD_LOGIC;
  signal U0_n_224 : STD_LOGIC;
  signal U0_n_225 : STD_LOGIC;
  signal U0_n_226 : STD_LOGIC;
  signal U0_n_227 : STD_LOGIC;
  signal U0_n_228 : STD_LOGIC;
  signal U0_n_229 : STD_LOGIC;
  signal U0_n_23 : STD_LOGIC;
  signal U0_n_230 : STD_LOGIC;
  signal U0_n_231 : STD_LOGIC;
  signal U0_n_232 : STD_LOGIC;
  signal U0_n_233 : STD_LOGIC;
  signal U0_n_234 : STD_LOGIC;
  signal U0_n_235 : STD_LOGIC;
  signal U0_n_236 : STD_LOGIC;
  signal U0_n_237 : STD_LOGIC;
  signal U0_n_238 : STD_LOGIC;
  signal U0_n_239 : STD_LOGIC;
  signal U0_n_24 : STD_LOGIC;
  signal U0_n_240 : STD_LOGIC;
  signal U0_n_241 : STD_LOGIC;
  signal U0_n_242 : STD_LOGIC;
  signal U0_n_243 : STD_LOGIC;
  signal U0_n_244 : STD_LOGIC;
  signal U0_n_245 : STD_LOGIC;
  signal U0_n_246 : STD_LOGIC;
  signal U0_n_247 : STD_LOGIC;
  signal U0_n_248 : STD_LOGIC;
  signal U0_n_249 : STD_LOGIC;
  signal U0_n_25 : STD_LOGIC;
  signal U0_n_250 : STD_LOGIC;
  signal U0_n_251 : STD_LOGIC;
  signal U0_n_252 : STD_LOGIC;
  signal U0_n_253 : STD_LOGIC;
  signal U0_n_254 : STD_LOGIC;
  signal U0_n_255 : STD_LOGIC;
  signal U0_n_256 : STD_LOGIC;
  signal U0_n_257 : STD_LOGIC;
  signal U0_n_258 : STD_LOGIC;
  signal U0_n_259 : STD_LOGIC;
  signal U0_n_26 : STD_LOGIC;
  signal U0_n_260 : STD_LOGIC;
  signal U0_n_261 : STD_LOGIC;
  signal U0_n_262 : STD_LOGIC;
  signal U0_n_263 : STD_LOGIC;
  signal U0_n_264 : STD_LOGIC;
  signal U0_n_265 : STD_LOGIC;
  signal U0_n_266 : STD_LOGIC;
  signal U0_n_267 : STD_LOGIC;
  signal U0_n_268 : STD_LOGIC;
  signal U0_n_269 : STD_LOGIC;
  signal U0_n_27 : STD_LOGIC;
  signal U0_n_270 : STD_LOGIC;
  signal U0_n_271 : STD_LOGIC;
  signal U0_n_272 : STD_LOGIC;
  signal U0_n_273 : STD_LOGIC;
  signal U0_n_274 : STD_LOGIC;
  signal U0_n_275 : STD_LOGIC;
  signal U0_n_276 : STD_LOGIC;
  signal U0_n_277 : STD_LOGIC;
  signal U0_n_278 : STD_LOGIC;
  signal U0_n_279 : STD_LOGIC;
  signal U0_n_28 : STD_LOGIC;
  signal U0_n_280 : STD_LOGIC;
  signal U0_n_281 : STD_LOGIC;
  signal U0_n_282 : STD_LOGIC;
  signal U0_n_283 : STD_LOGIC;
  signal U0_n_284 : STD_LOGIC;
  signal U0_n_285 : STD_LOGIC;
  signal U0_n_286 : STD_LOGIC;
  signal U0_n_287 : STD_LOGIC;
  signal U0_n_288 : STD_LOGIC;
  signal U0_n_289 : STD_LOGIC;
  signal U0_n_29 : STD_LOGIC;
  signal U0_n_290 : STD_LOGIC;
  signal U0_n_291 : STD_LOGIC;
  signal U0_n_292 : STD_LOGIC;
  signal U0_n_293 : STD_LOGIC;
  signal U0_n_294 : STD_LOGIC;
  signal U0_n_295 : STD_LOGIC;
  signal U0_n_296 : STD_LOGIC;
  signal U0_n_297 : STD_LOGIC;
  signal U0_n_298 : STD_LOGIC;
  signal U0_n_299 : STD_LOGIC;
  signal U0_n_3 : STD_LOGIC;
  signal U0_n_30 : STD_LOGIC;
  signal U0_n_300 : STD_LOGIC;
  signal U0_n_301 : STD_LOGIC;
  signal U0_n_302 : STD_LOGIC;
  signal U0_n_303 : STD_LOGIC;
  signal U0_n_304 : STD_LOGIC;
  signal U0_n_305 : STD_LOGIC;
  signal U0_n_306 : STD_LOGIC;
  signal U0_n_307 : STD_LOGIC;
  signal U0_n_308 : STD_LOGIC;
  signal U0_n_309 : STD_LOGIC;
  signal U0_n_31 : STD_LOGIC;
  signal U0_n_310 : STD_LOGIC;
  signal U0_n_311 : STD_LOGIC;
  signal U0_n_312 : STD_LOGIC;
  signal U0_n_313 : STD_LOGIC;
  signal U0_n_314 : STD_LOGIC;
  signal U0_n_315 : STD_LOGIC;
  signal U0_n_316 : STD_LOGIC;
  signal U0_n_317 : STD_LOGIC;
  signal U0_n_318 : STD_LOGIC;
  signal U0_n_319 : STD_LOGIC;
  signal U0_n_32 : STD_LOGIC;
  signal U0_n_320 : STD_LOGIC;
  signal U0_n_321 : STD_LOGIC;
  signal U0_n_322 : STD_LOGIC;
  signal U0_n_323 : STD_LOGIC;
  signal U0_n_324 : STD_LOGIC;
  signal U0_n_325 : STD_LOGIC;
  signal U0_n_326 : STD_LOGIC;
  signal U0_n_327 : STD_LOGIC;
  signal U0_n_328 : STD_LOGIC;
  signal U0_n_329 : STD_LOGIC;
  signal U0_n_33 : STD_LOGIC;
  signal U0_n_330 : STD_LOGIC;
  signal U0_n_331 : STD_LOGIC;
  signal U0_n_332 : STD_LOGIC;
  signal U0_n_333 : STD_LOGIC;
  signal U0_n_334 : STD_LOGIC;
  signal U0_n_335 : STD_LOGIC;
  signal U0_n_336 : STD_LOGIC;
  signal U0_n_337 : STD_LOGIC;
  signal U0_n_338 : STD_LOGIC;
  signal U0_n_339 : STD_LOGIC;
  signal U0_n_34 : STD_LOGIC;
  signal U0_n_340 : STD_LOGIC;
  signal U0_n_341 : STD_LOGIC;
  signal U0_n_342 : STD_LOGIC;
  signal U0_n_343 : STD_LOGIC;
  signal U0_n_344 : STD_LOGIC;
  signal U0_n_345 : STD_LOGIC;
  signal U0_n_346 : STD_LOGIC;
  signal U0_n_347 : STD_LOGIC;
  signal U0_n_348 : STD_LOGIC;
  signal U0_n_349 : STD_LOGIC;
  signal U0_n_35 : STD_LOGIC;
  signal U0_n_350 : STD_LOGIC;
  signal U0_n_351 : STD_LOGIC;
  signal U0_n_352 : STD_LOGIC;
  signal U0_n_353 : STD_LOGIC;
  signal U0_n_354 : STD_LOGIC;
  signal U0_n_355 : STD_LOGIC;
  signal U0_n_36 : STD_LOGIC;
  signal U0_n_37 : STD_LOGIC;
  signal U0_n_38 : STD_LOGIC;
  signal U0_n_39 : STD_LOGIC;
  signal U0_n_4 : STD_LOGIC;
  signal U0_n_40 : STD_LOGIC;
  signal U0_n_41 : STD_LOGIC;
  signal U0_n_42 : STD_LOGIC;
  signal U0_n_43 : STD_LOGIC;
  signal U0_n_44 : STD_LOGIC;
  signal U0_n_45 : STD_LOGIC;
  signal U0_n_46 : STD_LOGIC;
  signal U0_n_47 : STD_LOGIC;
  signal U0_n_48 : STD_LOGIC;
  signal U0_n_49 : STD_LOGIC;
  signal U0_n_5 : STD_LOGIC;
  signal U0_n_50 : STD_LOGIC;
  signal U0_n_51 : STD_LOGIC;
  signal U0_n_52 : STD_LOGIC;
  signal U0_n_53 : STD_LOGIC;
  signal U0_n_54 : STD_LOGIC;
  signal U0_n_55 : STD_LOGIC;
  signal U0_n_56 : STD_LOGIC;
  signal U0_n_57 : STD_LOGIC;
  signal U0_n_58 : STD_LOGIC;
  signal U0_n_59 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_60 : STD_LOGIC;
  signal U0_n_61 : STD_LOGIC;
  signal U0_n_62 : STD_LOGIC;
  signal U0_n_63 : STD_LOGIC;
  signal U0_n_64 : STD_LOGIC;
  signal U0_n_65 : STD_LOGIC;
  signal U0_n_66 : STD_LOGIC;
  signal U0_n_67 : STD_LOGIC;
  signal U0_n_68 : STD_LOGIC;
  signal U0_n_69 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_70 : STD_LOGIC;
  signal U0_n_71 : STD_LOGIC;
  signal U0_n_72 : STD_LOGIC;
  signal U0_n_73 : STD_LOGIC;
  signal U0_n_74 : STD_LOGIC;
  signal U0_n_75 : STD_LOGIC;
  signal U0_n_76 : STD_LOGIC;
  signal U0_n_77 : STD_LOGIC;
  signal U0_n_78 : STD_LOGIC;
  signal U0_n_79 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_80 : STD_LOGIC;
  signal U0_n_81 : STD_LOGIC;
  signal U0_n_82 : STD_LOGIC;
  signal U0_n_83 : STD_LOGIC;
  signal U0_n_84 : STD_LOGIC;
  signal U0_n_85 : STD_LOGIC;
  signal U0_n_86 : STD_LOGIC;
  signal U0_n_87 : STD_LOGIC;
  signal U0_n_88 : STD_LOGIC;
  signal U0_n_89 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal U0_n_90 : STD_LOGIC;
  signal U0_n_91 : STD_LOGIC;
  signal U0_n_92 : STD_LOGIC;
  signal U0_n_93 : STD_LOGIC;
  signal U0_n_94 : STD_LOGIC;
  signal U0_n_95 : STD_LOGIC;
  signal U0_n_96 : STD_LOGIC;
  signal U0_n_97 : STD_LOGIC;
  signal U0_n_98 : STD_LOGIC;
  signal U0_n_99 : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_163_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_163_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_163_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_163_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_163_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_163_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_163_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_25_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_25_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_25_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_260_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_260_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_260_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_260_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_260_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_260_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_260_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_346_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_346_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_346_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_346_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_346_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_346_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_346_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_359_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_360_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_361_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_362_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_406_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_406_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_406_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_406_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_406_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_406_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_406_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_406_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_407_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_408_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_409_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_410_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_411_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_412_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_413_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_414_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_436_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_436_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_436_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_436_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_436_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_436_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_436_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_436_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_437_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_438_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_439_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_440_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_441_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_442_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_443_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_444_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_461_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_462_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_463_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_464_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_465_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_466_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_467_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_61_n_1\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_61_n_2\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_61_n_3\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_61_n_4\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_61_n_5\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_61_n_6\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_61_n_7\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_l[0]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_l[12]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_l[16]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_11_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_11_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_11_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_11_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_11_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_11_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_121_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_121_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_121_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_121_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_121_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_121_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_121_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_19_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_19_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_19_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_19_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_19_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_230_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_230_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_230_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_230_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_230_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_230_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_230_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_248_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_248_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_248_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_248_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_248_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_248_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_248_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_266_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_266_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_266_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_266_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_266_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_266_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_266_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_31_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_31_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_32_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_32_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_32_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_32_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_32_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_32_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_32_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_66_n_1\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_66_n_2\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_66_n_3\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_66_n_4\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_66_n_5\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_66_n_6\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_66_n_7\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_l[20]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_145_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_145_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_145_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_l[4]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_l[8]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_12_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_12_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_12_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_12_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_12_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_12_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_12_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_163_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_163_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_163_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_163_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_163_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_163_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_163_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_163_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_25_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_25_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_25_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_260_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_260_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_260_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_260_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_260_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_260_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_260_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_346_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_346_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_346_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_346_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_346_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_346_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_346_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_359_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_360_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_361_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_362_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_406_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_406_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_406_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_406_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_406_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_406_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_406_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_406_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_407_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_408_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_409_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_410_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_411_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_412_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_413_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_414_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_436_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_436_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_436_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_436_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_436_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_436_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_436_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_436_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_437_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_438_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_439_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_440_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_441_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_442_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_443_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_444_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_461_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_462_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_463_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_464_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_465_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_466_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_467_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_61_n_1\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_61_n_2\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_61_n_3\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_61_n_4\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_61_n_5\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_61_n_6\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_61_n_7\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \audio_out_r[0]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \audio_out_r[12]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_r[16]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_11_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_11_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_11_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_11_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_11_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_11_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_11_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_121_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_121_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_121_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_121_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_121_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_121_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_121_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_188_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_188_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_188_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_188_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_188_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_188_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_188_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_191_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_19_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_19_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_19_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_19_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_19_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_19_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_19_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_230_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_230_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_230_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_230_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_230_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_230_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_230_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_234_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_235_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_236_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_237_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_238_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_248_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_248_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_248_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_248_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_248_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_248_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_248_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_253_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_254_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_255_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_256_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_266_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_266_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_266_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_266_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_266_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_266_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_266_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_271_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_272_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_273_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_274_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_287_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_290_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_31_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_31_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_31_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_32_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_32_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_32_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_32_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_32_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_32_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_32_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_66_n_1\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_66_n_2\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_66_n_3\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_66_n_4\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_66_n_5\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_66_n_6\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_66_n_7\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \audio_out_r[20]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_145_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_145_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_145_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_202_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_206_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \audio_out_r[4]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_14_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_14_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_14_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_14_n_4\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_14_n_5\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_14_n_6\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_14_n_7\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_15_n_1\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_15_n_2\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_15_n_3\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_15_n_4\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_15_n_5\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_15_n_6\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_15_n_7\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \audio_out_r[8]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \NLW_audio_out_l[0]_INST_0_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[0]_INST_0_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_l[20]_INST_0_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_l[20]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_l[20]_INST_0_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_l[20]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_l[4]_INST_0_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_audio_out_r[0]_INST_0_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[0]_INST_0_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_r[20]_INST_0_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_r[20]_INST_0_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_audio_out_r[20]_INST_0_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_audio_out_r[20]_INST_0_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out_r[4]_INST_0_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_163\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_166\ : label is "lutpair24";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_167\ : label is "lutpair23";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_171\ : label is "lutpair24";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_25\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_260\ : label is 35;
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_261\ : label is "lutpair22";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_262\ : label is "lutpair21";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_263\ : label is "lutpair20";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_264\ : label is "lutpair19";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_265\ : label is "lutpair23";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_266\ : label is "lutpair22";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_267\ : label is "lutpair21";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_268\ : label is "lutpair20";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_274\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_346\ : label is 35;
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_347\ : label is "lutpair18";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_348\ : label is "lutpair17";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_349\ : label is "lutpair16";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_350\ : label is "lutpair15";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_351\ : label is "lutpair19";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_352\ : label is "lutpair18";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_353\ : label is "lutpair17";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_354\ : label is "lutpair16";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_359\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_406\ : label is 35;
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_407\ : label is "lutpair14";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_408\ : label is "lutpair13";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_409\ : label is "lutpair12";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_410\ : label is "lutpair11";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_411\ : label is "lutpair15";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_412\ : label is "lutpair14";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_413\ : label is "lutpair13";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_414\ : label is "lutpair12";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_436\ : label is 35;
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_437\ : label is "lutpair10";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_438\ : label is "lutpair9";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_439\ : label is "lutpair8";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_440\ : label is "lutpair7";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_441\ : label is "lutpair11";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_442\ : label is "lutpair10";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_443\ : label is "lutpair9";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_444\ : label is "lutpair8";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_461\ : label is "lutpair6";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_464\ : label is "lutpair7";
  attribute HLUTNM of \audio_out_l[0]_INST_0_i_465\ : label is "lutpair6";
  attribute ADDER_THRESHOLD of \audio_out_l[0]_INST_0_i_61\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_121\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_124\ : label is "lutpair41";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_125\ : label is "lutpair40";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_129\ : label is "lutpair41";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_188\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_189\ : label is "lutpair39";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_192\ : label is "lutpair38";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_193\ : label is "lutpair40";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_194\ : label is "lutpair39";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_230\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_231\ : label is "lutpair37";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_234\ : label is "lutpair36";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_235\ : label is "lutpair38";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_236\ : label is "lutpair37";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_248\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_249\ : label is "lutpair35";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_252\ : label is "lutpair34";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_253\ : label is "lutpair36";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_254\ : label is "lutpair35";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_266\ : label is 35;
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_267\ : label is "lutpair33";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_270\ : label is "lutpair32";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_271\ : label is "lutpair34";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_272\ : label is "lutpair33";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_284\ : label is "lutpair31";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_287\ : label is "lutpair32";
  attribute HLUTNM of \audio_out_l[20]_INST_0_i_288\ : label is "lutpair31";
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_31\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[20]_INST_0_i_66\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_l[4]_INST_0_i_145\ : label is 35;
  attribute HLUTNM of \audio_out_l[4]_INST_0_i_149\ : label is "lutpair25";
  attribute HLUTNM of \audio_out_l[4]_INST_0_i_204\ : label is "lutpair25";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_163\ : label is 35;
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_166\ : label is "lutpair66";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_167\ : label is "lutpair65";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_171\ : label is "lutpair66";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_25\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_260\ : label is 35;
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_261\ : label is "lutpair64";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_262\ : label is "lutpair63";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_263\ : label is "lutpair62";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_264\ : label is "lutpair61";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_265\ : label is "lutpair65";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_266\ : label is "lutpair64";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_267\ : label is "lutpair63";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_268\ : label is "lutpair62";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_274\ : label is "lutpair42";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_346\ : label is 35;
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_347\ : label is "lutpair60";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_348\ : label is "lutpair59";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_349\ : label is "lutpair58";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_350\ : label is "lutpair57";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_351\ : label is "lutpair61";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_352\ : label is "lutpair60";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_353\ : label is "lutpair59";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_354\ : label is "lutpair58";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_359\ : label is "lutpair42";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_406\ : label is 35;
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_407\ : label is "lutpair56";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_408\ : label is "lutpair55";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_409\ : label is "lutpair54";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_410\ : label is "lutpair53";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_411\ : label is "lutpair57";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_412\ : label is "lutpair56";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_413\ : label is "lutpair55";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_414\ : label is "lutpair54";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_436\ : label is 35;
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_437\ : label is "lutpair52";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_438\ : label is "lutpair51";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_439\ : label is "lutpair50";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_440\ : label is "lutpair49";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_441\ : label is "lutpair53";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_442\ : label is "lutpair52";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_443\ : label is "lutpair51";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_444\ : label is "lutpair50";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_461\ : label is "lutpair48";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_464\ : label is "lutpair49";
  attribute HLUTNM of \audio_out_r[0]_INST_0_i_465\ : label is "lutpair48";
  attribute ADDER_THRESHOLD of \audio_out_r[0]_INST_0_i_61\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_121\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_124\ : label is "lutpair83";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_125\ : label is "lutpair82";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_129\ : label is "lutpair83";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_188\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_189\ : label is "lutpair81";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_192\ : label is "lutpair80";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_193\ : label is "lutpair82";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_194\ : label is "lutpair81";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_230\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_231\ : label is "lutpair79";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_234\ : label is "lutpair78";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_235\ : label is "lutpair80";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_236\ : label is "lutpair79";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_248\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_249\ : label is "lutpair77";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_252\ : label is "lutpair76";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_253\ : label is "lutpair78";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_254\ : label is "lutpair77";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_266\ : label is 35;
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_267\ : label is "lutpair75";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_270\ : label is "lutpair74";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_271\ : label is "lutpair76";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_272\ : label is "lutpair75";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_284\ : label is "lutpair73";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_287\ : label is "lutpair74";
  attribute HLUTNM of \audio_out_r[20]_INST_0_i_288\ : label is "lutpair73";
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_31\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[20]_INST_0_i_66\ : label is 35;
  attribute ADDER_THRESHOLD of \audio_out_r[4]_INST_0_i_145\ : label is 35;
  attribute HLUTNM of \audio_out_r[4]_INST_0_i_149\ : label is "lutpair67";
  attribute HLUTNM of \audio_out_r[4]_INST_0_i_204\ : label is "lutpair67";
begin
U0: entity work.Chorus_effect_Delay_mix_0_0_Delay_mix
     port map (
      CO(0) => U0_n_96,
      DI(0) => \audio_out_l[0]_INST_0_i_274_n_0\,
      O(3) => U0_n_0,
      O(2) => U0_n_1,
      O(1) => U0_n_2,
      O(0) => U0_n_3,
      S(3) => \audio_out_l[0]_INST_0_i_359_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_360_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_361_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_362_n_0\,
      audio_in_l(23 downto 0) => audio_in_l(23 downto 0),
      audio_in_l_buff2_0(2) => U0_n_33,
      audio_in_l_buff2_0(1) => U0_n_34,
      audio_in_l_buff2_0(0) => U0_n_35,
      audio_in_l_buff2_1(1) => U0_n_36,
      audio_in_l_buff2_1(0) => U0_n_37,
      audio_in_l_buff2_10(3) => U0_n_84,
      audio_in_l_buff2_10(2) => U0_n_85,
      audio_in_l_buff2_10(1) => U0_n_86,
      audio_in_l_buff2_10(0) => U0_n_87,
      audio_in_l_buff2_11(3) => U0_n_88,
      audio_in_l_buff2_11(2) => U0_n_89,
      audio_in_l_buff2_11(1) => U0_n_90,
      audio_in_l_buff2_11(0) => U0_n_91,
      audio_in_l_buff2_12(3) => U0_n_92,
      audio_in_l_buff2_12(2) => U0_n_93,
      audio_in_l_buff2_12(1) => U0_n_94,
      audio_in_l_buff2_12(0) => U0_n_95,
      audio_in_l_buff2_13(0) => U0_n_97,
      audio_in_l_buff2_14(3) => U0_n_98,
      audio_in_l_buff2_14(2) => U0_n_99,
      audio_in_l_buff2_14(1) => U0_n_100,
      audio_in_l_buff2_14(0) => U0_n_101,
      audio_in_l_buff2_15(0) => U0_n_102,
      audio_in_l_buff2_16(3) => U0_n_103,
      audio_in_l_buff2_16(2) => U0_n_104,
      audio_in_l_buff2_16(1) => U0_n_105,
      audio_in_l_buff2_16(0) => U0_n_106,
      audio_in_l_buff2_17(3) => U0_n_107,
      audio_in_l_buff2_17(2) => U0_n_108,
      audio_in_l_buff2_17(1) => U0_n_109,
      audio_in_l_buff2_17(0) => U0_n_110,
      audio_in_l_buff2_18(3) => U0_n_111,
      audio_in_l_buff2_18(2) => U0_n_112,
      audio_in_l_buff2_18(1) => U0_n_113,
      audio_in_l_buff2_18(0) => U0_n_114,
      audio_in_l_buff2_19(3) => U0_n_115,
      audio_in_l_buff2_19(2) => U0_n_116,
      audio_in_l_buff2_19(1) => U0_n_117,
      audio_in_l_buff2_19(0) => U0_n_118,
      audio_in_l_buff2_2(1) => U0_n_38,
      audio_in_l_buff2_2(0) => U0_n_39,
      audio_in_l_buff2_20(3) => U0_n_119,
      audio_in_l_buff2_20(2) => U0_n_120,
      audio_in_l_buff2_20(1) => U0_n_121,
      audio_in_l_buff2_20(0) => U0_n_122,
      audio_in_l_buff2_21(1) => U0_n_123,
      audio_in_l_buff2_21(0) => U0_n_124,
      audio_in_l_buff2_22(3) => U0_n_125,
      audio_in_l_buff2_22(2) => U0_n_126,
      audio_in_l_buff2_22(1) => U0_n_127,
      audio_in_l_buff2_22(0) => U0_n_128,
      audio_in_l_buff2_23(3) => U0_n_129,
      audio_in_l_buff2_23(2) => U0_n_130,
      audio_in_l_buff2_23(1) => U0_n_131,
      audio_in_l_buff2_23(0) => U0_n_132,
      audio_in_l_buff2_24(3) => U0_n_133,
      audio_in_l_buff2_24(2) => U0_n_134,
      audio_in_l_buff2_24(1) => U0_n_135,
      audio_in_l_buff2_24(0) => U0_n_136,
      audio_in_l_buff2_25(3) => U0_n_137,
      audio_in_l_buff2_25(2) => U0_n_138,
      audio_in_l_buff2_25(1) => U0_n_139,
      audio_in_l_buff2_25(0) => U0_n_140,
      audio_in_l_buff2_26(3) => U0_n_141,
      audio_in_l_buff2_26(2) => U0_n_142,
      audio_in_l_buff2_26(1) => U0_n_143,
      audio_in_l_buff2_26(0) => U0_n_144,
      audio_in_l_buff2_27(3) => U0_n_145,
      audio_in_l_buff2_27(2) => U0_n_146,
      audio_in_l_buff2_27(1) => U0_n_147,
      audio_in_l_buff2_27(0) => U0_n_148,
      audio_in_l_buff2_28(3) => U0_n_149,
      audio_in_l_buff2_28(2) => U0_n_150,
      audio_in_l_buff2_28(1) => U0_n_151,
      audio_in_l_buff2_28(0) => U0_n_152,
      audio_in_l_buff2_29(3) => U0_n_153,
      audio_in_l_buff2_29(2) => U0_n_154,
      audio_in_l_buff2_29(1) => U0_n_155,
      audio_in_l_buff2_29(0) => U0_n_156,
      audio_in_l_buff2_3(2) => U0_n_40,
      audio_in_l_buff2_3(1) => U0_n_41,
      audio_in_l_buff2_3(0) => U0_n_42,
      audio_in_l_buff2_30(3) => U0_n_157,
      audio_in_l_buff2_30(2) => U0_n_158,
      audio_in_l_buff2_30(1) => U0_n_159,
      audio_in_l_buff2_30(0) => U0_n_160,
      audio_in_l_buff2_31(3) => U0_n_161,
      audio_in_l_buff2_31(2) => U0_n_162,
      audio_in_l_buff2_31(1) => U0_n_163,
      audio_in_l_buff2_31(0) => U0_n_164,
      audio_in_l_buff2_4(3) => U0_n_43,
      audio_in_l_buff2_4(2) => U0_n_44,
      audio_in_l_buff2_4(1) => U0_n_45,
      audio_in_l_buff2_4(0) => U0_n_46,
      audio_in_l_buff2_5(0) => U0_n_73,
      audio_in_l_buff2_6(3) => U0_n_74,
      audio_in_l_buff2_6(2) => U0_n_75,
      audio_in_l_buff2_6(1) => U0_n_76,
      audio_in_l_buff2_6(0) => U0_n_77,
      audio_in_l_buff2_7(0) => U0_n_78,
      audio_in_l_buff2_8(0) => U0_n_79,
      audio_in_l_buff2_9(3) => U0_n_80,
      audio_in_l_buff2_9(2) => U0_n_81,
      audio_in_l_buff2_9(1) => U0_n_82,
      audio_in_l_buff2_9(0) => U0_n_83,
      audio_in_l_delay(23 downto 0) => audio_in_l_delay(23 downto 0),
      audio_in_l_delay_buff2_0(3) => U0_n_24,
      audio_in_l_delay_buff2_0(2) => U0_n_25,
      audio_in_l_delay_buff2_0(1) => U0_n_26,
      audio_in_l_delay_buff2_0(0) => U0_n_27,
      audio_in_l_delay_buff2_1(3) => U0_n_28,
      audio_in_l_delay_buff2_1(2) => U0_n_29,
      audio_in_l_delay_buff2_1(1) => U0_n_30,
      audio_in_l_delay_buff2_1(0) => U0_n_31,
      audio_in_l_delay_buff2_2(0) => U0_n_32,
      audio_in_l_delay_buff2_3(0) => U0_n_71,
      audio_in_r(23 downto 0) => audio_in_r(23 downto 0),
      audio_in_r_buff2_0(2) => U0_n_223,
      audio_in_r_buff2_0(1) => U0_n_224,
      audio_in_r_buff2_0(0) => U0_n_225,
      audio_in_r_buff2_1(1) => U0_n_226,
      audio_in_r_buff2_1(0) => U0_n_227,
      audio_in_r_buff2_10(3) => U0_n_274,
      audio_in_r_buff2_10(2) => U0_n_275,
      audio_in_r_buff2_10(1) => U0_n_276,
      audio_in_r_buff2_10(0) => U0_n_277,
      audio_in_r_buff2_11(3) => U0_n_278,
      audio_in_r_buff2_11(2) => U0_n_279,
      audio_in_r_buff2_11(1) => U0_n_280,
      audio_in_r_buff2_11(0) => U0_n_281,
      audio_in_r_buff2_12(3) => U0_n_282,
      audio_in_r_buff2_12(2) => U0_n_283,
      audio_in_r_buff2_12(1) => U0_n_284,
      audio_in_r_buff2_12(0) => U0_n_285,
      audio_in_r_buff2_13(0) => U0_n_286,
      audio_in_r_buff2_14(0) => U0_n_287,
      audio_in_r_buff2_15(3) => U0_n_288,
      audio_in_r_buff2_15(2) => U0_n_289,
      audio_in_r_buff2_15(1) => U0_n_290,
      audio_in_r_buff2_15(0) => U0_n_291,
      audio_in_r_buff2_16(0) => U0_n_292,
      audio_in_r_buff2_17(3) => U0_n_293,
      audio_in_r_buff2_17(2) => U0_n_294,
      audio_in_r_buff2_17(1) => U0_n_295,
      audio_in_r_buff2_17(0) => U0_n_296,
      audio_in_r_buff2_18(3) => U0_n_297,
      audio_in_r_buff2_18(2) => U0_n_298,
      audio_in_r_buff2_18(1) => U0_n_299,
      audio_in_r_buff2_18(0) => U0_n_300,
      audio_in_r_buff2_19(3) => U0_n_301,
      audio_in_r_buff2_19(2) => U0_n_302,
      audio_in_r_buff2_19(1) => U0_n_303,
      audio_in_r_buff2_19(0) => U0_n_304,
      audio_in_r_buff2_2(1) => U0_n_228,
      audio_in_r_buff2_2(0) => U0_n_229,
      audio_in_r_buff2_20(3) => U0_n_305,
      audio_in_r_buff2_20(2) => U0_n_306,
      audio_in_r_buff2_20(1) => U0_n_307,
      audio_in_r_buff2_20(0) => U0_n_308,
      audio_in_r_buff2_21(3) => U0_n_309,
      audio_in_r_buff2_21(2) => U0_n_310,
      audio_in_r_buff2_21(1) => U0_n_311,
      audio_in_r_buff2_21(0) => U0_n_312,
      audio_in_r_buff2_22(1) => U0_n_313,
      audio_in_r_buff2_22(0) => U0_n_314,
      audio_in_r_buff2_23(3) => U0_n_315,
      audio_in_r_buff2_23(2) => U0_n_316,
      audio_in_r_buff2_23(1) => U0_n_317,
      audio_in_r_buff2_23(0) => U0_n_318,
      audio_in_r_buff2_24(3) => U0_n_319,
      audio_in_r_buff2_24(2) => U0_n_320,
      audio_in_r_buff2_24(1) => U0_n_321,
      audio_in_r_buff2_24(0) => U0_n_322,
      audio_in_r_buff2_25(3) => U0_n_323,
      audio_in_r_buff2_25(2) => U0_n_324,
      audio_in_r_buff2_25(1) => U0_n_325,
      audio_in_r_buff2_25(0) => U0_n_326,
      audio_in_r_buff2_26(3) => U0_n_327,
      audio_in_r_buff2_26(2) => U0_n_328,
      audio_in_r_buff2_26(1) => U0_n_329,
      audio_in_r_buff2_26(0) => U0_n_330,
      audio_in_r_buff2_27(3) => U0_n_331,
      audio_in_r_buff2_27(2) => U0_n_332,
      audio_in_r_buff2_27(1) => U0_n_333,
      audio_in_r_buff2_27(0) => U0_n_334,
      audio_in_r_buff2_28(3) => U0_n_335,
      audio_in_r_buff2_28(2) => U0_n_336,
      audio_in_r_buff2_28(1) => U0_n_337,
      audio_in_r_buff2_28(0) => U0_n_338,
      audio_in_r_buff2_29(3) => U0_n_339,
      audio_in_r_buff2_29(2) => U0_n_340,
      audio_in_r_buff2_29(1) => U0_n_341,
      audio_in_r_buff2_29(0) => U0_n_342,
      audio_in_r_buff2_3(2) => U0_n_230,
      audio_in_r_buff2_3(1) => U0_n_231,
      audio_in_r_buff2_3(0) => U0_n_232,
      audio_in_r_buff2_30(3) => U0_n_343,
      audio_in_r_buff2_30(2) => U0_n_344,
      audio_in_r_buff2_30(1) => U0_n_345,
      audio_in_r_buff2_30(0) => U0_n_346,
      audio_in_r_buff2_31(3) => U0_n_347,
      audio_in_r_buff2_31(2) => U0_n_348,
      audio_in_r_buff2_31(1) => U0_n_349,
      audio_in_r_buff2_31(0) => U0_n_350,
      audio_in_r_buff2_32(3) => U0_n_351,
      audio_in_r_buff2_32(2) => U0_n_352,
      audio_in_r_buff2_32(1) => U0_n_353,
      audio_in_r_buff2_32(0) => U0_n_354,
      audio_in_r_buff2_4(3) => U0_n_233,
      audio_in_r_buff2_4(2) => U0_n_234,
      audio_in_r_buff2_4(1) => U0_n_235,
      audio_in_r_buff2_4(0) => U0_n_236,
      audio_in_r_buff2_5(0) => U0_n_263,
      audio_in_r_buff2_6(3) => U0_n_264,
      audio_in_r_buff2_6(2) => U0_n_265,
      audio_in_r_buff2_6(1) => U0_n_266,
      audio_in_r_buff2_6(0) => U0_n_267,
      audio_in_r_buff2_7(0) => U0_n_268,
      audio_in_r_buff2_8(0) => U0_n_269,
      audio_in_r_buff2_9(3) => U0_n_270,
      audio_in_r_buff2_9(2) => U0_n_271,
      audio_in_r_buff2_9(1) => U0_n_272,
      audio_in_r_buff2_9(0) => U0_n_273,
      audio_in_r_delay(23 downto 0) => audio_in_r_delay(23 downto 0),
      audio_in_r_delay_buff2_0(3) => U0_n_214,
      audio_in_r_delay_buff2_0(2) => U0_n_215,
      audio_in_r_delay_buff2_0(1) => U0_n_216,
      audio_in_r_delay_buff2_0(0) => U0_n_217,
      audio_in_r_delay_buff2_1(3) => U0_n_218,
      audio_in_r_delay_buff2_1(2) => U0_n_219,
      audio_in_r_delay_buff2_1(1) => U0_n_220,
      audio_in_r_delay_buff2_1(0) => U0_n_221,
      audio_in_r_delay_buff2_2(0) => U0_n_222,
      audio_in_r_delay_buff2_3(0) => U0_n_261,
      audio_out_l(23 downto 0) => audio_out_l(23 downto 0),
      \audio_out_l[0]_INST_0_i_146_0\(3) => \audio_out_l[0]_INST_0_i_260_n_4\,
      \audio_out_l[0]_INST_0_i_146_0\(2) => \audio_out_l[0]_INST_0_i_260_n_5\,
      \audio_out_l[0]_INST_0_i_146_0\(1) => \audio_out_l[0]_INST_0_i_260_n_6\,
      \audio_out_l[0]_INST_0_i_146_0\(0) => \audio_out_l[0]_INST_0_i_260_n_7\,
      \audio_out_l[0]_INST_0_i_22_0\(3) => U0_n_67,
      \audio_out_l[0]_INST_0_i_22_0\(2) => U0_n_68,
      \audio_out_l[0]_INST_0_i_22_0\(1) => U0_n_69,
      \audio_out_l[0]_INST_0_i_22_0\(0) => U0_n_70,
      \audio_out_l[0]_INST_0_i_23_0\(3) => \audio_out_l[0]_INST_0_i_61_n_4\,
      \audio_out_l[0]_INST_0_i_23_0\(2) => \audio_out_l[0]_INST_0_i_61_n_5\,
      \audio_out_l[0]_INST_0_i_23_0\(1) => \audio_out_l[0]_INST_0_i_61_n_6\,
      \audio_out_l[0]_INST_0_i_23_0\(0) => \audio_out_l[0]_INST_0_i_61_n_7\,
      \audio_out_l[0]_INST_0_i_247_0\(3) => \audio_out_l[0]_INST_0_i_346_n_4\,
      \audio_out_l[0]_INST_0_i_247_0\(2) => \audio_out_l[0]_INST_0_i_346_n_5\,
      \audio_out_l[0]_INST_0_i_247_0\(1) => \audio_out_l[0]_INST_0_i_346_n_6\,
      \audio_out_l[0]_INST_0_i_247_0\(0) => \audio_out_l[0]_INST_0_i_346_n_7\,
      \audio_out_l[0]_INST_0_i_269_0\(0) => U0_n_72,
      \audio_out_l[0]_INST_0_i_337_0\(3) => \audio_out_l[0]_INST_0_i_406_n_4\,
      \audio_out_l[0]_INST_0_i_337_0\(2) => \audio_out_l[0]_INST_0_i_406_n_5\,
      \audio_out_l[0]_INST_0_i_337_0\(1) => \audio_out_l[0]_INST_0_i_406_n_6\,
      \audio_out_l[0]_INST_0_i_337_0\(0) => \audio_out_l[0]_INST_0_i_406_n_7\,
      \audio_out_l[0]_INST_0_i_397_0\(3) => \audio_out_l[0]_INST_0_i_436_n_4\,
      \audio_out_l[0]_INST_0_i_397_0\(2) => \audio_out_l[0]_INST_0_i_436_n_5\,
      \audio_out_l[0]_INST_0_i_397_0\(1) => \audio_out_l[0]_INST_0_i_436_n_6\,
      \audio_out_l[0]_INST_0_i_397_0\(0) => \audio_out_l[0]_INST_0_i_436_n_7\,
      \audio_out_l[0]_INST_0_i_49_0\(3) => \audio_out_l[0]_INST_0_i_163_n_4\,
      \audio_out_l[0]_INST_0_i_49_0\(2) => \audio_out_l[0]_INST_0_i_163_n_5\,
      \audio_out_l[0]_INST_0_i_49_0\(1) => \audio_out_l[0]_INST_0_i_163_n_6\,
      \audio_out_l[0]_INST_0_i_49_0\(0) => \audio_out_l[0]_INST_0_i_163_n_7\,
      \audio_out_l[0]_INST_0_i_4_0\(3) => \audio_out_l[0]_INST_0_i_12_n_4\,
      \audio_out_l[0]_INST_0_i_4_0\(2) => \audio_out_l[0]_INST_0_i_12_n_5\,
      \audio_out_l[0]_INST_0_i_4_0\(1) => \audio_out_l[0]_INST_0_i_12_n_6\,
      \audio_out_l[0]_INST_0_i_4_0\(0) => \audio_out_l[0]_INST_0_i_12_n_7\,
      \audio_out_l[0]_INST_0_i_6_0\(1) => \audio_out_l[20]_INST_0_i_31_n_6\,
      \audio_out_l[0]_INST_0_i_6_0\(0) => \audio_out_l[20]_INST_0_i_31_n_7\,
      \audio_out_l[11]\(3) => \audio_out_l[12]_INST_0_i_14_n_4\,
      \audio_out_l[11]\(2) => \audio_out_l[12]_INST_0_i_14_n_5\,
      \audio_out_l[11]\(1) => \audio_out_l[12]_INST_0_i_14_n_6\,
      \audio_out_l[11]\(0) => \audio_out_l[12]_INST_0_i_14_n_7\,
      \audio_out_l[12]_INST_0_i_14\(3) => \audio_out_l[12]_INST_0_i_17_n_0\,
      \audio_out_l[12]_INST_0_i_14\(2) => \audio_out_l[12]_INST_0_i_18_n_0\,
      \audio_out_l[12]_INST_0_i_14\(1) => \audio_out_l[12]_INST_0_i_19_n_0\,
      \audio_out_l[12]_INST_0_i_14\(0) => \audio_out_l[12]_INST_0_i_20_n_0\,
      \audio_out_l[12]_INST_0_i_14_0\(3) => \audio_out_l[12]_INST_0_i_21_n_0\,
      \audio_out_l[12]_INST_0_i_14_0\(2) => \audio_out_l[12]_INST_0_i_22_n_0\,
      \audio_out_l[12]_INST_0_i_14_0\(1) => \audio_out_l[12]_INST_0_i_23_n_0\,
      \audio_out_l[12]_INST_0_i_14_0\(0) => \audio_out_l[12]_INST_0_i_24_n_0\,
      \audio_out_l[12]_INST_0_i_24\(3) => U0_n_12,
      \audio_out_l[12]_INST_0_i_24\(2) => U0_n_13,
      \audio_out_l[12]_INST_0_i_24\(1) => U0_n_14,
      \audio_out_l[12]_INST_0_i_24\(0) => U0_n_15,
      \audio_out_l[12]_INST_0_i_32_0\(3) => U0_n_59,
      \audio_out_l[12]_INST_0_i_32_0\(2) => U0_n_60,
      \audio_out_l[12]_INST_0_i_32_0\(1) => U0_n_61,
      \audio_out_l[12]_INST_0_i_32_0\(0) => U0_n_62,
      \audio_out_l[12]_INST_0_i_5_0\(3) => \audio_out_l[16]_INST_0_i_15_n_4\,
      \audio_out_l[12]_INST_0_i_5_0\(2) => \audio_out_l[16]_INST_0_i_15_n_5\,
      \audio_out_l[12]_INST_0_i_5_0\(1) => \audio_out_l[16]_INST_0_i_15_n_6\,
      \audio_out_l[12]_INST_0_i_5_0\(0) => \audio_out_l[16]_INST_0_i_15_n_7\,
      \audio_out_l[15]\(3) => \audio_out_l[16]_INST_0_i_14_n_4\,
      \audio_out_l[15]\(2) => \audio_out_l[16]_INST_0_i_14_n_5\,
      \audio_out_l[15]\(1) => \audio_out_l[16]_INST_0_i_14_n_6\,
      \audio_out_l[15]\(0) => \audio_out_l[16]_INST_0_i_14_n_7\,
      \audio_out_l[16]_INST_0_i_13_0\(2) => \audio_out_l[16]_INST_0_i_18_n_0\,
      \audio_out_l[16]_INST_0_i_13_0\(1) => \audio_out_l[16]_INST_0_i_19_n_0\,
      \audio_out_l[16]_INST_0_i_13_0\(0) => \audio_out_l[16]_INST_0_i_20_n_0\,
      \audio_out_l[16]_INST_0_i_14\(1) => \audio_out_l[16]_INST_0_i_23_n_0\,
      \audio_out_l[16]_INST_0_i_14\(0) => \audio_out_l[16]_INST_0_i_24_n_0\,
      \audio_out_l[16]_INST_0_i_24\(3) => U0_n_8,
      \audio_out_l[16]_INST_0_i_24\(2) => U0_n_9,
      \audio_out_l[16]_INST_0_i_24\(1) => U0_n_10,
      \audio_out_l[16]_INST_0_i_24\(0) => U0_n_11,
      \audio_out_l[16]_INST_0_i_32_0\(3) => U0_n_55,
      \audio_out_l[16]_INST_0_i_32_0\(2) => U0_n_56,
      \audio_out_l[16]_INST_0_i_32_0\(1) => U0_n_57,
      \audio_out_l[16]_INST_0_i_32_0\(0) => U0_n_58,
      \audio_out_l[16]_INST_0_i_5_0\(3) => \audio_out_l[20]_INST_0_i_32_n_4\,
      \audio_out_l[16]_INST_0_i_5_0\(2) => \audio_out_l[20]_INST_0_i_32_n_5\,
      \audio_out_l[16]_INST_0_i_5_0\(1) => \audio_out_l[20]_INST_0_i_32_n_6\,
      \audio_out_l[16]_INST_0_i_5_0\(0) => \audio_out_l[20]_INST_0_i_32_n_7\,
      \audio_out_l[19]\(3) => \audio_out_l[20]_INST_0_i_15_n_4\,
      \audio_out_l[19]\(2) => \audio_out_l[20]_INST_0_i_15_n_5\,
      \audio_out_l[19]\(1) => \audio_out_l[20]_INST_0_i_15_n_6\,
      \audio_out_l[19]\(0) => \audio_out_l[20]_INST_0_i_15_n_7\,
      \audio_out_l[20]_INST_0_i_105_0\(3) => \audio_out_l[20]_INST_0_i_188_n_4\,
      \audio_out_l[20]_INST_0_i_105_0\(2) => \audio_out_l[20]_INST_0_i_188_n_5\,
      \audio_out_l[20]_INST_0_i_105_0\(1) => \audio_out_l[20]_INST_0_i_188_n_6\,
      \audio_out_l[20]_INST_0_i_105_0\(0) => \audio_out_l[20]_INST_0_i_188_n_7\,
      \audio_out_l[20]_INST_0_i_173_0\(3) => \audio_out_l[20]_INST_0_i_230_n_4\,
      \audio_out_l[20]_INST_0_i_173_0\(2) => \audio_out_l[20]_INST_0_i_230_n_5\,
      \audio_out_l[20]_INST_0_i_173_0\(1) => \audio_out_l[20]_INST_0_i_230_n_6\,
      \audio_out_l[20]_INST_0_i_173_0\(0) => \audio_out_l[20]_INST_0_i_230_n_7\,
      \audio_out_l[20]_INST_0_i_17_0\(1) => \audio_out_l[0]_INST_0_i_25_n_6\,
      \audio_out_l[20]_INST_0_i_17_0\(0) => \audio_out_l[0]_INST_0_i_25_n_7\,
      \audio_out_l[20]_INST_0_i_197_0\(0) => U0_n_165,
      \audio_out_l[20]_INST_0_i_217_0\(3) => \audio_out_l[20]_INST_0_i_248_n_4\,
      \audio_out_l[20]_INST_0_i_217_0\(2) => \audio_out_l[20]_INST_0_i_248_n_5\,
      \audio_out_l[20]_INST_0_i_217_0\(1) => \audio_out_l[20]_INST_0_i_248_n_6\,
      \audio_out_l[20]_INST_0_i_217_0\(0) => \audio_out_l[20]_INST_0_i_248_n_7\,
      \audio_out_l[20]_INST_0_i_239_0\(3) => \audio_out_l[20]_INST_0_i_266_n_4\,
      \audio_out_l[20]_INST_0_i_239_0\(2) => \audio_out_l[20]_INST_0_i_266_n_5\,
      \audio_out_l[20]_INST_0_i_239_0\(1) => \audio_out_l[20]_INST_0_i_266_n_6\,
      \audio_out_l[20]_INST_0_i_239_0\(0) => \audio_out_l[20]_INST_0_i_266_n_7\,
      \audio_out_l[20]_INST_0_i_290\(3) => \audio_out_l[4]_INST_0_i_16_n_0\,
      \audio_out_l[20]_INST_0_i_290\(2) => \audio_out_l[4]_INST_0_i_17_n_0\,
      \audio_out_l[20]_INST_0_i_290\(1) => \audio_out_l[4]_INST_0_i_18_n_0\,
      \audio_out_l[20]_INST_0_i_290\(0) => \audio_out_l[4]_INST_0_i_19_n_0\,
      \audio_out_l[20]_INST_0_i_290_0\(3) => \audio_out_l[4]_INST_0_i_20_n_0\,
      \audio_out_l[20]_INST_0_i_290_0\(2) => \audio_out_l[4]_INST_0_i_21_n_0\,
      \audio_out_l[20]_INST_0_i_290_0\(1) => \audio_out_l[4]_INST_0_i_22_n_0\,
      \audio_out_l[20]_INST_0_i_290_0\(0) => \audio_out_l[4]_INST_0_i_23_n_0\,
      \audio_out_l[20]_INST_0_i_29_0\(3) => \audio_out_l[20]_INST_0_i_66_n_4\,
      \audio_out_l[20]_INST_0_i_29_0\(2) => \audio_out_l[20]_INST_0_i_66_n_5\,
      \audio_out_l[20]_INST_0_i_29_0\(1) => \audio_out_l[20]_INST_0_i_66_n_6\,
      \audio_out_l[20]_INST_0_i_29_0\(0) => \audio_out_l[20]_INST_0_i_66_n_7\,
      \audio_out_l[20]_INST_0_i_41_0\(3) => U0_n_4,
      \audio_out_l[20]_INST_0_i_41_0\(2) => U0_n_5,
      \audio_out_l[20]_INST_0_i_41_0\(1) => U0_n_6,
      \audio_out_l[20]_INST_0_i_41_0\(0) => U0_n_7,
      \audio_out_l[20]_INST_0_i_49_0\(3) => U0_n_47,
      \audio_out_l[20]_INST_0_i_49_0\(2) => U0_n_48,
      \audio_out_l[20]_INST_0_i_49_0\(1) => U0_n_49,
      \audio_out_l[20]_INST_0_i_49_0\(0) => U0_n_50,
      \audio_out_l[20]_INST_0_i_4_0\(3) => \audio_out_l[20]_INST_0_i_19_n_4\,
      \audio_out_l[20]_INST_0_i_4_0\(2) => \audio_out_l[20]_INST_0_i_19_n_5\,
      \audio_out_l[20]_INST_0_i_4_0\(1) => \audio_out_l[20]_INST_0_i_19_n_6\,
      \audio_out_l[20]_INST_0_i_4_0\(0) => \audio_out_l[20]_INST_0_i_19_n_7\,
      \audio_out_l[20]_INST_0_i_54_0\(3) => \audio_out_l[20]_INST_0_i_121_n_4\,
      \audio_out_l[20]_INST_0_i_54_0\(2) => \audio_out_l[20]_INST_0_i_121_n_5\,
      \audio_out_l[20]_INST_0_i_54_0\(1) => \audio_out_l[20]_INST_0_i_121_n_6\,
      \audio_out_l[20]_INST_0_i_54_0\(0) => \audio_out_l[20]_INST_0_i_121_n_7\,
      \audio_out_l[20]_INST_0_i_77_0\(3) => U0_n_51,
      \audio_out_l[20]_INST_0_i_77_0\(2) => U0_n_52,
      \audio_out_l[20]_INST_0_i_77_0\(1) => U0_n_53,
      \audio_out_l[20]_INST_0_i_77_0\(0) => U0_n_54,
      \audio_out_l[23]\(3) => \audio_out_l[20]_INST_0_i_11_n_4\,
      \audio_out_l[23]\(2) => \audio_out_l[20]_INST_0_i_11_n_5\,
      \audio_out_l[23]\(1) => \audio_out_l[20]_INST_0_i_11_n_6\,
      \audio_out_l[23]\(0) => \audio_out_l[20]_INST_0_i_11_n_7\,
      \audio_out_l[3]\(3) => \audio_out_l[4]_INST_0_i_14_n_4\,
      \audio_out_l[3]\(2) => \audio_out_l[4]_INST_0_i_14_n_5\,
      \audio_out_l[3]\(1) => \audio_out_l[4]_INST_0_i_14_n_6\,
      \audio_out_l[3]\(0) => \audio_out_l[4]_INST_0_i_14_n_7\,
      \audio_out_l[4]_INST_0_i_13_0\(3) => \audio_out_l[4]_INST_0_i_26_n_0\,
      \audio_out_l[4]_INST_0_i_13_0\(2) => \audio_out_l[4]_INST_0_i_27_n_0\,
      \audio_out_l[4]_INST_0_i_13_0\(1) => \audio_out_l[4]_INST_0_i_28_n_0\,
      \audio_out_l[4]_INST_0_i_13_0\(0) => \audio_out_l[4]_INST_0_i_29_n_0\,
      \audio_out_l[4]_INST_0_i_13_1\(3) => \audio_out_l[4]_INST_0_i_30_n_0\,
      \audio_out_l[4]_INST_0_i_13_1\(2) => \audio_out_l[4]_INST_0_i_31_n_0\,
      \audio_out_l[4]_INST_0_i_13_1\(1) => \audio_out_l[4]_INST_0_i_32_n_0\,
      \audio_out_l[4]_INST_0_i_13_1\(0) => \audio_out_l[4]_INST_0_i_33_n_0\,
      \audio_out_l[4]_INST_0_i_15_0\(3) => \audio_out_l[4]_INST_0_i_43_n_0\,
      \audio_out_l[4]_INST_0_i_15_0\(2) => \audio_out_l[4]_INST_0_i_44_n_0\,
      \audio_out_l[4]_INST_0_i_15_0\(1) => \audio_out_l[4]_INST_0_i_45_n_0\,
      \audio_out_l[4]_INST_0_i_15_0\(0) => \audio_out_l[4]_INST_0_i_46_n_0\,
      \audio_out_l[4]_INST_0_i_15_1\(3) => \audio_out_l[4]_INST_0_i_47_n_0\,
      \audio_out_l[4]_INST_0_i_15_1\(2) => \audio_out_l[4]_INST_0_i_48_n_0\,
      \audio_out_l[4]_INST_0_i_15_1\(1) => \audio_out_l[4]_INST_0_i_49_n_0\,
      \audio_out_l[4]_INST_0_i_15_1\(0) => \audio_out_l[4]_INST_0_i_50_n_0\,
      \audio_out_l[4]_INST_0_i_23\(3) => U0_n_20,
      \audio_out_l[4]_INST_0_i_23\(2) => U0_n_21,
      \audio_out_l[4]_INST_0_i_23\(1) => U0_n_22,
      \audio_out_l[4]_INST_0_i_23\(0) => U0_n_23,
      \audio_out_l[4]_INST_0_i_42_0\ => \audio_out_l[4]_INST_0_i_155_n_0\,
      \audio_out_l[4]_INST_0_i_42_1\(0) => \audio_out_l[4]_INST_0_i_145_n_0\,
      \audio_out_l[4]_INST_0_i_42_2\ => \audio_out_l[4]_INST_0_i_105_n_0\,
      \audio_out_l[4]_INST_0_i_5_0\(3) => \audio_out_l[8]_INST_0_i_15_n_4\,
      \audio_out_l[4]_INST_0_i_5_0\(2) => \audio_out_l[8]_INST_0_i_15_n_5\,
      \audio_out_l[4]_INST_0_i_5_0\(1) => \audio_out_l[8]_INST_0_i_15_n_6\,
      \audio_out_l[4]_INST_0_i_5_0\(0) => \audio_out_l[8]_INST_0_i_15_n_7\,
      \audio_out_l[4]_INST_0_i_91_0\(1) => \audio_out_l[4]_INST_0_i_146_n_0\,
      \audio_out_l[4]_INST_0_i_91_0\(0) => \audio_out_l[4]_INST_0_i_149_n_0\,
      \audio_out_l[7]\(3) => \audio_out_l[8]_INST_0_i_14_n_4\,
      \audio_out_l[7]\(2) => \audio_out_l[8]_INST_0_i_14_n_5\,
      \audio_out_l[7]\(1) => \audio_out_l[8]_INST_0_i_14_n_6\,
      \audio_out_l[7]\(0) => \audio_out_l[8]_INST_0_i_14_n_7\,
      \audio_out_l[8]_INST_0_i_14\(3) => \audio_out_l[8]_INST_0_i_17_n_0\,
      \audio_out_l[8]_INST_0_i_14\(2) => \audio_out_l[8]_INST_0_i_18_n_0\,
      \audio_out_l[8]_INST_0_i_14\(1) => \audio_out_l[8]_INST_0_i_19_n_0\,
      \audio_out_l[8]_INST_0_i_14\(0) => \audio_out_l[8]_INST_0_i_20_n_0\,
      \audio_out_l[8]_INST_0_i_14_0\(3) => \audio_out_l[8]_INST_0_i_21_n_0\,
      \audio_out_l[8]_INST_0_i_14_0\(2) => \audio_out_l[8]_INST_0_i_22_n_0\,
      \audio_out_l[8]_INST_0_i_14_0\(1) => \audio_out_l[8]_INST_0_i_23_n_0\,
      \audio_out_l[8]_INST_0_i_14_0\(0) => \audio_out_l[8]_INST_0_i_24_n_0\,
      \audio_out_l[8]_INST_0_i_24\(3) => U0_n_16,
      \audio_out_l[8]_INST_0_i_24\(2) => U0_n_17,
      \audio_out_l[8]_INST_0_i_24\(1) => U0_n_18,
      \audio_out_l[8]_INST_0_i_24\(0) => U0_n_19,
      \audio_out_l[8]_INST_0_i_32_0\(3) => U0_n_63,
      \audio_out_l[8]_INST_0_i_32_0\(2) => U0_n_64,
      \audio_out_l[8]_INST_0_i_32_0\(1) => U0_n_65,
      \audio_out_l[8]_INST_0_i_32_0\(0) => U0_n_66,
      \audio_out_l[8]_INST_0_i_5_0\(3) => \audio_out_l[12]_INST_0_i_15_n_4\,
      \audio_out_l[8]_INST_0_i_5_0\(2) => \audio_out_l[12]_INST_0_i_15_n_5\,
      \audio_out_l[8]_INST_0_i_5_0\(1) => \audio_out_l[12]_INST_0_i_15_n_6\,
      \audio_out_l[8]_INST_0_i_5_0\(0) => \audio_out_l[12]_INST_0_i_15_n_7\,
      audio_out_r(23 downto 0) => audio_out_r(23 downto 0),
      \audio_out_r[0]_INST_0_i_146_0\(3) => \audio_out_r[0]_INST_0_i_260_n_4\,
      \audio_out_r[0]_INST_0_i_146_0\(2) => \audio_out_r[0]_INST_0_i_260_n_5\,
      \audio_out_r[0]_INST_0_i_146_0\(1) => \audio_out_r[0]_INST_0_i_260_n_6\,
      \audio_out_r[0]_INST_0_i_146_0\(0) => \audio_out_r[0]_INST_0_i_260_n_7\,
      \audio_out_r[0]_INST_0_i_173_0\(3) => \audio_out_r[0]_INST_0_i_359_n_0\,
      \audio_out_r[0]_INST_0_i_173_0\(2) => \audio_out_r[0]_INST_0_i_360_n_0\,
      \audio_out_r[0]_INST_0_i_173_0\(1) => \audio_out_r[0]_INST_0_i_361_n_0\,
      \audio_out_r[0]_INST_0_i_173_0\(0) => \audio_out_r[0]_INST_0_i_362_n_0\,
      \audio_out_r[0]_INST_0_i_173_1\(0) => \audio_out_r[0]_INST_0_i_274_n_0\,
      \audio_out_r[0]_INST_0_i_22_0\(3) => U0_n_257,
      \audio_out_r[0]_INST_0_i_22_0\(2) => U0_n_258,
      \audio_out_r[0]_INST_0_i_22_0\(1) => U0_n_259,
      \audio_out_r[0]_INST_0_i_22_0\(0) => U0_n_260,
      \audio_out_r[0]_INST_0_i_23_0\(3) => \audio_out_r[0]_INST_0_i_61_n_4\,
      \audio_out_r[0]_INST_0_i_23_0\(2) => \audio_out_r[0]_INST_0_i_61_n_5\,
      \audio_out_r[0]_INST_0_i_23_0\(1) => \audio_out_r[0]_INST_0_i_61_n_6\,
      \audio_out_r[0]_INST_0_i_23_0\(0) => \audio_out_r[0]_INST_0_i_61_n_7\,
      \audio_out_r[0]_INST_0_i_247_0\(3) => \audio_out_r[0]_INST_0_i_346_n_4\,
      \audio_out_r[0]_INST_0_i_247_0\(2) => \audio_out_r[0]_INST_0_i_346_n_5\,
      \audio_out_r[0]_INST_0_i_247_0\(1) => \audio_out_r[0]_INST_0_i_346_n_6\,
      \audio_out_r[0]_INST_0_i_247_0\(0) => \audio_out_r[0]_INST_0_i_346_n_7\,
      \audio_out_r[0]_INST_0_i_269_0\(0) => U0_n_262,
      \audio_out_r[0]_INST_0_i_337_0\(3) => \audio_out_r[0]_INST_0_i_406_n_4\,
      \audio_out_r[0]_INST_0_i_337_0\(2) => \audio_out_r[0]_INST_0_i_406_n_5\,
      \audio_out_r[0]_INST_0_i_337_0\(1) => \audio_out_r[0]_INST_0_i_406_n_6\,
      \audio_out_r[0]_INST_0_i_337_0\(0) => \audio_out_r[0]_INST_0_i_406_n_7\,
      \audio_out_r[0]_INST_0_i_397_0\(3) => \audio_out_r[0]_INST_0_i_436_n_4\,
      \audio_out_r[0]_INST_0_i_397_0\(2) => \audio_out_r[0]_INST_0_i_436_n_5\,
      \audio_out_r[0]_INST_0_i_397_0\(1) => \audio_out_r[0]_INST_0_i_436_n_6\,
      \audio_out_r[0]_INST_0_i_397_0\(0) => \audio_out_r[0]_INST_0_i_436_n_7\,
      \audio_out_r[0]_INST_0_i_49_0\(3) => \audio_out_r[0]_INST_0_i_163_n_4\,
      \audio_out_r[0]_INST_0_i_49_0\(2) => \audio_out_r[0]_INST_0_i_163_n_5\,
      \audio_out_r[0]_INST_0_i_49_0\(1) => \audio_out_r[0]_INST_0_i_163_n_6\,
      \audio_out_r[0]_INST_0_i_49_0\(0) => \audio_out_r[0]_INST_0_i_163_n_7\,
      \audio_out_r[0]_INST_0_i_4_0\(3) => \audio_out_r[0]_INST_0_i_12_n_4\,
      \audio_out_r[0]_INST_0_i_4_0\(2) => \audio_out_r[0]_INST_0_i_12_n_5\,
      \audio_out_r[0]_INST_0_i_4_0\(1) => \audio_out_r[0]_INST_0_i_12_n_6\,
      \audio_out_r[0]_INST_0_i_4_0\(0) => \audio_out_r[0]_INST_0_i_12_n_7\,
      \audio_out_r[0]_INST_0_i_6_0\(1) => \audio_out_r[20]_INST_0_i_31_n_6\,
      \audio_out_r[0]_INST_0_i_6_0\(0) => \audio_out_r[20]_INST_0_i_31_n_7\,
      \audio_out_r[11]\(3) => \audio_out_r[12]_INST_0_i_14_n_4\,
      \audio_out_r[11]\(2) => \audio_out_r[12]_INST_0_i_14_n_5\,
      \audio_out_r[11]\(1) => \audio_out_r[12]_INST_0_i_14_n_6\,
      \audio_out_r[11]\(0) => \audio_out_r[12]_INST_0_i_14_n_7\,
      \audio_out_r[12]_INST_0_i_14\(3) => \audio_out_r[12]_INST_0_i_17_n_0\,
      \audio_out_r[12]_INST_0_i_14\(2) => \audio_out_r[12]_INST_0_i_18_n_0\,
      \audio_out_r[12]_INST_0_i_14\(1) => \audio_out_r[12]_INST_0_i_19_n_0\,
      \audio_out_r[12]_INST_0_i_14\(0) => \audio_out_r[12]_INST_0_i_20_n_0\,
      \audio_out_r[12]_INST_0_i_14_0\(3) => \audio_out_r[12]_INST_0_i_21_n_0\,
      \audio_out_r[12]_INST_0_i_14_0\(2) => \audio_out_r[12]_INST_0_i_22_n_0\,
      \audio_out_r[12]_INST_0_i_14_0\(1) => \audio_out_r[12]_INST_0_i_23_n_0\,
      \audio_out_r[12]_INST_0_i_14_0\(0) => \audio_out_r[12]_INST_0_i_24_n_0\,
      \audio_out_r[12]_INST_0_i_24\(3) => U0_n_202,
      \audio_out_r[12]_INST_0_i_24\(2) => U0_n_203,
      \audio_out_r[12]_INST_0_i_24\(1) => U0_n_204,
      \audio_out_r[12]_INST_0_i_24\(0) => U0_n_205,
      \audio_out_r[12]_INST_0_i_32_0\(3) => U0_n_249,
      \audio_out_r[12]_INST_0_i_32_0\(2) => U0_n_250,
      \audio_out_r[12]_INST_0_i_32_0\(1) => U0_n_251,
      \audio_out_r[12]_INST_0_i_32_0\(0) => U0_n_252,
      \audio_out_r[12]_INST_0_i_5_0\(3) => \audio_out_r[16]_INST_0_i_15_n_4\,
      \audio_out_r[12]_INST_0_i_5_0\(2) => \audio_out_r[16]_INST_0_i_15_n_5\,
      \audio_out_r[12]_INST_0_i_5_0\(1) => \audio_out_r[16]_INST_0_i_15_n_6\,
      \audio_out_r[12]_INST_0_i_5_0\(0) => \audio_out_r[16]_INST_0_i_15_n_7\,
      \audio_out_r[15]\(3) => \audio_out_r[16]_INST_0_i_14_n_4\,
      \audio_out_r[15]\(2) => \audio_out_r[16]_INST_0_i_14_n_5\,
      \audio_out_r[15]\(1) => \audio_out_r[16]_INST_0_i_14_n_6\,
      \audio_out_r[15]\(0) => \audio_out_r[16]_INST_0_i_14_n_7\,
      \audio_out_r[16]_INST_0_i_13_0\(2) => \audio_out_r[16]_INST_0_i_18_n_0\,
      \audio_out_r[16]_INST_0_i_13_0\(1) => \audio_out_r[16]_INST_0_i_19_n_0\,
      \audio_out_r[16]_INST_0_i_13_0\(0) => \audio_out_r[16]_INST_0_i_20_n_0\,
      \audio_out_r[16]_INST_0_i_14\(1) => \audio_out_r[16]_INST_0_i_23_n_0\,
      \audio_out_r[16]_INST_0_i_14\(0) => \audio_out_r[16]_INST_0_i_24_n_0\,
      \audio_out_r[16]_INST_0_i_24\(3) => U0_n_198,
      \audio_out_r[16]_INST_0_i_24\(2) => U0_n_199,
      \audio_out_r[16]_INST_0_i_24\(1) => U0_n_200,
      \audio_out_r[16]_INST_0_i_24\(0) => U0_n_201,
      \audio_out_r[16]_INST_0_i_32_0\(3) => U0_n_245,
      \audio_out_r[16]_INST_0_i_32_0\(2) => U0_n_246,
      \audio_out_r[16]_INST_0_i_32_0\(1) => U0_n_247,
      \audio_out_r[16]_INST_0_i_32_0\(0) => U0_n_248,
      \audio_out_r[16]_INST_0_i_5_0\(3) => \audio_out_r[20]_INST_0_i_32_n_4\,
      \audio_out_r[16]_INST_0_i_5_0\(2) => \audio_out_r[20]_INST_0_i_32_n_5\,
      \audio_out_r[16]_INST_0_i_5_0\(1) => \audio_out_r[20]_INST_0_i_32_n_6\,
      \audio_out_r[16]_INST_0_i_5_0\(0) => \audio_out_r[20]_INST_0_i_32_n_7\,
      \audio_out_r[19]\(3) => \audio_out_r[20]_INST_0_i_15_n_4\,
      \audio_out_r[19]\(2) => \audio_out_r[20]_INST_0_i_15_n_5\,
      \audio_out_r[19]\(1) => \audio_out_r[20]_INST_0_i_15_n_6\,
      \audio_out_r[19]\(0) => \audio_out_r[20]_INST_0_i_15_n_7\,
      \audio_out_r[20]_INST_0_i_105_0\(3) => \audio_out_r[20]_INST_0_i_188_n_4\,
      \audio_out_r[20]_INST_0_i_105_0\(2) => \audio_out_r[20]_INST_0_i_188_n_5\,
      \audio_out_r[20]_INST_0_i_105_0\(1) => \audio_out_r[20]_INST_0_i_188_n_6\,
      \audio_out_r[20]_INST_0_i_105_0\(0) => \audio_out_r[20]_INST_0_i_188_n_7\,
      \audio_out_r[20]_INST_0_i_173_0\(3) => \audio_out_r[20]_INST_0_i_230_n_4\,
      \audio_out_r[20]_INST_0_i_173_0\(2) => \audio_out_r[20]_INST_0_i_230_n_5\,
      \audio_out_r[20]_INST_0_i_173_0\(1) => \audio_out_r[20]_INST_0_i_230_n_6\,
      \audio_out_r[20]_INST_0_i_173_0\(0) => \audio_out_r[20]_INST_0_i_230_n_7\,
      \audio_out_r[20]_INST_0_i_17_0\(1) => \audio_out_r[0]_INST_0_i_25_n_6\,
      \audio_out_r[20]_INST_0_i_17_0\(0) => \audio_out_r[0]_INST_0_i_25_n_7\,
      \audio_out_r[20]_INST_0_i_197_0\(0) => U0_n_355,
      \audio_out_r[20]_INST_0_i_217_0\(3) => \audio_out_r[20]_INST_0_i_248_n_4\,
      \audio_out_r[20]_INST_0_i_217_0\(2) => \audio_out_r[20]_INST_0_i_248_n_5\,
      \audio_out_r[20]_INST_0_i_217_0\(1) => \audio_out_r[20]_INST_0_i_248_n_6\,
      \audio_out_r[20]_INST_0_i_217_0\(0) => \audio_out_r[20]_INST_0_i_248_n_7\,
      \audio_out_r[20]_INST_0_i_239_0\(3) => \audio_out_r[20]_INST_0_i_266_n_4\,
      \audio_out_r[20]_INST_0_i_239_0\(2) => \audio_out_r[20]_INST_0_i_266_n_5\,
      \audio_out_r[20]_INST_0_i_239_0\(1) => \audio_out_r[20]_INST_0_i_266_n_6\,
      \audio_out_r[20]_INST_0_i_239_0\(0) => \audio_out_r[20]_INST_0_i_266_n_7\,
      \audio_out_r[20]_INST_0_i_28_0\(3) => U0_n_190,
      \audio_out_r[20]_INST_0_i_28_0\(2) => U0_n_191,
      \audio_out_r[20]_INST_0_i_28_0\(1) => U0_n_192,
      \audio_out_r[20]_INST_0_i_28_0\(0) => U0_n_193,
      \audio_out_r[20]_INST_0_i_290\(3) => \audio_out_r[4]_INST_0_i_16_n_0\,
      \audio_out_r[20]_INST_0_i_290\(2) => \audio_out_r[4]_INST_0_i_17_n_0\,
      \audio_out_r[20]_INST_0_i_290\(1) => \audio_out_r[4]_INST_0_i_18_n_0\,
      \audio_out_r[20]_INST_0_i_290\(0) => \audio_out_r[4]_INST_0_i_19_n_0\,
      \audio_out_r[20]_INST_0_i_290_0\(3) => \audio_out_r[4]_INST_0_i_20_n_0\,
      \audio_out_r[20]_INST_0_i_290_0\(2) => \audio_out_r[4]_INST_0_i_21_n_0\,
      \audio_out_r[20]_INST_0_i_290_0\(1) => \audio_out_r[4]_INST_0_i_22_n_0\,
      \audio_out_r[20]_INST_0_i_290_0\(0) => \audio_out_r[4]_INST_0_i_23_n_0\,
      \audio_out_r[20]_INST_0_i_29_0\(3) => \audio_out_r[20]_INST_0_i_66_n_4\,
      \audio_out_r[20]_INST_0_i_29_0\(2) => \audio_out_r[20]_INST_0_i_66_n_5\,
      \audio_out_r[20]_INST_0_i_29_0\(1) => \audio_out_r[20]_INST_0_i_66_n_6\,
      \audio_out_r[20]_INST_0_i_29_0\(0) => \audio_out_r[20]_INST_0_i_66_n_7\,
      \audio_out_r[20]_INST_0_i_41_0\(3) => U0_n_194,
      \audio_out_r[20]_INST_0_i_41_0\(2) => U0_n_195,
      \audio_out_r[20]_INST_0_i_41_0\(1) => U0_n_196,
      \audio_out_r[20]_INST_0_i_41_0\(0) => U0_n_197,
      \audio_out_r[20]_INST_0_i_49_0\(3) => U0_n_237,
      \audio_out_r[20]_INST_0_i_49_0\(2) => U0_n_238,
      \audio_out_r[20]_INST_0_i_49_0\(1) => U0_n_239,
      \audio_out_r[20]_INST_0_i_49_0\(0) => U0_n_240,
      \audio_out_r[20]_INST_0_i_4_0\(3) => \audio_out_r[20]_INST_0_i_19_n_4\,
      \audio_out_r[20]_INST_0_i_4_0\(2) => \audio_out_r[20]_INST_0_i_19_n_5\,
      \audio_out_r[20]_INST_0_i_4_0\(1) => \audio_out_r[20]_INST_0_i_19_n_6\,
      \audio_out_r[20]_INST_0_i_4_0\(0) => \audio_out_r[20]_INST_0_i_19_n_7\,
      \audio_out_r[20]_INST_0_i_54_0\(3) => \audio_out_r[20]_INST_0_i_121_n_4\,
      \audio_out_r[20]_INST_0_i_54_0\(2) => \audio_out_r[20]_INST_0_i_121_n_5\,
      \audio_out_r[20]_INST_0_i_54_0\(1) => \audio_out_r[20]_INST_0_i_121_n_6\,
      \audio_out_r[20]_INST_0_i_54_0\(0) => \audio_out_r[20]_INST_0_i_121_n_7\,
      \audio_out_r[20]_INST_0_i_77_0\(3) => U0_n_241,
      \audio_out_r[20]_INST_0_i_77_0\(2) => U0_n_242,
      \audio_out_r[20]_INST_0_i_77_0\(1) => U0_n_243,
      \audio_out_r[20]_INST_0_i_77_0\(0) => U0_n_244,
      \audio_out_r[23]\(3) => \audio_out_r[20]_INST_0_i_11_n_4\,
      \audio_out_r[23]\(2) => \audio_out_r[20]_INST_0_i_11_n_5\,
      \audio_out_r[23]\(1) => \audio_out_r[20]_INST_0_i_11_n_6\,
      \audio_out_r[23]\(0) => \audio_out_r[20]_INST_0_i_11_n_7\,
      \audio_out_r[3]\(3) => \audio_out_r[4]_INST_0_i_14_n_4\,
      \audio_out_r[3]\(2) => \audio_out_r[4]_INST_0_i_14_n_5\,
      \audio_out_r[3]\(1) => \audio_out_r[4]_INST_0_i_14_n_6\,
      \audio_out_r[3]\(0) => \audio_out_r[4]_INST_0_i_14_n_7\,
      \audio_out_r[4]_INST_0_i_13_0\(3) => \audio_out_r[4]_INST_0_i_26_n_0\,
      \audio_out_r[4]_INST_0_i_13_0\(2) => \audio_out_r[4]_INST_0_i_27_n_0\,
      \audio_out_r[4]_INST_0_i_13_0\(1) => \audio_out_r[4]_INST_0_i_28_n_0\,
      \audio_out_r[4]_INST_0_i_13_0\(0) => \audio_out_r[4]_INST_0_i_29_n_0\,
      \audio_out_r[4]_INST_0_i_13_1\(3) => \audio_out_r[4]_INST_0_i_30_n_0\,
      \audio_out_r[4]_INST_0_i_13_1\(2) => \audio_out_r[4]_INST_0_i_31_n_0\,
      \audio_out_r[4]_INST_0_i_13_1\(1) => \audio_out_r[4]_INST_0_i_32_n_0\,
      \audio_out_r[4]_INST_0_i_13_1\(0) => \audio_out_r[4]_INST_0_i_33_n_0\,
      \audio_out_r[4]_INST_0_i_15_0\(3) => \audio_out_r[4]_INST_0_i_43_n_0\,
      \audio_out_r[4]_INST_0_i_15_0\(2) => \audio_out_r[4]_INST_0_i_44_n_0\,
      \audio_out_r[4]_INST_0_i_15_0\(1) => \audio_out_r[4]_INST_0_i_45_n_0\,
      \audio_out_r[4]_INST_0_i_15_0\(0) => \audio_out_r[4]_INST_0_i_46_n_0\,
      \audio_out_r[4]_INST_0_i_15_1\(3) => \audio_out_r[4]_INST_0_i_47_n_0\,
      \audio_out_r[4]_INST_0_i_15_1\(2) => \audio_out_r[4]_INST_0_i_48_n_0\,
      \audio_out_r[4]_INST_0_i_15_1\(1) => \audio_out_r[4]_INST_0_i_49_n_0\,
      \audio_out_r[4]_INST_0_i_15_1\(0) => \audio_out_r[4]_INST_0_i_50_n_0\,
      \audio_out_r[4]_INST_0_i_23\(3) => U0_n_210,
      \audio_out_r[4]_INST_0_i_23\(2) => U0_n_211,
      \audio_out_r[4]_INST_0_i_23\(1) => U0_n_212,
      \audio_out_r[4]_INST_0_i_23\(0) => U0_n_213,
      \audio_out_r[4]_INST_0_i_42_0\ => \audio_out_r[4]_INST_0_i_155_n_0\,
      \audio_out_r[4]_INST_0_i_42_1\(0) => \audio_out_r[4]_INST_0_i_145_n_0\,
      \audio_out_r[4]_INST_0_i_42_2\ => \audio_out_r[4]_INST_0_i_105_n_0\,
      \audio_out_r[4]_INST_0_i_5_0\(3) => \audio_out_r[8]_INST_0_i_15_n_4\,
      \audio_out_r[4]_INST_0_i_5_0\(2) => \audio_out_r[8]_INST_0_i_15_n_5\,
      \audio_out_r[4]_INST_0_i_5_0\(1) => \audio_out_r[8]_INST_0_i_15_n_6\,
      \audio_out_r[4]_INST_0_i_5_0\(0) => \audio_out_r[8]_INST_0_i_15_n_7\,
      \audio_out_r[4]_INST_0_i_91_0\(1) => \audio_out_r[4]_INST_0_i_146_n_0\,
      \audio_out_r[4]_INST_0_i_91_0\(0) => \audio_out_r[4]_INST_0_i_149_n_0\,
      \audio_out_r[7]\(3) => \audio_out_r[8]_INST_0_i_14_n_4\,
      \audio_out_r[7]\(2) => \audio_out_r[8]_INST_0_i_14_n_5\,
      \audio_out_r[7]\(1) => \audio_out_r[8]_INST_0_i_14_n_6\,
      \audio_out_r[7]\(0) => \audio_out_r[8]_INST_0_i_14_n_7\,
      \audio_out_r[8]_INST_0_i_14\(3) => \audio_out_r[8]_INST_0_i_17_n_0\,
      \audio_out_r[8]_INST_0_i_14\(2) => \audio_out_r[8]_INST_0_i_18_n_0\,
      \audio_out_r[8]_INST_0_i_14\(1) => \audio_out_r[8]_INST_0_i_19_n_0\,
      \audio_out_r[8]_INST_0_i_14\(0) => \audio_out_r[8]_INST_0_i_20_n_0\,
      \audio_out_r[8]_INST_0_i_14_0\(3) => \audio_out_r[8]_INST_0_i_21_n_0\,
      \audio_out_r[8]_INST_0_i_14_0\(2) => \audio_out_r[8]_INST_0_i_22_n_0\,
      \audio_out_r[8]_INST_0_i_14_0\(1) => \audio_out_r[8]_INST_0_i_23_n_0\,
      \audio_out_r[8]_INST_0_i_14_0\(0) => \audio_out_r[8]_INST_0_i_24_n_0\,
      \audio_out_r[8]_INST_0_i_24\(3) => U0_n_206,
      \audio_out_r[8]_INST_0_i_24\(2) => U0_n_207,
      \audio_out_r[8]_INST_0_i_24\(1) => U0_n_208,
      \audio_out_r[8]_INST_0_i_24\(0) => U0_n_209,
      \audio_out_r[8]_INST_0_i_32_0\(3) => U0_n_253,
      \audio_out_r[8]_INST_0_i_32_0\(2) => U0_n_254,
      \audio_out_r[8]_INST_0_i_32_0\(1) => U0_n_255,
      \audio_out_r[8]_INST_0_i_32_0\(0) => U0_n_256,
      \audio_out_r[8]_INST_0_i_5_0\(3) => \audio_out_r[12]_INST_0_i_15_n_4\,
      \audio_out_r[8]_INST_0_i_5_0\(2) => \audio_out_r[12]_INST_0_i_15_n_5\,
      \audio_out_r[8]_INST_0_i_5_0\(1) => \audio_out_r[12]_INST_0_i_15_n_6\,
      \audio_out_r[8]_INST_0_i_5_0\(0) => \audio_out_r[12]_INST_0_i_15_n_7\,
      mix(6 downto 0) => mix(6 downto 0)
    );
\audio_out_l[0]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_12_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_12_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_12_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \audio_out_l[0]_INST_0_i_12_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_12_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_12_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_12_n_7\,
      S(3) => U0_n_67,
      S(2) => U0_n_68,
      S(1) => U0_n_69,
      S(0) => \audio_out_l[0]_INST_0_i_26_n_0\
    );
\audio_out_l[0]_INST_0_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_260_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_163_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_163_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_163_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_261_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_262_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_263_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_264_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_163_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_163_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_163_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_163_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_265_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_266_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_267_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_268_n_0\
    );
\audio_out_l[0]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_50,
      I1 => U0_n_48,
      O => \audio_out_l[0]_INST_0_i_164_n_0\
    );
\audio_out_l[0]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_51,
      I1 => U0_n_49,
      I2 => U0_n_72,
      O => \audio_out_l[0]_INST_0_i_165_n_0\
    );
\audio_out_l[0]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_52,
      I1 => U0_n_50,
      I2 => U0_n_47,
      O => \audio_out_l[0]_INST_0_i_166_n_0\
    );
\audio_out_l[0]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_53,
      I1 => U0_n_51,
      I2 => U0_n_48,
      O => \audio_out_l[0]_INST_0_i_167_n_0\
    );
\audio_out_l[0]_INST_0_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_48,
      I1 => U0_n_50,
      I2 => U0_n_47,
      I3 => U0_n_49,
      O => \audio_out_l[0]_INST_0_i_168_n_0\
    );
\audio_out_l[0]_INST_0_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => U0_n_72,
      I1 => U0_n_49,
      I2 => U0_n_51,
      I3 => U0_n_48,
      I4 => U0_n_50,
      O => \audio_out_l[0]_INST_0_i_169_n_0\
    );
\audio_out_l[0]_INST_0_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \audio_out_l[0]_INST_0_i_166_n_0\,
      I1 => U0_n_51,
      I2 => U0_n_49,
      I3 => U0_n_72,
      O => \audio_out_l[0]_INST_0_i_170_n_0\
    );
\audio_out_l[0]_INST_0_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_52,
      I1 => U0_n_50,
      I2 => U0_n_47,
      I3 => \audio_out_l[0]_INST_0_i_167_n_0\,
      O => \audio_out_l[0]_INST_0_i_171_n_0\
    );
\audio_out_l[0]_INST_0_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_61_n_0\,
      CO(3 downto 1) => \NLW_audio_out_l[0]_INST_0_i_25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \audio_out_l[0]_INST_0_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_l[0]_INST_0_i_62_n_0\,
      O(3 downto 2) => \NLW_audio_out_l[0]_INST_0_i_25_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_l[0]_INST_0_i_25_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_25_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \audio_out_l[0]_INST_0_i_63_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_64_n_0\
    );
\audio_out_l[0]_INST_0_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_70,
      O => \audio_out_l[0]_INST_0_i_26_n_0\
    );
\audio_out_l[0]_INST_0_i_260\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_346_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_260_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_260_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_260_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_260_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_347_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_348_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_349_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_350_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_260_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_260_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_260_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_260_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_351_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_352_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_353_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_354_n_0\
    );
\audio_out_l[0]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_54,
      I1 => U0_n_52,
      I2 => U0_n_49,
      O => \audio_out_l[0]_INST_0_i_261_n_0\
    );
\audio_out_l[0]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_55,
      I1 => U0_n_53,
      I2 => U0_n_50,
      O => \audio_out_l[0]_INST_0_i_262_n_0\
    );
\audio_out_l[0]_INST_0_i_263\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_56,
      I1 => U0_n_54,
      I2 => U0_n_51,
      O => \audio_out_l[0]_INST_0_i_263_n_0\
    );
\audio_out_l[0]_INST_0_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_57,
      I1 => U0_n_55,
      I2 => U0_n_52,
      O => \audio_out_l[0]_INST_0_i_264_n_0\
    );
\audio_out_l[0]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_53,
      I1 => U0_n_51,
      I2 => U0_n_48,
      I3 => \audio_out_l[0]_INST_0_i_261_n_0\,
      O => \audio_out_l[0]_INST_0_i_265_n_0\
    );
\audio_out_l[0]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_54,
      I1 => U0_n_52,
      I2 => U0_n_49,
      I3 => \audio_out_l[0]_INST_0_i_262_n_0\,
      O => \audio_out_l[0]_INST_0_i_266_n_0\
    );
\audio_out_l[0]_INST_0_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_55,
      I1 => U0_n_53,
      I2 => U0_n_50,
      I3 => \audio_out_l[0]_INST_0_i_263_n_0\,
      O => \audio_out_l[0]_INST_0_i_267_n_0\
    );
\audio_out_l[0]_INST_0_i_268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_56,
      I1 => U0_n_54,
      I2 => U0_n_51,
      I3 => \audio_out_l[0]_INST_0_i_264_n_0\,
      O => \audio_out_l[0]_INST_0_i_268_n_0\
    );
\audio_out_l[0]_INST_0_i_274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_24,
      I1 => U0_n_71,
      O => \audio_out_l[0]_INST_0_i_274_n_0\
    );
\audio_out_l[0]_INST_0_i_346\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_406_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_346_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_346_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_346_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_346_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_407_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_408_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_409_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_410_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_346_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_346_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_346_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_346_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_411_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_412_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_413_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_414_n_0\
    );
\audio_out_l[0]_INST_0_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_58,
      I1 => U0_n_56,
      I2 => U0_n_53,
      O => \audio_out_l[0]_INST_0_i_347_n_0\
    );
\audio_out_l[0]_INST_0_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_59,
      I1 => U0_n_57,
      I2 => U0_n_54,
      O => \audio_out_l[0]_INST_0_i_348_n_0\
    );
\audio_out_l[0]_INST_0_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_60,
      I1 => U0_n_58,
      I2 => U0_n_55,
      O => \audio_out_l[0]_INST_0_i_349_n_0\
    );
\audio_out_l[0]_INST_0_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_61,
      I1 => U0_n_59,
      I2 => U0_n_56,
      O => \audio_out_l[0]_INST_0_i_350_n_0\
    );
\audio_out_l[0]_INST_0_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_57,
      I1 => U0_n_55,
      I2 => U0_n_52,
      I3 => \audio_out_l[0]_INST_0_i_347_n_0\,
      O => \audio_out_l[0]_INST_0_i_351_n_0\
    );
\audio_out_l[0]_INST_0_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_58,
      I1 => U0_n_56,
      I2 => U0_n_53,
      I3 => \audio_out_l[0]_INST_0_i_348_n_0\,
      O => \audio_out_l[0]_INST_0_i_352_n_0\
    );
\audio_out_l[0]_INST_0_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_59,
      I1 => U0_n_57,
      I2 => U0_n_54,
      I3 => \audio_out_l[0]_INST_0_i_349_n_0\,
      O => \audio_out_l[0]_INST_0_i_353_n_0\
    );
\audio_out_l[0]_INST_0_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_60,
      I1 => U0_n_58,
      I2 => U0_n_55,
      I3 => \audio_out_l[0]_INST_0_i_350_n_0\,
      O => \audio_out_l[0]_INST_0_i_354_n_0\
    );
\audio_out_l[0]_INST_0_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => U0_n_24,
      I1 => U0_n_71,
      I2 => U0_n_28,
      I3 => U0_n_25,
      O => \audio_out_l[0]_INST_0_i_359_n_0\
    );
\audio_out_l[0]_INST_0_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_29,
      I1 => U0_n_26,
      I2 => U0_n_28,
      I3 => U0_n_25,
      O => \audio_out_l[0]_INST_0_i_360_n_0\
    );
\audio_out_l[0]_INST_0_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_30,
      I1 => U0_n_27,
      I2 => U0_n_29,
      I3 => U0_n_26,
      O => \audio_out_l[0]_INST_0_i_361_n_0\
    );
\audio_out_l[0]_INST_0_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_32,
      I1 => U0_n_31,
      I2 => U0_n_30,
      I3 => U0_n_27,
      O => \audio_out_l[0]_INST_0_i_362_n_0\
    );
\audio_out_l[0]_INST_0_i_406\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_436_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_406_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_406_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_406_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_406_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_437_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_438_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_439_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_440_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_406_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_406_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_406_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_406_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_441_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_442_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_443_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_444_n_0\
    );
\audio_out_l[0]_INST_0_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_62,
      I1 => U0_n_60,
      I2 => U0_n_57,
      O => \audio_out_l[0]_INST_0_i_407_n_0\
    );
\audio_out_l[0]_INST_0_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_63,
      I1 => U0_n_61,
      I2 => U0_n_58,
      O => \audio_out_l[0]_INST_0_i_408_n_0\
    );
\audio_out_l[0]_INST_0_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_64,
      I1 => U0_n_62,
      I2 => U0_n_59,
      O => \audio_out_l[0]_INST_0_i_409_n_0\
    );
\audio_out_l[0]_INST_0_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_65,
      I1 => U0_n_63,
      I2 => U0_n_60,
      O => \audio_out_l[0]_INST_0_i_410_n_0\
    );
\audio_out_l[0]_INST_0_i_411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_61,
      I1 => U0_n_59,
      I2 => U0_n_56,
      I3 => \audio_out_l[0]_INST_0_i_407_n_0\,
      O => \audio_out_l[0]_INST_0_i_411_n_0\
    );
\audio_out_l[0]_INST_0_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_62,
      I1 => U0_n_60,
      I2 => U0_n_57,
      I3 => \audio_out_l[0]_INST_0_i_408_n_0\,
      O => \audio_out_l[0]_INST_0_i_412_n_0\
    );
\audio_out_l[0]_INST_0_i_413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_63,
      I1 => U0_n_61,
      I2 => U0_n_58,
      I3 => \audio_out_l[0]_INST_0_i_409_n_0\,
      O => \audio_out_l[0]_INST_0_i_413_n_0\
    );
\audio_out_l[0]_INST_0_i_414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_64,
      I1 => U0_n_62,
      I2 => U0_n_59,
      I3 => \audio_out_l[0]_INST_0_i_410_n_0\,
      O => \audio_out_l[0]_INST_0_i_414_n_0\
    );
\audio_out_l[0]_INST_0_i_436\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[0]_INST_0_i_436_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_436_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_436_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_436_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_461_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_462_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_463_n_0\,
      DI(0) => '0',
      O(3) => \audio_out_l[0]_INST_0_i_436_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_436_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_436_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_436_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_464_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_465_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_466_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_467_n_0\
    );
\audio_out_l[0]_INST_0_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_66,
      I1 => U0_n_64,
      I2 => U0_n_61,
      O => \audio_out_l[0]_INST_0_i_437_n_0\
    );
\audio_out_l[0]_INST_0_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_67,
      I1 => U0_n_65,
      I2 => U0_n_62,
      O => \audio_out_l[0]_INST_0_i_438_n_0\
    );
\audio_out_l[0]_INST_0_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_66,
      I2 => U0_n_63,
      O => \audio_out_l[0]_INST_0_i_439_n_0\
    );
\audio_out_l[0]_INST_0_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_69,
      I1 => U0_n_67,
      I2 => U0_n_64,
      O => \audio_out_l[0]_INST_0_i_440_n_0\
    );
\audio_out_l[0]_INST_0_i_441\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_65,
      I1 => U0_n_63,
      I2 => U0_n_60,
      I3 => \audio_out_l[0]_INST_0_i_437_n_0\,
      O => \audio_out_l[0]_INST_0_i_441_n_0\
    );
\audio_out_l[0]_INST_0_i_442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_66,
      I1 => U0_n_64,
      I2 => U0_n_61,
      I3 => \audio_out_l[0]_INST_0_i_438_n_0\,
      O => \audio_out_l[0]_INST_0_i_442_n_0\
    );
\audio_out_l[0]_INST_0_i_443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_67,
      I1 => U0_n_65,
      I2 => U0_n_62,
      I3 => \audio_out_l[0]_INST_0_i_439_n_0\,
      O => \audio_out_l[0]_INST_0_i_443_n_0\
    );
\audio_out_l[0]_INST_0_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_66,
      I2 => U0_n_63,
      I3 => \audio_out_l[0]_INST_0_i_440_n_0\,
      O => \audio_out_l[0]_INST_0_i_444_n_0\
    );
\audio_out_l[0]_INST_0_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_70,
      I1 => U0_n_68,
      I2 => U0_n_65,
      O => \audio_out_l[0]_INST_0_i_461_n_0\
    );
\audio_out_l[0]_INST_0_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_65,
      I1 => U0_n_68,
      I2 => U0_n_70,
      O => \audio_out_l[0]_INST_0_i_462_n_0\
    );
\audio_out_l[0]_INST_0_i_463\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_67,
      I1 => U0_n_70,
      O => \audio_out_l[0]_INST_0_i_463_n_0\
    );
\audio_out_l[0]_INST_0_i_464\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_69,
      I1 => U0_n_67,
      I2 => U0_n_64,
      I3 => \audio_out_l[0]_INST_0_i_461_n_0\,
      O => \audio_out_l[0]_INST_0_i_464_n_0\
    );
\audio_out_l[0]_INST_0_i_465\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_70,
      I1 => U0_n_68,
      I2 => U0_n_65,
      I3 => U0_n_69,
      I4 => U0_n_66,
      O => \audio_out_l[0]_INST_0_i_465_n_0\
    );
\audio_out_l[0]_INST_0_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_70,
      I1 => U0_n_67,
      I2 => U0_n_66,
      I3 => U0_n_69,
      O => \audio_out_l[0]_INST_0_i_466_n_0\
    );
\audio_out_l[0]_INST_0_i_467\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_67,
      I1 => U0_n_70,
      O => \audio_out_l[0]_INST_0_i_467_n_0\
    );
\audio_out_l[0]_INST_0_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_163_n_0\,
      CO(3) => \audio_out_l[0]_INST_0_i_61_n_0\,
      CO(2) => \audio_out_l[0]_INST_0_i_61_n_1\,
      CO(1) => \audio_out_l[0]_INST_0_i_61_n_2\,
      CO(0) => \audio_out_l[0]_INST_0_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[0]_INST_0_i_164_n_0\,
      DI(2) => \audio_out_l[0]_INST_0_i_165_n_0\,
      DI(1) => \audio_out_l[0]_INST_0_i_166_n_0\,
      DI(0) => \audio_out_l[0]_INST_0_i_167_n_0\,
      O(3) => \audio_out_l[0]_INST_0_i_61_n_4\,
      O(2) => \audio_out_l[0]_INST_0_i_61_n_5\,
      O(1) => \audio_out_l[0]_INST_0_i_61_n_6\,
      O(0) => \audio_out_l[0]_INST_0_i_61_n_7\,
      S(3) => \audio_out_l[0]_INST_0_i_168_n_0\,
      S(2) => \audio_out_l[0]_INST_0_i_169_n_0\,
      S(1) => \audio_out_l[0]_INST_0_i_170_n_0\,
      S(0) => \audio_out_l[0]_INST_0_i_171_n_0\
    );
\audio_out_l[0]_INST_0_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_49,
      I1 => U0_n_47,
      O => \audio_out_l[0]_INST_0_i_62_n_0\
    );
\audio_out_l[0]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_72,
      I2 => U0_n_48,
      O => \audio_out_l[0]_INST_0_i_63_n_0\
    );
\audio_out_l[0]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_49,
      I2 => U0_n_72,
      I3 => U0_n_48,
      O => \audio_out_l[0]_INST_0_i_64_n_0\
    );
\audio_out_l[12]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[12]_INST_0_i_14_n_4\,
      O(2) => \audio_out_l[12]_INST_0_i_14_n_5\,
      O(1) => \audio_out_l[12]_INST_0_i_14_n_6\,
      O(0) => \audio_out_l[12]_INST_0_i_14_n_7\,
      S(3) => U0_n_12,
      S(2) => U0_n_13,
      S(1) => U0_n_14,
      S(0) => U0_n_15
    );
\audio_out_l[12]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[8]_INST_0_i_15_n_0\,
      CO(3) => \audio_out_l[12]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_l[12]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_l[12]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_l[12]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[12]_INST_0_i_15_n_4\,
      O(2) => \audio_out_l[12]_INST_0_i_15_n_5\,
      O(1) => \audio_out_l[12]_INST_0_i_15_n_6\,
      O(0) => \audio_out_l[12]_INST_0_i_15_n_7\,
      S(3) => U0_n_59,
      S(2) => U0_n_60,
      S(1) => U0_n_61,
      S(0) => U0_n_62
    );
\audio_out_l[12]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => U0_n_143,
      I1 => U0_n_120,
      I2 => U0_n_161,
      I3 => U0_n_119,
      I4 => U0_n_46,
      I5 => U0_n_142,
      O => \audio_out_l[12]_INST_0_i_17_n_0\
    );
\audio_out_l[12]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_162,
      I1 => U0_n_121,
      I2 => U0_n_144,
      I3 => U0_n_96,
      I4 => \audio_out_l[12]_INST_0_i_35_n_0\,
      O => \audio_out_l[12]_INST_0_i_18_n_0\
    );
\audio_out_l[12]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_163,
      I1 => U0_n_122,
      I2 => U0_n_137,
      I3 => U0_n_97,
      I4 => \audio_out_l[12]_INST_0_i_37_n_0\,
      O => \audio_out_l[12]_INST_0_i_19_n_0\
    );
\audio_out_l[12]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_164,
      I1 => U0_n_115,
      I2 => U0_n_138,
      I3 => \audio_out_l[12]_INST_0_i_39_n_0\,
      I4 => U0_n_92,
      O => \audio_out_l[12]_INST_0_i_20_n_0\
    );
\audio_out_l[12]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_17_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_41_n_0\,
      I2 => U0_n_46,
      I3 => U0_n_119,
      I4 => U0_n_142,
      O => \audio_out_l[12]_INST_0_i_21_n_0\
    );
\audio_out_l[12]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_18_n_0\,
      I1 => \audio_out_l[12]_INST_0_i_42_n_0\,
      I2 => U0_n_161,
      I3 => U0_n_120,
      I4 => U0_n_143,
      O => \audio_out_l[12]_INST_0_i_22_n_0\
    );
\audio_out_l[12]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_19_n_0\,
      I1 => U0_n_162,
      I2 => U0_n_121,
      I3 => U0_n_144,
      I4 => U0_n_96,
      I5 => \audio_out_l[12]_INST_0_i_35_n_0\,
      O => \audio_out_l[12]_INST_0_i_23_n_0\
    );
\audio_out_l[12]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[12]_INST_0_i_20_n_0\,
      I1 => U0_n_163,
      I2 => U0_n_122,
      I3 => U0_n_137,
      I4 => U0_n_97,
      I5 => \audio_out_l[12]_INST_0_i_37_n_0\,
      O => \audio_out_l[12]_INST_0_i_24_n_0\
    );
\audio_out_l[12]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_143,
      I1 => U0_n_120,
      I2 => U0_n_161,
      O => \audio_out_l[12]_INST_0_i_35_n_0\
    );
\audio_out_l[12]_INST_0_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_144,
      I1 => U0_n_121,
      I2 => U0_n_162,
      O => \audio_out_l[12]_INST_0_i_37_n_0\
    );
\audio_out_l[12]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_137,
      I1 => U0_n_122,
      I2 => U0_n_163,
      O => \audio_out_l[12]_INST_0_i_39_n_0\
    );
\audio_out_l[12]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_141,
      I1 => U0_n_45,
      I2 => U0_n_42,
      O => \audio_out_l[12]_INST_0_i_41_n_0\
    );
\audio_out_l[12]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_142,
      I1 => U0_n_46,
      I2 => U0_n_119,
      O => \audio_out_l[12]_INST_0_i_42_n_0\
    );
\audio_out_l[16]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[16]_INST_0_i_14_n_4\,
      O(2) => \audio_out_l[16]_INST_0_i_14_n_5\,
      O(1) => \audio_out_l[16]_INST_0_i_14_n_6\,
      O(0) => \audio_out_l[16]_INST_0_i_14_n_7\,
      S(3) => U0_n_8,
      S(2) => U0_n_9,
      S(1) => U0_n_10,
      S(0) => U0_n_11
    );
\audio_out_l[16]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[12]_INST_0_i_15_n_0\,
      CO(3) => \audio_out_l[16]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_l[16]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_l[16]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_l[16]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[16]_INST_0_i_15_n_4\,
      O(2) => \audio_out_l[16]_INST_0_i_15_n_5\,
      O(1) => \audio_out_l[16]_INST_0_i_15_n_6\,
      O(0) => \audio_out_l[16]_INST_0_i_15_n_7\,
      S(3) => U0_n_55,
      S(2) => U0_n_56,
      S(1) => U0_n_57,
      S(0) => U0_n_58
    );
\audio_out_l[16]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => U0_n_39,
      I1 => U0_n_41,
      I2 => U0_n_44,
      I3 => U0_n_40,
      I4 => U0_n_43,
      I5 => U0_n_38,
      O => \audio_out_l[16]_INST_0_i_18_n_0\
    );
\audio_out_l[16]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => U0_n_141,
      I1 => U0_n_42,
      I2 => U0_n_45,
      I3 => U0_n_41,
      I4 => U0_n_44,
      I5 => U0_n_39,
      O => \audio_out_l[16]_INST_0_i_19_n_0\
    );
\audio_out_l[16]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => U0_n_142,
      I1 => U0_n_119,
      I2 => U0_n_46,
      I3 => U0_n_42,
      I4 => U0_n_45,
      I5 => U0_n_141,
      O => \audio_out_l[16]_INST_0_i_20_n_0\
    );
\audio_out_l[16]_INST_0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_19_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_37_n_0\,
      I2 => U0_n_44,
      I3 => U0_n_41,
      I4 => U0_n_39,
      O => \audio_out_l[16]_INST_0_i_23_n_0\
    );
\audio_out_l[16]_INST_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_l[16]_INST_0_i_20_n_0\,
      I1 => \audio_out_l[16]_INST_0_i_38_n_0\,
      I2 => U0_n_45,
      I3 => U0_n_42,
      I4 => U0_n_141,
      O => \audio_out_l[16]_INST_0_i_24_n_0\
    );
\audio_out_l[16]_INST_0_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_38,
      I1 => U0_n_43,
      I2 => U0_n_40,
      O => \audio_out_l[16]_INST_0_i_37_n_0\
    );
\audio_out_l[16]_INST_0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_39,
      I1 => U0_n_44,
      I2 => U0_n_41,
      O => \audio_out_l[16]_INST_0_i_38_n_0\
    );
\audio_out_l[20]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_15_n_0\,
      CO(3) => \NLW_audio_out_l[20]_INST_0_i_11_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_l[20]_INST_0_i_11_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_11_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[20]_INST_0_i_11_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_11_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_11_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_11_n_7\,
      S(3) => U0_n_0,
      S(2) => U0_n_1,
      S(1) => U0_n_2,
      S(0) => U0_n_3
    );
\audio_out_l[20]_INST_0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_188_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_121_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_121_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_121_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_121_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_189_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_190_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_191_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_192_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_121_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_121_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_121_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_121_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_193_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_194_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_195_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_196_n_0\
    );
\audio_out_l[20]_INST_0_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_3,
      I1 => U0_n_1,
      O => \audio_out_l[20]_INST_0_i_122_n_0\
    );
\audio_out_l[20]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_2,
      I2 => U0_n_165,
      O => \audio_out_l[20]_INST_0_i_123_n_0\
    );
\audio_out_l[20]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_3,
      I2 => U0_n_0,
      O => \audio_out_l[20]_INST_0_i_124_n_0\
    );
\audio_out_l[20]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_4,
      I2 => U0_n_1,
      O => \audio_out_l[20]_INST_0_i_125_n_0\
    );
\audio_out_l[20]_INST_0_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_1,
      I1 => U0_n_3,
      I2 => U0_n_0,
      I3 => U0_n_2,
      O => \audio_out_l[20]_INST_0_i_126_n_0\
    );
\audio_out_l[20]_INST_0_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => U0_n_165,
      I1 => U0_n_2,
      I2 => U0_n_4,
      I3 => U0_n_1,
      I4 => U0_n_3,
      O => \audio_out_l[20]_INST_0_i_127_n_0\
    );
\audio_out_l[20]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \audio_out_l[20]_INST_0_i_124_n_0\,
      I1 => U0_n_4,
      I2 => U0_n_2,
      I3 => U0_n_165,
      O => \audio_out_l[20]_INST_0_i_128_n_0\
    );
\audio_out_l[20]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_3,
      I2 => U0_n_0,
      I3 => \audio_out_l[20]_INST_0_i_125_n_0\,
      O => \audio_out_l[20]_INST_0_i_129_n_0\
    );
\audio_out_l[20]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[20]_INST_0_i_15_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_15_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_15_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_15_n_7\,
      S(3) => U0_n_4,
      S(2) => U0_n_5,
      S(1) => U0_n_6,
      S(0) => U0_n_7
    );
\audio_out_l[20]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_230_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_188_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_188_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_188_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_231_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_232_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_233_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_234_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_188_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_188_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_188_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_188_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_235_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_236_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_237_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_238_n_0\
    );
\audio_out_l[20]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_7,
      I1 => U0_n_5,
      I2 => U0_n_2,
      O => \audio_out_l[20]_INST_0_i_189_n_0\
    );
\audio_out_l[20]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_32_n_0\,
      CO(3) => \NLW_audio_out_l[20]_INST_0_i_19_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_l[20]_INST_0_i_19_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_19_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[20]_INST_0_i_19_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_19_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_19_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_19_n_7\,
      S(3) => U0_n_47,
      S(2) => U0_n_48,
      S(1) => U0_n_49,
      S(0) => U0_n_50
    );
\audio_out_l[20]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_8,
      I1 => U0_n_6,
      I2 => U0_n_3,
      O => \audio_out_l[20]_INST_0_i_190_n_0\
    );
\audio_out_l[20]_INST_0_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_9,
      I1 => U0_n_7,
      I2 => U0_n_4,
      O => \audio_out_l[20]_INST_0_i_191_n_0\
    );
\audio_out_l[20]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_10,
      I1 => U0_n_8,
      I2 => U0_n_5,
      O => \audio_out_l[20]_INST_0_i_192_n_0\
    );
\audio_out_l[20]_INST_0_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_4,
      I2 => U0_n_1,
      I3 => \audio_out_l[20]_INST_0_i_189_n_0\,
      O => \audio_out_l[20]_INST_0_i_193_n_0\
    );
\audio_out_l[20]_INST_0_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_7,
      I1 => U0_n_5,
      I2 => U0_n_2,
      I3 => \audio_out_l[20]_INST_0_i_190_n_0\,
      O => \audio_out_l[20]_INST_0_i_194_n_0\
    );
\audio_out_l[20]_INST_0_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_8,
      I1 => U0_n_6,
      I2 => U0_n_3,
      I3 => \audio_out_l[20]_INST_0_i_191_n_0\,
      O => \audio_out_l[20]_INST_0_i_195_n_0\
    );
\audio_out_l[20]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_9,
      I1 => U0_n_7,
      I2 => U0_n_4,
      I3 => \audio_out_l[20]_INST_0_i_192_n_0\,
      O => \audio_out_l[20]_INST_0_i_196_n_0\
    );
\audio_out_l[20]_INST_0_i_230\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_248_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_230_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_230_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_230_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_230_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_249_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_250_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_251_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_252_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_230_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_230_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_230_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_230_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_253_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_254_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_255_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_256_n_0\
    );
\audio_out_l[20]_INST_0_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_11,
      I1 => U0_n_9,
      I2 => U0_n_6,
      O => \audio_out_l[20]_INST_0_i_231_n_0\
    );
\audio_out_l[20]_INST_0_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_12,
      I1 => U0_n_10,
      I2 => U0_n_7,
      O => \audio_out_l[20]_INST_0_i_232_n_0\
    );
\audio_out_l[20]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_13,
      I1 => U0_n_11,
      I2 => U0_n_8,
      O => \audio_out_l[20]_INST_0_i_233_n_0\
    );
\audio_out_l[20]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_14,
      I1 => U0_n_12,
      I2 => U0_n_9,
      O => \audio_out_l[20]_INST_0_i_234_n_0\
    );
\audio_out_l[20]_INST_0_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_10,
      I1 => U0_n_8,
      I2 => U0_n_5,
      I3 => \audio_out_l[20]_INST_0_i_231_n_0\,
      O => \audio_out_l[20]_INST_0_i_235_n_0\
    );
\audio_out_l[20]_INST_0_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_11,
      I1 => U0_n_9,
      I2 => U0_n_6,
      I3 => \audio_out_l[20]_INST_0_i_232_n_0\,
      O => \audio_out_l[20]_INST_0_i_236_n_0\
    );
\audio_out_l[20]_INST_0_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_12,
      I1 => U0_n_10,
      I2 => U0_n_7,
      I3 => \audio_out_l[20]_INST_0_i_233_n_0\,
      O => \audio_out_l[20]_INST_0_i_237_n_0\
    );
\audio_out_l[20]_INST_0_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_13,
      I1 => U0_n_11,
      I2 => U0_n_8,
      I3 => \audio_out_l[20]_INST_0_i_234_n_0\,
      O => \audio_out_l[20]_INST_0_i_238_n_0\
    );
\audio_out_l[20]_INST_0_i_248\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_266_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_248_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_248_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_248_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_248_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_267_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_268_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_269_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_270_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_248_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_248_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_248_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_248_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_271_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_272_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_273_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_274_n_0\
    );
\audio_out_l[20]_INST_0_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_15,
      I1 => U0_n_13,
      I2 => U0_n_10,
      O => \audio_out_l[20]_INST_0_i_249_n_0\
    );
\audio_out_l[20]_INST_0_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_16,
      I1 => U0_n_14,
      I2 => U0_n_11,
      O => \audio_out_l[20]_INST_0_i_250_n_0\
    );
\audio_out_l[20]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_17,
      I1 => U0_n_15,
      I2 => U0_n_12,
      O => \audio_out_l[20]_INST_0_i_251_n_0\
    );
\audio_out_l[20]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_18,
      I1 => U0_n_16,
      I2 => U0_n_13,
      O => \audio_out_l[20]_INST_0_i_252_n_0\
    );
\audio_out_l[20]_INST_0_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_14,
      I1 => U0_n_12,
      I2 => U0_n_9,
      I3 => \audio_out_l[20]_INST_0_i_249_n_0\,
      O => \audio_out_l[20]_INST_0_i_253_n_0\
    );
\audio_out_l[20]_INST_0_i_254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_15,
      I1 => U0_n_13,
      I2 => U0_n_10,
      I3 => \audio_out_l[20]_INST_0_i_250_n_0\,
      O => \audio_out_l[20]_INST_0_i_254_n_0\
    );
\audio_out_l[20]_INST_0_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_16,
      I1 => U0_n_14,
      I2 => U0_n_11,
      I3 => \audio_out_l[20]_INST_0_i_251_n_0\,
      O => \audio_out_l[20]_INST_0_i_255_n_0\
    );
\audio_out_l[20]_INST_0_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_17,
      I1 => U0_n_15,
      I2 => U0_n_12,
      I3 => \audio_out_l[20]_INST_0_i_252_n_0\,
      O => \audio_out_l[20]_INST_0_i_256_n_0\
    );
\audio_out_l[20]_INST_0_i_266\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[20]_INST_0_i_266_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_266_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_266_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_266_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_284_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_285_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_286_n_0\,
      DI(0) => '0',
      O(3) => \audio_out_l[20]_INST_0_i_266_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_266_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_266_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_266_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_287_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_288_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_289_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_290_n_0\
    );
\audio_out_l[20]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_19,
      I1 => U0_n_17,
      I2 => U0_n_14,
      O => \audio_out_l[20]_INST_0_i_267_n_0\
    );
\audio_out_l[20]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_18,
      I2 => U0_n_15,
      O => \audio_out_l[20]_INST_0_i_268_n_0\
    );
\audio_out_l[20]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_19,
      I2 => U0_n_16,
      O => \audio_out_l[20]_INST_0_i_269_n_0\
    );
\audio_out_l[20]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_20,
      I2 => U0_n_17,
      O => \audio_out_l[20]_INST_0_i_270_n_0\
    );
\audio_out_l[20]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_18,
      I1 => U0_n_16,
      I2 => U0_n_13,
      I3 => \audio_out_l[20]_INST_0_i_267_n_0\,
      O => \audio_out_l[20]_INST_0_i_271_n_0\
    );
\audio_out_l[20]_INST_0_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_19,
      I1 => U0_n_17,
      I2 => U0_n_14,
      I3 => \audio_out_l[20]_INST_0_i_268_n_0\,
      O => \audio_out_l[20]_INST_0_i_272_n_0\
    );
\audio_out_l[20]_INST_0_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_18,
      I2 => U0_n_15,
      I3 => \audio_out_l[20]_INST_0_i_269_n_0\,
      O => \audio_out_l[20]_INST_0_i_273_n_0\
    );
\audio_out_l[20]_INST_0_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_19,
      I2 => U0_n_16,
      I3 => \audio_out_l[20]_INST_0_i_270_n_0\,
      O => \audio_out_l[20]_INST_0_i_274_n_0\
    );
\audio_out_l[20]_INST_0_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_23,
      I1 => U0_n_21,
      I2 => U0_n_18,
      O => \audio_out_l[20]_INST_0_i_284_n_0\
    );
\audio_out_l[20]_INST_0_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_18,
      I1 => U0_n_21,
      I2 => U0_n_23,
      O => \audio_out_l[20]_INST_0_i_285_n_0\
    );
\audio_out_l[20]_INST_0_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_23,
      O => \audio_out_l[20]_INST_0_i_286_n_0\
    );
\audio_out_l[20]_INST_0_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_20,
      I2 => U0_n_17,
      I3 => \audio_out_l[20]_INST_0_i_284_n_0\,
      O => \audio_out_l[20]_INST_0_i_287_n_0\
    );
\audio_out_l[20]_INST_0_i_288\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_23,
      I1 => U0_n_21,
      I2 => U0_n_18,
      I3 => U0_n_22,
      I4 => U0_n_19,
      O => \audio_out_l[20]_INST_0_i_288_n_0\
    );
\audio_out_l[20]_INST_0_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_23,
      I1 => U0_n_20,
      I2 => U0_n_19,
      I3 => U0_n_22,
      O => \audio_out_l[20]_INST_0_i_289_n_0\
    );
\audio_out_l[20]_INST_0_i_290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_23,
      O => \audio_out_l[20]_INST_0_i_290_n_0\
    );
\audio_out_l[20]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_66_n_0\,
      CO(3 downto 1) => \NLW_audio_out_l[20]_INST_0_i_31_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \audio_out_l[20]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_l[20]_INST_0_i_67_n_0\,
      O(3 downto 2) => \NLW_audio_out_l[20]_INST_0_i_31_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_l[20]_INST_0_i_31_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_31_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \audio_out_l[20]_INST_0_i_68_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_69_n_0\
    );
\audio_out_l[20]_INST_0_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[16]_INST_0_i_15_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_32_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_32_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_32_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[20]_INST_0_i_32_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_32_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_32_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_32_n_7\,
      S(3) => U0_n_51,
      S(2) => U0_n_52,
      S(1) => U0_n_53,
      S(0) => U0_n_54
    );
\audio_out_l[20]_INST_0_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[20]_INST_0_i_121_n_0\,
      CO(3) => \audio_out_l[20]_INST_0_i_66_n_0\,
      CO(2) => \audio_out_l[20]_INST_0_i_66_n_1\,
      CO(1) => \audio_out_l[20]_INST_0_i_66_n_2\,
      CO(0) => \audio_out_l[20]_INST_0_i_66_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[20]_INST_0_i_122_n_0\,
      DI(2) => \audio_out_l[20]_INST_0_i_123_n_0\,
      DI(1) => \audio_out_l[20]_INST_0_i_124_n_0\,
      DI(0) => \audio_out_l[20]_INST_0_i_125_n_0\,
      O(3) => \audio_out_l[20]_INST_0_i_66_n_4\,
      O(2) => \audio_out_l[20]_INST_0_i_66_n_5\,
      O(1) => \audio_out_l[20]_INST_0_i_66_n_6\,
      O(0) => \audio_out_l[20]_INST_0_i_66_n_7\,
      S(3) => \audio_out_l[20]_INST_0_i_126_n_0\,
      S(2) => \audio_out_l[20]_INST_0_i_127_n_0\,
      S(1) => \audio_out_l[20]_INST_0_i_128_n_0\,
      S(0) => \audio_out_l[20]_INST_0_i_129_n_0\
    );
\audio_out_l[20]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_2,
      I1 => U0_n_0,
      O => \audio_out_l[20]_INST_0_i_67_n_0\
    );
\audio_out_l[20]_INST_0_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => U0_n_0,
      I1 => U0_n_165,
      I2 => U0_n_1,
      O => \audio_out_l[20]_INST_0_i_68_n_0\
    );
\audio_out_l[20]_INST_0_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_0,
      I1 => U0_n_2,
      I2 => U0_n_165,
      I3 => U0_n_1,
      O => \audio_out_l[20]_INST_0_i_69_n_0\
    );
\audio_out_l[4]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_126,
      I1 => U0_n_103,
      I2 => U0_n_152,
      O => \audio_out_l[4]_INST_0_i_101_n_0\
    );
\audio_out_l[4]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_127,
      I1 => U0_n_104,
      I2 => U0_n_145,
      O => \audio_out_l[4]_INST_0_i_102_n_0\
    );
\audio_out_l[4]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_128,
      I1 => U0_n_105,
      I2 => U0_n_146,
      O => \audio_out_l[4]_INST_0_i_104_n_0\
    );
\audio_out_l[4]_INST_0_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_123,
      I1 => U0_n_147,
      I2 => U0_n_106,
      O => \audio_out_l[4]_INST_0_i_105_n_0\
    );
\audio_out_l[4]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[4]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \audio_out_l[4]_INST_0_i_14_n_4\,
      O(2) => \audio_out_l[4]_INST_0_i_14_n_5\,
      O(1) => \audio_out_l[4]_INST_0_i_14_n_6\,
      O(0) => \audio_out_l[4]_INST_0_i_14_n_7\,
      S(3) => U0_n_20,
      S(2) => U0_n_21,
      S(1) => U0_n_22,
      S(0) => \audio_out_l[4]_INST_0_i_24_n_0\
    );
\audio_out_l[4]_INST_0_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_l[4]_INST_0_i_145_n_0\,
      CO(2) => \audio_out_l[4]_INST_0_i_145_n_1\,
      CO(1) => \audio_out_l[4]_INST_0_i_145_n_2\,
      CO(0) => \audio_out_l[4]_INST_0_i_145_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_l[4]_INST_0_i_200_n_0\,
      DI(2) => \audio_out_l[4]_INST_0_i_201_n_0\,
      DI(1) => \audio_out_l[4]_INST_0_i_202_n_0\,
      DI(0) => \audio_out_l[4]_INST_0_i_203_n_0\,
      O(3 downto 0) => \NLW_audio_out_l[4]_INST_0_i_145_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_l[4]_INST_0_i_204_n_0\,
      S(2) => \audio_out_l[4]_INST_0_i_205_n_0\,
      S(1) => \audio_out_l[4]_INST_0_i_206_n_0\,
      S(0) => \audio_out_l[4]_INST_0_i_207_n_0\
    );
\audio_out_l[4]_INST_0_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => U0_n_78,
      I1 => U0_n_33,
      I2 => U0_n_36,
      I3 => U0_n_37,
      I4 => U0_n_34,
      O => \audio_out_l[4]_INST_0_i_146_n_0\
    );
\audio_out_l[4]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_74,
      I1 => U0_n_35,
      O => \audio_out_l[4]_INST_0_i_149_n_0\
    );
\audio_out_l[4]_INST_0_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_124,
      I1 => U0_n_102,
      I2 => U0_n_148,
      O => \audio_out_l[4]_INST_0_i_155_n_0\
    );
\audio_out_l[4]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_153,
      I1 => U0_n_112,
      I2 => U0_n_135,
      I3 => U0_n_89,
      I4 => \audio_out_l[4]_INST_0_i_35_n_0\,
      O => \audio_out_l[4]_INST_0_i_16_n_0\
    );
\audio_out_l[4]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_154,
      I1 => U0_n_113,
      I2 => U0_n_136,
      I3 => \audio_out_l[4]_INST_0_i_36_n_0\,
      I4 => U0_n_90,
      O => \audio_out_l[4]_INST_0_i_17_n_0\
    );
\audio_out_l[4]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_155,
      I1 => U0_n_114,
      I2 => U0_n_129,
      I3 => U0_n_91,
      I4 => \audio_out_l[4]_INST_0_i_38_n_0\,
      O => \audio_out_l[4]_INST_0_i_18_n_0\
    );
\audio_out_l[4]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_39_n_0\,
      I1 => U0_n_84,
      I2 => U0_n_156,
      I3 => U0_n_107,
      I4 => U0_n_130,
      O => \audio_out_l[4]_INST_0_i_19_n_0\
    );
\audio_out_l[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_16_n_0\,
      I1 => U0_n_160,
      I2 => U0_n_111,
      I3 => U0_n_134,
      I4 => U0_n_88,
      I5 => \audio_out_l[8]_INST_0_i_40_n_0\,
      O => \audio_out_l[4]_INST_0_i_20_n_0\
    );
\audio_out_l[4]_INST_0_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_75,
      I1 => U0_n_98,
      O => \audio_out_l[4]_INST_0_i_200_n_0\
    );
\audio_out_l[4]_INST_0_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_76,
      I1 => U0_n_99,
      O => \audio_out_l[4]_INST_0_i_201_n_0\
    );
\audio_out_l[4]_INST_0_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_77,
      I1 => U0_n_100,
      O => \audio_out_l[4]_INST_0_i_202_n_0\
    );
\audio_out_l[4]_INST_0_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_101,
      I1 => U0_n_73,
      O => \audio_out_l[4]_INST_0_i_203_n_0\
    );
\audio_out_l[4]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => U0_n_74,
      I1 => U0_n_35,
      I2 => U0_n_98,
      I3 => U0_n_75,
      O => \audio_out_l[4]_INST_0_i_204_n_0\
    );
\audio_out_l[4]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_99,
      I1 => U0_n_76,
      I2 => U0_n_98,
      I3 => U0_n_75,
      O => \audio_out_l[4]_INST_0_i_205_n_0\
    );
\audio_out_l[4]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_100,
      I1 => U0_n_77,
      I2 => U0_n_99,
      I3 => U0_n_76,
      O => \audio_out_l[4]_INST_0_i_206_n_0\
    );
\audio_out_l[4]_INST_0_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_73,
      I1 => U0_n_101,
      I2 => U0_n_100,
      I3 => U0_n_77,
      O => \audio_out_l[4]_INST_0_i_207_n_0\
    );
\audio_out_l[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_17_n_0\,
      I1 => U0_n_153,
      I2 => U0_n_112,
      I3 => U0_n_135,
      I4 => U0_n_89,
      I5 => \audio_out_l[4]_INST_0_i_35_n_0\,
      O => \audio_out_l[4]_INST_0_i_21_n_0\
    );
\audio_out_l[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_18_n_0\,
      I1 => U0_n_90,
      I2 => \audio_out_l[4]_INST_0_i_36_n_0\,
      I3 => U0_n_154,
      I4 => U0_n_113,
      I5 => U0_n_136,
      O => \audio_out_l[4]_INST_0_i_22_n_0\
    );
\audio_out_l[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_19_n_0\,
      I1 => U0_n_155,
      I2 => U0_n_114,
      I3 => U0_n_129,
      I4 => U0_n_91,
      I5 => \audio_out_l[4]_INST_0_i_38_n_0\,
      O => \audio_out_l[4]_INST_0_i_23_n_0\
    );
\audio_out_l[4]_INST_0_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_23,
      O => \audio_out_l[4]_INST_0_i_24_n_0\
    );
\audio_out_l[4]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_149,
      I1 => U0_n_108,
      I2 => U0_n_131,
      I3 => U0_n_85,
      I4 => \audio_out_l[4]_INST_0_i_52_n_0\,
      O => \audio_out_l[4]_INST_0_i_26_n_0\
    );
\audio_out_l[4]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_150,
      I1 => U0_n_109,
      I2 => U0_n_132,
      I3 => \audio_out_l[4]_INST_0_i_53_n_0\,
      I4 => U0_n_86,
      O => \audio_out_l[4]_INST_0_i_27_n_0\
    );
\audio_out_l[4]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_151,
      I1 => U0_n_110,
      I2 => U0_n_125,
      I3 => U0_n_87,
      I4 => \audio_out_l[4]_INST_0_i_55_n_0\,
      O => \audio_out_l[4]_INST_0_i_28_n_0\
    );
\audio_out_l[4]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_152,
      I1 => U0_n_103,
      I2 => U0_n_126,
      I3 => U0_n_80,
      I4 => \audio_out_l[4]_INST_0_i_58_n_0\,
      O => \audio_out_l[4]_INST_0_i_29_n_0\
    );
\audio_out_l[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_26_n_0\,
      I1 => \audio_out_l[4]_INST_0_i_39_n_0\,
      I2 => U0_n_84,
      I3 => U0_n_156,
      I4 => U0_n_107,
      I5 => U0_n_130,
      O => \audio_out_l[4]_INST_0_i_30_n_0\
    );
\audio_out_l[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_27_n_0\,
      I1 => U0_n_149,
      I2 => U0_n_108,
      I3 => U0_n_131,
      I4 => U0_n_85,
      I5 => \audio_out_l[4]_INST_0_i_52_n_0\,
      O => \audio_out_l[4]_INST_0_i_31_n_0\
    );
\audio_out_l[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_28_n_0\,
      I1 => U0_n_86,
      I2 => \audio_out_l[4]_INST_0_i_53_n_0\,
      I3 => U0_n_150,
      I4 => U0_n_109,
      I5 => U0_n_132,
      O => \audio_out_l[4]_INST_0_i_32_n_0\
    );
\audio_out_l[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_29_n_0\,
      I1 => U0_n_151,
      I2 => U0_n_110,
      I3 => U0_n_125,
      I4 => U0_n_87,
      I5 => \audio_out_l[4]_INST_0_i_55_n_0\,
      O => \audio_out_l[4]_INST_0_i_33_n_0\
    );
\audio_out_l[4]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_134,
      I1 => U0_n_111,
      I2 => U0_n_160,
      O => \audio_out_l[4]_INST_0_i_35_n_0\
    );
\audio_out_l[4]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_135,
      I1 => U0_n_112,
      I2 => U0_n_153,
      O => \audio_out_l[4]_INST_0_i_36_n_0\
    );
\audio_out_l[4]_INST_0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_136,
      I1 => U0_n_113,
      I2 => U0_n_154,
      O => \audio_out_l[4]_INST_0_i_38_n_0\
    );
\audio_out_l[4]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_129,
      I1 => U0_n_155,
      I2 => U0_n_114,
      O => \audio_out_l[4]_INST_0_i_39_n_0\
    );
\audio_out_l[4]_INST_0_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_145,
      I1 => U0_n_104,
      I2 => U0_n_127,
      I3 => U0_n_81,
      I4 => \audio_out_l[4]_INST_0_i_101_n_0\,
      O => \audio_out_l[4]_INST_0_i_43_n_0\
    );
\audio_out_l[4]_INST_0_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_146,
      I1 => U0_n_105,
      I2 => U0_n_128,
      I3 => U0_n_82,
      I4 => \audio_out_l[4]_INST_0_i_102_n_0\,
      O => \audio_out_l[4]_INST_0_i_44_n_0\
    );
\audio_out_l[4]_INST_0_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_147,
      I1 => U0_n_106,
      I2 => U0_n_123,
      I3 => U0_n_83,
      I4 => \audio_out_l[4]_INST_0_i_104_n_0\,
      O => \audio_out_l[4]_INST_0_i_45_n_0\
    );
\audio_out_l[4]_INST_0_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_105_n_0\,
      I1 => U0_n_79,
      I2 => U0_n_148,
      I3 => U0_n_102,
      I4 => U0_n_124,
      O => \audio_out_l[4]_INST_0_i_46_n_0\
    );
\audio_out_l[4]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_43_n_0\,
      I1 => U0_n_152,
      I2 => U0_n_103,
      I3 => U0_n_126,
      I4 => U0_n_80,
      I5 => \audio_out_l[4]_INST_0_i_58_n_0\,
      O => \audio_out_l[4]_INST_0_i_47_n_0\
    );
\audio_out_l[4]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_44_n_0\,
      I1 => U0_n_145,
      I2 => U0_n_104,
      I3 => U0_n_127,
      I4 => U0_n_81,
      I5 => \audio_out_l[4]_INST_0_i_101_n_0\,
      O => \audio_out_l[4]_INST_0_i_48_n_0\
    );
\audio_out_l[4]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_45_n_0\,
      I1 => U0_n_146,
      I2 => U0_n_105,
      I3 => U0_n_128,
      I4 => U0_n_82,
      I5 => \audio_out_l[4]_INST_0_i_102_n_0\,
      O => \audio_out_l[4]_INST_0_i_49_n_0\
    );
\audio_out_l[4]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[4]_INST_0_i_46_n_0\,
      I1 => U0_n_147,
      I2 => U0_n_106,
      I3 => U0_n_123,
      I4 => U0_n_83,
      I5 => \audio_out_l[4]_INST_0_i_104_n_0\,
      O => \audio_out_l[4]_INST_0_i_50_n_0\
    );
\audio_out_l[4]_INST_0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_130,
      I1 => U0_n_107,
      I2 => U0_n_156,
      O => \audio_out_l[4]_INST_0_i_52_n_0\
    );
\audio_out_l[4]_INST_0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_131,
      I1 => U0_n_108,
      I2 => U0_n_149,
      O => \audio_out_l[4]_INST_0_i_53_n_0\
    );
\audio_out_l[4]_INST_0_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_132,
      I1 => U0_n_109,
      I2 => U0_n_150,
      O => \audio_out_l[4]_INST_0_i_55_n_0\
    );
\audio_out_l[4]_INST_0_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_125,
      I1 => U0_n_110,
      I2 => U0_n_151,
      O => \audio_out_l[4]_INST_0_i_58_n_0\
    );
\audio_out_l[8]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[4]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[8]_INST_0_i_14_n_4\,
      O(2) => \audio_out_l[8]_INST_0_i_14_n_5\,
      O(1) => \audio_out_l[8]_INST_0_i_14_n_6\,
      O(0) => \audio_out_l[8]_INST_0_i_14_n_7\,
      S(3) => U0_n_16,
      S(2) => U0_n_17,
      S(1) => U0_n_18,
      S(0) => U0_n_19
    );
\audio_out_l[8]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_l[0]_INST_0_i_12_n_0\,
      CO(3) => \audio_out_l[8]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_l[8]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_l[8]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_l[8]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_l[8]_INST_0_i_15_n_4\,
      O(2) => \audio_out_l[8]_INST_0_i_15_n_5\,
      O(1) => \audio_out_l[8]_INST_0_i_15_n_6\,
      O(0) => \audio_out_l[8]_INST_0_i_15_n_7\,
      S(3) => U0_n_63,
      S(2) => U0_n_64,
      S(1) => U0_n_65,
      S(0) => U0_n_66
    );
\audio_out_l[8]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_157,
      I1 => U0_n_116,
      I2 => U0_n_139,
      I3 => U0_n_93,
      I4 => \audio_out_l[8]_INST_0_i_34_n_0\,
      O => \audio_out_l[8]_INST_0_i_17_n_0\
    );
\audio_out_l[8]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_158,
      I1 => U0_n_117,
      I2 => U0_n_140,
      I3 => U0_n_94,
      I4 => \audio_out_l[8]_INST_0_i_35_n_0\,
      O => \audio_out_l[8]_INST_0_i_18_n_0\
    );
\audio_out_l[8]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_159,
      I1 => U0_n_118,
      I2 => U0_n_133,
      I3 => U0_n_95,
      I4 => \audio_out_l[8]_INST_0_i_37_n_0\,
      O => \audio_out_l[8]_INST_0_i_19_n_0\
    );
\audio_out_l[8]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_160,
      I1 => U0_n_111,
      I2 => U0_n_134,
      I3 => U0_n_88,
      I4 => \audio_out_l[8]_INST_0_i_40_n_0\,
      O => \audio_out_l[8]_INST_0_i_20_n_0\
    );
\audio_out_l[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_17_n_0\,
      I1 => U0_n_92,
      I2 => \audio_out_l[12]_INST_0_i_39_n_0\,
      I3 => U0_n_164,
      I4 => U0_n_115,
      I5 => U0_n_138,
      O => \audio_out_l[8]_INST_0_i_21_n_0\
    );
\audio_out_l[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_18_n_0\,
      I1 => U0_n_157,
      I2 => U0_n_116,
      I3 => U0_n_139,
      I4 => U0_n_93,
      I5 => \audio_out_l[8]_INST_0_i_34_n_0\,
      O => \audio_out_l[8]_INST_0_i_22_n_0\
    );
\audio_out_l[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_19_n_0\,
      I1 => U0_n_158,
      I2 => U0_n_117,
      I3 => U0_n_140,
      I4 => U0_n_94,
      I5 => \audio_out_l[8]_INST_0_i_35_n_0\,
      O => \audio_out_l[8]_INST_0_i_23_n_0\
    );
\audio_out_l[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_l[8]_INST_0_i_20_n_0\,
      I1 => U0_n_159,
      I2 => U0_n_118,
      I3 => U0_n_133,
      I4 => U0_n_95,
      I5 => \audio_out_l[8]_INST_0_i_37_n_0\,
      O => \audio_out_l[8]_INST_0_i_24_n_0\
    );
\audio_out_l[8]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_138,
      I1 => U0_n_115,
      I2 => U0_n_164,
      O => \audio_out_l[8]_INST_0_i_34_n_0\
    );
\audio_out_l[8]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_139,
      I1 => U0_n_116,
      I2 => U0_n_157,
      O => \audio_out_l[8]_INST_0_i_35_n_0\
    );
\audio_out_l[8]_INST_0_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_140,
      I1 => U0_n_117,
      I2 => U0_n_158,
      O => \audio_out_l[8]_INST_0_i_37_n_0\
    );
\audio_out_l[8]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_133,
      I1 => U0_n_118,
      I2 => U0_n_159,
      O => \audio_out_l[8]_INST_0_i_40_n_0\
    );
\audio_out_r[0]_INST_0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_12_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_12_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_12_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \audio_out_r[0]_INST_0_i_12_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_12_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_12_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_12_n_7\,
      S(3) => U0_n_257,
      S(2) => U0_n_258,
      S(1) => U0_n_259,
      S(0) => \audio_out_r[0]_INST_0_i_26_n_0\
    );
\audio_out_r[0]_INST_0_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_260_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_163_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_163_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_163_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_261_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_262_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_263_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_264_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_163_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_163_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_163_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_163_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_265_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_266_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_267_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_268_n_0\
    );
\audio_out_r[0]_INST_0_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_240,
      I1 => U0_n_238,
      O => \audio_out_r[0]_INST_0_i_164_n_0\
    );
\audio_out_r[0]_INST_0_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_241,
      I1 => U0_n_239,
      I2 => U0_n_262,
      O => \audio_out_r[0]_INST_0_i_165_n_0\
    );
\audio_out_r[0]_INST_0_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_242,
      I1 => U0_n_240,
      I2 => U0_n_237,
      O => \audio_out_r[0]_INST_0_i_166_n_0\
    );
\audio_out_r[0]_INST_0_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_243,
      I1 => U0_n_241,
      I2 => U0_n_238,
      O => \audio_out_r[0]_INST_0_i_167_n_0\
    );
\audio_out_r[0]_INST_0_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_238,
      I1 => U0_n_240,
      I2 => U0_n_237,
      I3 => U0_n_239,
      O => \audio_out_r[0]_INST_0_i_168_n_0\
    );
\audio_out_r[0]_INST_0_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => U0_n_262,
      I1 => U0_n_239,
      I2 => U0_n_241,
      I3 => U0_n_238,
      I4 => U0_n_240,
      O => \audio_out_r[0]_INST_0_i_169_n_0\
    );
\audio_out_r[0]_INST_0_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \audio_out_r[0]_INST_0_i_166_n_0\,
      I1 => U0_n_241,
      I2 => U0_n_239,
      I3 => U0_n_262,
      O => \audio_out_r[0]_INST_0_i_170_n_0\
    );
\audio_out_r[0]_INST_0_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_242,
      I1 => U0_n_240,
      I2 => U0_n_237,
      I3 => \audio_out_r[0]_INST_0_i_167_n_0\,
      O => \audio_out_r[0]_INST_0_i_171_n_0\
    );
\audio_out_r[0]_INST_0_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_61_n_0\,
      CO(3 downto 1) => \NLW_audio_out_r[0]_INST_0_i_25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \audio_out_r[0]_INST_0_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_r[0]_INST_0_i_62_n_0\,
      O(3 downto 2) => \NLW_audio_out_r[0]_INST_0_i_25_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_r[0]_INST_0_i_25_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_25_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \audio_out_r[0]_INST_0_i_63_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_64_n_0\
    );
\audio_out_r[0]_INST_0_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_260,
      O => \audio_out_r[0]_INST_0_i_26_n_0\
    );
\audio_out_r[0]_INST_0_i_260\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_346_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_260_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_260_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_260_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_260_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_347_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_348_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_349_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_350_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_260_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_260_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_260_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_260_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_351_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_352_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_353_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_354_n_0\
    );
\audio_out_r[0]_INST_0_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_244,
      I1 => U0_n_242,
      I2 => U0_n_239,
      O => \audio_out_r[0]_INST_0_i_261_n_0\
    );
\audio_out_r[0]_INST_0_i_262\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_245,
      I1 => U0_n_243,
      I2 => U0_n_240,
      O => \audio_out_r[0]_INST_0_i_262_n_0\
    );
\audio_out_r[0]_INST_0_i_263\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_246,
      I1 => U0_n_244,
      I2 => U0_n_241,
      O => \audio_out_r[0]_INST_0_i_263_n_0\
    );
\audio_out_r[0]_INST_0_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_247,
      I1 => U0_n_245,
      I2 => U0_n_242,
      O => \audio_out_r[0]_INST_0_i_264_n_0\
    );
\audio_out_r[0]_INST_0_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_243,
      I1 => U0_n_241,
      I2 => U0_n_238,
      I3 => \audio_out_r[0]_INST_0_i_261_n_0\,
      O => \audio_out_r[0]_INST_0_i_265_n_0\
    );
\audio_out_r[0]_INST_0_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_244,
      I1 => U0_n_242,
      I2 => U0_n_239,
      I3 => \audio_out_r[0]_INST_0_i_262_n_0\,
      O => \audio_out_r[0]_INST_0_i_266_n_0\
    );
\audio_out_r[0]_INST_0_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_245,
      I1 => U0_n_243,
      I2 => U0_n_240,
      I3 => \audio_out_r[0]_INST_0_i_263_n_0\,
      O => \audio_out_r[0]_INST_0_i_267_n_0\
    );
\audio_out_r[0]_INST_0_i_268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_246,
      I1 => U0_n_244,
      I2 => U0_n_241,
      I3 => \audio_out_r[0]_INST_0_i_264_n_0\,
      O => \audio_out_r[0]_INST_0_i_268_n_0\
    );
\audio_out_r[0]_INST_0_i_274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_214,
      I1 => U0_n_261,
      O => \audio_out_r[0]_INST_0_i_274_n_0\
    );
\audio_out_r[0]_INST_0_i_346\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_406_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_346_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_346_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_346_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_346_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_407_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_408_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_409_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_410_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_346_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_346_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_346_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_346_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_411_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_412_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_413_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_414_n_0\
    );
\audio_out_r[0]_INST_0_i_347\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_248,
      I1 => U0_n_246,
      I2 => U0_n_243,
      O => \audio_out_r[0]_INST_0_i_347_n_0\
    );
\audio_out_r[0]_INST_0_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_249,
      I1 => U0_n_247,
      I2 => U0_n_244,
      O => \audio_out_r[0]_INST_0_i_348_n_0\
    );
\audio_out_r[0]_INST_0_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_250,
      I1 => U0_n_248,
      I2 => U0_n_245,
      O => \audio_out_r[0]_INST_0_i_349_n_0\
    );
\audio_out_r[0]_INST_0_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_251,
      I1 => U0_n_249,
      I2 => U0_n_246,
      O => \audio_out_r[0]_INST_0_i_350_n_0\
    );
\audio_out_r[0]_INST_0_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_247,
      I1 => U0_n_245,
      I2 => U0_n_242,
      I3 => \audio_out_r[0]_INST_0_i_347_n_0\,
      O => \audio_out_r[0]_INST_0_i_351_n_0\
    );
\audio_out_r[0]_INST_0_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_248,
      I1 => U0_n_246,
      I2 => U0_n_243,
      I3 => \audio_out_r[0]_INST_0_i_348_n_0\,
      O => \audio_out_r[0]_INST_0_i_352_n_0\
    );
\audio_out_r[0]_INST_0_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_249,
      I1 => U0_n_247,
      I2 => U0_n_244,
      I3 => \audio_out_r[0]_INST_0_i_349_n_0\,
      O => \audio_out_r[0]_INST_0_i_353_n_0\
    );
\audio_out_r[0]_INST_0_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_250,
      I1 => U0_n_248,
      I2 => U0_n_245,
      I3 => \audio_out_r[0]_INST_0_i_350_n_0\,
      O => \audio_out_r[0]_INST_0_i_354_n_0\
    );
\audio_out_r[0]_INST_0_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => U0_n_214,
      I1 => U0_n_261,
      I2 => U0_n_218,
      I3 => U0_n_215,
      O => \audio_out_r[0]_INST_0_i_359_n_0\
    );
\audio_out_r[0]_INST_0_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_219,
      I1 => U0_n_216,
      I2 => U0_n_218,
      I3 => U0_n_215,
      O => \audio_out_r[0]_INST_0_i_360_n_0\
    );
\audio_out_r[0]_INST_0_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_220,
      I1 => U0_n_217,
      I2 => U0_n_219,
      I3 => U0_n_216,
      O => \audio_out_r[0]_INST_0_i_361_n_0\
    );
\audio_out_r[0]_INST_0_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_222,
      I1 => U0_n_221,
      I2 => U0_n_220,
      I3 => U0_n_217,
      O => \audio_out_r[0]_INST_0_i_362_n_0\
    );
\audio_out_r[0]_INST_0_i_406\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_436_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_406_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_406_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_406_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_406_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_437_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_438_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_439_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_440_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_406_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_406_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_406_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_406_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_441_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_442_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_443_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_444_n_0\
    );
\audio_out_r[0]_INST_0_i_407\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_252,
      I1 => U0_n_250,
      I2 => U0_n_247,
      O => \audio_out_r[0]_INST_0_i_407_n_0\
    );
\audio_out_r[0]_INST_0_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_253,
      I1 => U0_n_251,
      I2 => U0_n_248,
      O => \audio_out_r[0]_INST_0_i_408_n_0\
    );
\audio_out_r[0]_INST_0_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_254,
      I1 => U0_n_252,
      I2 => U0_n_249,
      O => \audio_out_r[0]_INST_0_i_409_n_0\
    );
\audio_out_r[0]_INST_0_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_255,
      I1 => U0_n_253,
      I2 => U0_n_250,
      O => \audio_out_r[0]_INST_0_i_410_n_0\
    );
\audio_out_r[0]_INST_0_i_411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_251,
      I1 => U0_n_249,
      I2 => U0_n_246,
      I3 => \audio_out_r[0]_INST_0_i_407_n_0\,
      O => \audio_out_r[0]_INST_0_i_411_n_0\
    );
\audio_out_r[0]_INST_0_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_252,
      I1 => U0_n_250,
      I2 => U0_n_247,
      I3 => \audio_out_r[0]_INST_0_i_408_n_0\,
      O => \audio_out_r[0]_INST_0_i_412_n_0\
    );
\audio_out_r[0]_INST_0_i_413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_253,
      I1 => U0_n_251,
      I2 => U0_n_248,
      I3 => \audio_out_r[0]_INST_0_i_409_n_0\,
      O => \audio_out_r[0]_INST_0_i_413_n_0\
    );
\audio_out_r[0]_INST_0_i_414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_254,
      I1 => U0_n_252,
      I2 => U0_n_249,
      I3 => \audio_out_r[0]_INST_0_i_410_n_0\,
      O => \audio_out_r[0]_INST_0_i_414_n_0\
    );
\audio_out_r[0]_INST_0_i_436\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[0]_INST_0_i_436_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_436_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_436_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_436_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_461_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_462_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_463_n_0\,
      DI(0) => '0',
      O(3) => \audio_out_r[0]_INST_0_i_436_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_436_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_436_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_436_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_464_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_465_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_466_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_467_n_0\
    );
\audio_out_r[0]_INST_0_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_256,
      I1 => U0_n_254,
      I2 => U0_n_251,
      O => \audio_out_r[0]_INST_0_i_437_n_0\
    );
\audio_out_r[0]_INST_0_i_438\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_257,
      I1 => U0_n_255,
      I2 => U0_n_252,
      O => \audio_out_r[0]_INST_0_i_438_n_0\
    );
\audio_out_r[0]_INST_0_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_258,
      I1 => U0_n_256,
      I2 => U0_n_253,
      O => \audio_out_r[0]_INST_0_i_439_n_0\
    );
\audio_out_r[0]_INST_0_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_259,
      I1 => U0_n_257,
      I2 => U0_n_254,
      O => \audio_out_r[0]_INST_0_i_440_n_0\
    );
\audio_out_r[0]_INST_0_i_441\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_255,
      I1 => U0_n_253,
      I2 => U0_n_250,
      I3 => \audio_out_r[0]_INST_0_i_437_n_0\,
      O => \audio_out_r[0]_INST_0_i_441_n_0\
    );
\audio_out_r[0]_INST_0_i_442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_256,
      I1 => U0_n_254,
      I2 => U0_n_251,
      I3 => \audio_out_r[0]_INST_0_i_438_n_0\,
      O => \audio_out_r[0]_INST_0_i_442_n_0\
    );
\audio_out_r[0]_INST_0_i_443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_257,
      I1 => U0_n_255,
      I2 => U0_n_252,
      I3 => \audio_out_r[0]_INST_0_i_439_n_0\,
      O => \audio_out_r[0]_INST_0_i_443_n_0\
    );
\audio_out_r[0]_INST_0_i_444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_258,
      I1 => U0_n_256,
      I2 => U0_n_253,
      I3 => \audio_out_r[0]_INST_0_i_440_n_0\,
      O => \audio_out_r[0]_INST_0_i_444_n_0\
    );
\audio_out_r[0]_INST_0_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_260,
      I1 => U0_n_258,
      I2 => U0_n_255,
      O => \audio_out_r[0]_INST_0_i_461_n_0\
    );
\audio_out_r[0]_INST_0_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_255,
      I1 => U0_n_258,
      I2 => U0_n_260,
      O => \audio_out_r[0]_INST_0_i_462_n_0\
    );
\audio_out_r[0]_INST_0_i_463\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_257,
      I1 => U0_n_260,
      O => \audio_out_r[0]_INST_0_i_463_n_0\
    );
\audio_out_r[0]_INST_0_i_464\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_259,
      I1 => U0_n_257,
      I2 => U0_n_254,
      I3 => \audio_out_r[0]_INST_0_i_461_n_0\,
      O => \audio_out_r[0]_INST_0_i_464_n_0\
    );
\audio_out_r[0]_INST_0_i_465\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_260,
      I1 => U0_n_258,
      I2 => U0_n_255,
      I3 => U0_n_259,
      I4 => U0_n_256,
      O => \audio_out_r[0]_INST_0_i_465_n_0\
    );
\audio_out_r[0]_INST_0_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_260,
      I1 => U0_n_257,
      I2 => U0_n_256,
      I3 => U0_n_259,
      O => \audio_out_r[0]_INST_0_i_466_n_0\
    );
\audio_out_r[0]_INST_0_i_467\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_257,
      I1 => U0_n_260,
      O => \audio_out_r[0]_INST_0_i_467_n_0\
    );
\audio_out_r[0]_INST_0_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_163_n_0\,
      CO(3) => \audio_out_r[0]_INST_0_i_61_n_0\,
      CO(2) => \audio_out_r[0]_INST_0_i_61_n_1\,
      CO(1) => \audio_out_r[0]_INST_0_i_61_n_2\,
      CO(0) => \audio_out_r[0]_INST_0_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[0]_INST_0_i_164_n_0\,
      DI(2) => \audio_out_r[0]_INST_0_i_165_n_0\,
      DI(1) => \audio_out_r[0]_INST_0_i_166_n_0\,
      DI(0) => \audio_out_r[0]_INST_0_i_167_n_0\,
      O(3) => \audio_out_r[0]_INST_0_i_61_n_4\,
      O(2) => \audio_out_r[0]_INST_0_i_61_n_5\,
      O(1) => \audio_out_r[0]_INST_0_i_61_n_6\,
      O(0) => \audio_out_r[0]_INST_0_i_61_n_7\,
      S(3) => \audio_out_r[0]_INST_0_i_168_n_0\,
      S(2) => \audio_out_r[0]_INST_0_i_169_n_0\,
      S(1) => \audio_out_r[0]_INST_0_i_170_n_0\,
      S(0) => \audio_out_r[0]_INST_0_i_171_n_0\
    );
\audio_out_r[0]_INST_0_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_239,
      I1 => U0_n_237,
      O => \audio_out_r[0]_INST_0_i_62_n_0\
    );
\audio_out_r[0]_INST_0_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => U0_n_237,
      I1 => U0_n_262,
      I2 => U0_n_238,
      O => \audio_out_r[0]_INST_0_i_63_n_0\
    );
\audio_out_r[0]_INST_0_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_237,
      I1 => U0_n_239,
      I2 => U0_n_262,
      I3 => U0_n_238,
      O => \audio_out_r[0]_INST_0_i_64_n_0\
    );
\audio_out_r[12]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[12]_INST_0_i_14_n_4\,
      O(2) => \audio_out_r[12]_INST_0_i_14_n_5\,
      O(1) => \audio_out_r[12]_INST_0_i_14_n_6\,
      O(0) => \audio_out_r[12]_INST_0_i_14_n_7\,
      S(3) => U0_n_202,
      S(2) => U0_n_203,
      S(1) => U0_n_204,
      S(0) => U0_n_205
    );
\audio_out_r[12]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[8]_INST_0_i_15_n_0\,
      CO(3) => \audio_out_r[12]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_r[12]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_r[12]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_r[12]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[12]_INST_0_i_15_n_4\,
      O(2) => \audio_out_r[12]_INST_0_i_15_n_5\,
      O(1) => \audio_out_r[12]_INST_0_i_15_n_6\,
      O(0) => \audio_out_r[12]_INST_0_i_15_n_7\,
      S(3) => U0_n_249,
      S(2) => U0_n_250,
      S(1) => U0_n_251,
      S(0) => U0_n_252
    );
\audio_out_r[12]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => U0_n_333,
      I1 => U0_n_310,
      I2 => U0_n_351,
      I3 => U0_n_309,
      I4 => U0_n_236,
      I5 => U0_n_332,
      O => \audio_out_r[12]_INST_0_i_17_n_0\
    );
\audio_out_r[12]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_352,
      I1 => U0_n_311,
      I2 => U0_n_334,
      I3 => U0_n_286,
      I4 => \audio_out_r[12]_INST_0_i_35_n_0\,
      O => \audio_out_r[12]_INST_0_i_18_n_0\
    );
\audio_out_r[12]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_353,
      I1 => U0_n_312,
      I2 => U0_n_327,
      I3 => U0_n_287,
      I4 => \audio_out_r[12]_INST_0_i_37_n_0\,
      O => \audio_out_r[12]_INST_0_i_19_n_0\
    );
\audio_out_r[12]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_354,
      I1 => U0_n_305,
      I2 => U0_n_328,
      I3 => \audio_out_r[12]_INST_0_i_39_n_0\,
      I4 => U0_n_282,
      O => \audio_out_r[12]_INST_0_i_20_n_0\
    );
\audio_out_r[12]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_17_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_41_n_0\,
      I2 => U0_n_236,
      I3 => U0_n_309,
      I4 => U0_n_332,
      O => \audio_out_r[12]_INST_0_i_21_n_0\
    );
\audio_out_r[12]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_18_n_0\,
      I1 => \audio_out_r[12]_INST_0_i_42_n_0\,
      I2 => U0_n_351,
      I3 => U0_n_310,
      I4 => U0_n_333,
      O => \audio_out_r[12]_INST_0_i_22_n_0\
    );
\audio_out_r[12]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_19_n_0\,
      I1 => U0_n_352,
      I2 => U0_n_311,
      I3 => U0_n_334,
      I4 => U0_n_286,
      I5 => \audio_out_r[12]_INST_0_i_35_n_0\,
      O => \audio_out_r[12]_INST_0_i_23_n_0\
    );
\audio_out_r[12]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[12]_INST_0_i_20_n_0\,
      I1 => U0_n_353,
      I2 => U0_n_312,
      I3 => U0_n_327,
      I4 => U0_n_287,
      I5 => \audio_out_r[12]_INST_0_i_37_n_0\,
      O => \audio_out_r[12]_INST_0_i_24_n_0\
    );
\audio_out_r[12]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_333,
      I1 => U0_n_310,
      I2 => U0_n_351,
      O => \audio_out_r[12]_INST_0_i_35_n_0\
    );
\audio_out_r[12]_INST_0_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_334,
      I1 => U0_n_311,
      I2 => U0_n_352,
      O => \audio_out_r[12]_INST_0_i_37_n_0\
    );
\audio_out_r[12]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_327,
      I1 => U0_n_312,
      I2 => U0_n_353,
      O => \audio_out_r[12]_INST_0_i_39_n_0\
    );
\audio_out_r[12]_INST_0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_331,
      I1 => U0_n_235,
      I2 => U0_n_232,
      O => \audio_out_r[12]_INST_0_i_41_n_0\
    );
\audio_out_r[12]_INST_0_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_332,
      I1 => U0_n_236,
      I2 => U0_n_309,
      O => \audio_out_r[12]_INST_0_i_42_n_0\
    );
\audio_out_r[16]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[16]_INST_0_i_14_n_4\,
      O(2) => \audio_out_r[16]_INST_0_i_14_n_5\,
      O(1) => \audio_out_r[16]_INST_0_i_14_n_6\,
      O(0) => \audio_out_r[16]_INST_0_i_14_n_7\,
      S(3) => U0_n_198,
      S(2) => U0_n_199,
      S(1) => U0_n_200,
      S(0) => U0_n_201
    );
\audio_out_r[16]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[12]_INST_0_i_15_n_0\,
      CO(3) => \audio_out_r[16]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_r[16]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_r[16]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_r[16]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[16]_INST_0_i_15_n_4\,
      O(2) => \audio_out_r[16]_INST_0_i_15_n_5\,
      O(1) => \audio_out_r[16]_INST_0_i_15_n_6\,
      O(0) => \audio_out_r[16]_INST_0_i_15_n_7\,
      S(3) => U0_n_245,
      S(2) => U0_n_246,
      S(1) => U0_n_247,
      S(0) => U0_n_248
    );
\audio_out_r[16]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => U0_n_229,
      I1 => U0_n_231,
      I2 => U0_n_234,
      I3 => U0_n_230,
      I4 => U0_n_233,
      I5 => U0_n_228,
      O => \audio_out_r[16]_INST_0_i_18_n_0\
    );
\audio_out_r[16]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => U0_n_331,
      I1 => U0_n_232,
      I2 => U0_n_235,
      I3 => U0_n_231,
      I4 => U0_n_234,
      I5 => U0_n_229,
      O => \audio_out_r[16]_INST_0_i_19_n_0\
    );
\audio_out_r[16]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => U0_n_332,
      I1 => U0_n_309,
      I2 => U0_n_236,
      I3 => U0_n_232,
      I4 => U0_n_235,
      I5 => U0_n_331,
      O => \audio_out_r[16]_INST_0_i_20_n_0\
    );
\audio_out_r[16]_INST_0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_19_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_37_n_0\,
      I2 => U0_n_234,
      I3 => U0_n_231,
      I4 => U0_n_229,
      O => \audio_out_r[16]_INST_0_i_23_n_0\
    );
\audio_out_r[16]_INST_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \audio_out_r[16]_INST_0_i_20_n_0\,
      I1 => \audio_out_r[16]_INST_0_i_38_n_0\,
      I2 => U0_n_235,
      I3 => U0_n_232,
      I4 => U0_n_331,
      O => \audio_out_r[16]_INST_0_i_24_n_0\
    );
\audio_out_r[16]_INST_0_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_228,
      I1 => U0_n_233,
      I2 => U0_n_230,
      O => \audio_out_r[16]_INST_0_i_37_n_0\
    );
\audio_out_r[16]_INST_0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_229,
      I1 => U0_n_234,
      I2 => U0_n_231,
      O => \audio_out_r[16]_INST_0_i_38_n_0\
    );
\audio_out_r[20]_INST_0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_15_n_0\,
      CO(3) => \NLW_audio_out_r[20]_INST_0_i_11_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_r[20]_INST_0_i_11_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_11_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[20]_INST_0_i_11_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_11_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_11_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_11_n_7\,
      S(3) => U0_n_190,
      S(2) => U0_n_191,
      S(1) => U0_n_192,
      S(0) => U0_n_193
    );
\audio_out_r[20]_INST_0_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_188_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_121_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_121_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_121_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_121_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_189_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_190_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_191_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_192_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_121_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_121_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_121_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_121_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_193_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_194_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_195_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_196_n_0\
    );
\audio_out_r[20]_INST_0_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_193,
      I1 => U0_n_191,
      O => \audio_out_r[20]_INST_0_i_122_n_0\
    );
\audio_out_r[20]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_194,
      I1 => U0_n_192,
      I2 => U0_n_355,
      O => \audio_out_r[20]_INST_0_i_123_n_0\
    );
\audio_out_r[20]_INST_0_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_195,
      I1 => U0_n_193,
      I2 => U0_n_190,
      O => \audio_out_r[20]_INST_0_i_124_n_0\
    );
\audio_out_r[20]_INST_0_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_196,
      I1 => U0_n_194,
      I2 => U0_n_191,
      O => \audio_out_r[20]_INST_0_i_125_n_0\
    );
\audio_out_r[20]_INST_0_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_191,
      I1 => U0_n_193,
      I2 => U0_n_190,
      I3 => U0_n_192,
      O => \audio_out_r[20]_INST_0_i_126_n_0\
    );
\audio_out_r[20]_INST_0_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => U0_n_355,
      I1 => U0_n_192,
      I2 => U0_n_194,
      I3 => U0_n_191,
      I4 => U0_n_193,
      O => \audio_out_r[20]_INST_0_i_127_n_0\
    );
\audio_out_r[20]_INST_0_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \audio_out_r[20]_INST_0_i_124_n_0\,
      I1 => U0_n_194,
      I2 => U0_n_192,
      I3 => U0_n_355,
      O => \audio_out_r[20]_INST_0_i_128_n_0\
    );
\audio_out_r[20]_INST_0_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_195,
      I1 => U0_n_193,
      I2 => U0_n_190,
      I3 => \audio_out_r[20]_INST_0_i_125_n_0\,
      O => \audio_out_r[20]_INST_0_i_129_n_0\
    );
\audio_out_r[20]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[20]_INST_0_i_15_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_15_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_15_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_15_n_7\,
      S(3) => U0_n_194,
      S(2) => U0_n_195,
      S(1) => U0_n_196,
      S(0) => U0_n_197
    );
\audio_out_r[20]_INST_0_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_230_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_188_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_188_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_188_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_188_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_231_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_232_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_233_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_234_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_188_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_188_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_188_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_188_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_235_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_236_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_237_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_238_n_0\
    );
\audio_out_r[20]_INST_0_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_197,
      I1 => U0_n_195,
      I2 => U0_n_192,
      O => \audio_out_r[20]_INST_0_i_189_n_0\
    );
\audio_out_r[20]_INST_0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_32_n_0\,
      CO(3) => \NLW_audio_out_r[20]_INST_0_i_19_CO_UNCONNECTED\(3),
      CO(2) => \audio_out_r[20]_INST_0_i_19_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_19_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[20]_INST_0_i_19_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_19_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_19_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_19_n_7\,
      S(3) => U0_n_237,
      S(2) => U0_n_238,
      S(1) => U0_n_239,
      S(0) => U0_n_240
    );
\audio_out_r[20]_INST_0_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_198,
      I1 => U0_n_196,
      I2 => U0_n_193,
      O => \audio_out_r[20]_INST_0_i_190_n_0\
    );
\audio_out_r[20]_INST_0_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_199,
      I1 => U0_n_197,
      I2 => U0_n_194,
      O => \audio_out_r[20]_INST_0_i_191_n_0\
    );
\audio_out_r[20]_INST_0_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_200,
      I1 => U0_n_198,
      I2 => U0_n_195,
      O => \audio_out_r[20]_INST_0_i_192_n_0\
    );
\audio_out_r[20]_INST_0_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_196,
      I1 => U0_n_194,
      I2 => U0_n_191,
      I3 => \audio_out_r[20]_INST_0_i_189_n_0\,
      O => \audio_out_r[20]_INST_0_i_193_n_0\
    );
\audio_out_r[20]_INST_0_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_197,
      I1 => U0_n_195,
      I2 => U0_n_192,
      I3 => \audio_out_r[20]_INST_0_i_190_n_0\,
      O => \audio_out_r[20]_INST_0_i_194_n_0\
    );
\audio_out_r[20]_INST_0_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_198,
      I1 => U0_n_196,
      I2 => U0_n_193,
      I3 => \audio_out_r[20]_INST_0_i_191_n_0\,
      O => \audio_out_r[20]_INST_0_i_195_n_0\
    );
\audio_out_r[20]_INST_0_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_199,
      I1 => U0_n_197,
      I2 => U0_n_194,
      I3 => \audio_out_r[20]_INST_0_i_192_n_0\,
      O => \audio_out_r[20]_INST_0_i_196_n_0\
    );
\audio_out_r[20]_INST_0_i_230\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_248_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_230_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_230_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_230_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_230_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_249_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_250_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_251_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_252_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_230_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_230_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_230_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_230_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_253_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_254_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_255_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_256_n_0\
    );
\audio_out_r[20]_INST_0_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_201,
      I1 => U0_n_199,
      I2 => U0_n_196,
      O => \audio_out_r[20]_INST_0_i_231_n_0\
    );
\audio_out_r[20]_INST_0_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_202,
      I1 => U0_n_200,
      I2 => U0_n_197,
      O => \audio_out_r[20]_INST_0_i_232_n_0\
    );
\audio_out_r[20]_INST_0_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_203,
      I1 => U0_n_201,
      I2 => U0_n_198,
      O => \audio_out_r[20]_INST_0_i_233_n_0\
    );
\audio_out_r[20]_INST_0_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_204,
      I1 => U0_n_202,
      I2 => U0_n_199,
      O => \audio_out_r[20]_INST_0_i_234_n_0\
    );
\audio_out_r[20]_INST_0_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_200,
      I1 => U0_n_198,
      I2 => U0_n_195,
      I3 => \audio_out_r[20]_INST_0_i_231_n_0\,
      O => \audio_out_r[20]_INST_0_i_235_n_0\
    );
\audio_out_r[20]_INST_0_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_201,
      I1 => U0_n_199,
      I2 => U0_n_196,
      I3 => \audio_out_r[20]_INST_0_i_232_n_0\,
      O => \audio_out_r[20]_INST_0_i_236_n_0\
    );
\audio_out_r[20]_INST_0_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_202,
      I1 => U0_n_200,
      I2 => U0_n_197,
      I3 => \audio_out_r[20]_INST_0_i_233_n_0\,
      O => \audio_out_r[20]_INST_0_i_237_n_0\
    );
\audio_out_r[20]_INST_0_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_203,
      I1 => U0_n_201,
      I2 => U0_n_198,
      I3 => \audio_out_r[20]_INST_0_i_234_n_0\,
      O => \audio_out_r[20]_INST_0_i_238_n_0\
    );
\audio_out_r[20]_INST_0_i_248\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_266_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_248_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_248_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_248_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_248_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_267_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_268_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_269_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_270_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_248_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_248_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_248_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_248_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_271_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_272_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_273_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_274_n_0\
    );
\audio_out_r[20]_INST_0_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_205,
      I1 => U0_n_203,
      I2 => U0_n_200,
      O => \audio_out_r[20]_INST_0_i_249_n_0\
    );
\audio_out_r[20]_INST_0_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_206,
      I1 => U0_n_204,
      I2 => U0_n_201,
      O => \audio_out_r[20]_INST_0_i_250_n_0\
    );
\audio_out_r[20]_INST_0_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_207,
      I1 => U0_n_205,
      I2 => U0_n_202,
      O => \audio_out_r[20]_INST_0_i_251_n_0\
    );
\audio_out_r[20]_INST_0_i_252\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_208,
      I1 => U0_n_206,
      I2 => U0_n_203,
      O => \audio_out_r[20]_INST_0_i_252_n_0\
    );
\audio_out_r[20]_INST_0_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_204,
      I1 => U0_n_202,
      I2 => U0_n_199,
      I3 => \audio_out_r[20]_INST_0_i_249_n_0\,
      O => \audio_out_r[20]_INST_0_i_253_n_0\
    );
\audio_out_r[20]_INST_0_i_254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_205,
      I1 => U0_n_203,
      I2 => U0_n_200,
      I3 => \audio_out_r[20]_INST_0_i_250_n_0\,
      O => \audio_out_r[20]_INST_0_i_254_n_0\
    );
\audio_out_r[20]_INST_0_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_206,
      I1 => U0_n_204,
      I2 => U0_n_201,
      I3 => \audio_out_r[20]_INST_0_i_251_n_0\,
      O => \audio_out_r[20]_INST_0_i_255_n_0\
    );
\audio_out_r[20]_INST_0_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_207,
      I1 => U0_n_205,
      I2 => U0_n_202,
      I3 => \audio_out_r[20]_INST_0_i_252_n_0\,
      O => \audio_out_r[20]_INST_0_i_256_n_0\
    );
\audio_out_r[20]_INST_0_i_266\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[20]_INST_0_i_266_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_266_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_266_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_266_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_284_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_285_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_286_n_0\,
      DI(0) => '0',
      O(3) => \audio_out_r[20]_INST_0_i_266_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_266_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_266_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_266_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_287_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_288_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_289_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_290_n_0\
    );
\audio_out_r[20]_INST_0_i_267\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_209,
      I1 => U0_n_207,
      I2 => U0_n_204,
      O => \audio_out_r[20]_INST_0_i_267_n_0\
    );
\audio_out_r[20]_INST_0_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_210,
      I1 => U0_n_208,
      I2 => U0_n_205,
      O => \audio_out_r[20]_INST_0_i_268_n_0\
    );
\audio_out_r[20]_INST_0_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_211,
      I1 => U0_n_209,
      I2 => U0_n_206,
      O => \audio_out_r[20]_INST_0_i_269_n_0\
    );
\audio_out_r[20]_INST_0_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_212,
      I1 => U0_n_210,
      I2 => U0_n_207,
      O => \audio_out_r[20]_INST_0_i_270_n_0\
    );
\audio_out_r[20]_INST_0_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_208,
      I1 => U0_n_206,
      I2 => U0_n_203,
      I3 => \audio_out_r[20]_INST_0_i_267_n_0\,
      O => \audio_out_r[20]_INST_0_i_271_n_0\
    );
\audio_out_r[20]_INST_0_i_272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_209,
      I1 => U0_n_207,
      I2 => U0_n_204,
      I3 => \audio_out_r[20]_INST_0_i_268_n_0\,
      O => \audio_out_r[20]_INST_0_i_272_n_0\
    );
\audio_out_r[20]_INST_0_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_210,
      I1 => U0_n_208,
      I2 => U0_n_205,
      I3 => \audio_out_r[20]_INST_0_i_269_n_0\,
      O => \audio_out_r[20]_INST_0_i_273_n_0\
    );
\audio_out_r[20]_INST_0_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_211,
      I1 => U0_n_209,
      I2 => U0_n_206,
      I3 => \audio_out_r[20]_INST_0_i_270_n_0\,
      O => \audio_out_r[20]_INST_0_i_274_n_0\
    );
\audio_out_r[20]_INST_0_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => U0_n_213,
      I1 => U0_n_211,
      I2 => U0_n_208,
      O => \audio_out_r[20]_INST_0_i_284_n_0\
    );
\audio_out_r[20]_INST_0_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_208,
      I1 => U0_n_211,
      I2 => U0_n_213,
      O => \audio_out_r[20]_INST_0_i_285_n_0\
    );
\audio_out_r[20]_INST_0_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_210,
      I1 => U0_n_213,
      O => \audio_out_r[20]_INST_0_i_286_n_0\
    );
\audio_out_r[20]_INST_0_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => U0_n_212,
      I1 => U0_n_210,
      I2 => U0_n_207,
      I3 => \audio_out_r[20]_INST_0_i_284_n_0\,
      O => \audio_out_r[20]_INST_0_i_287_n_0\
    );
\audio_out_r[20]_INST_0_i_288\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_213,
      I1 => U0_n_211,
      I2 => U0_n_208,
      I3 => U0_n_212,
      I4 => U0_n_209,
      O => \audio_out_r[20]_INST_0_i_288_n_0\
    );
\audio_out_r[20]_INST_0_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_213,
      I1 => U0_n_210,
      I2 => U0_n_209,
      I3 => U0_n_212,
      O => \audio_out_r[20]_INST_0_i_289_n_0\
    );
\audio_out_r[20]_INST_0_i_290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_210,
      I1 => U0_n_213,
      O => \audio_out_r[20]_INST_0_i_290_n_0\
    );
\audio_out_r[20]_INST_0_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_66_n_0\,
      CO(3 downto 1) => \NLW_audio_out_r[20]_INST_0_i_31_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \audio_out_r[20]_INST_0_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \audio_out_r[20]_INST_0_i_67_n_0\,
      O(3 downto 2) => \NLW_audio_out_r[20]_INST_0_i_31_O_UNCONNECTED\(3 downto 2),
      O(1) => \audio_out_r[20]_INST_0_i_31_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_31_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \audio_out_r[20]_INST_0_i_68_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_69_n_0\
    );
\audio_out_r[20]_INST_0_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[16]_INST_0_i_15_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_32_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_32_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_32_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[20]_INST_0_i_32_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_32_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_32_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_32_n_7\,
      S(3) => U0_n_241,
      S(2) => U0_n_242,
      S(1) => U0_n_243,
      S(0) => U0_n_244
    );
\audio_out_r[20]_INST_0_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[20]_INST_0_i_121_n_0\,
      CO(3) => \audio_out_r[20]_INST_0_i_66_n_0\,
      CO(2) => \audio_out_r[20]_INST_0_i_66_n_1\,
      CO(1) => \audio_out_r[20]_INST_0_i_66_n_2\,
      CO(0) => \audio_out_r[20]_INST_0_i_66_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[20]_INST_0_i_122_n_0\,
      DI(2) => \audio_out_r[20]_INST_0_i_123_n_0\,
      DI(1) => \audio_out_r[20]_INST_0_i_124_n_0\,
      DI(0) => \audio_out_r[20]_INST_0_i_125_n_0\,
      O(3) => \audio_out_r[20]_INST_0_i_66_n_4\,
      O(2) => \audio_out_r[20]_INST_0_i_66_n_5\,
      O(1) => \audio_out_r[20]_INST_0_i_66_n_6\,
      O(0) => \audio_out_r[20]_INST_0_i_66_n_7\,
      S(3) => \audio_out_r[20]_INST_0_i_126_n_0\,
      S(2) => \audio_out_r[20]_INST_0_i_127_n_0\,
      S(1) => \audio_out_r[20]_INST_0_i_128_n_0\,
      S(0) => \audio_out_r[20]_INST_0_i_129_n_0\
    );
\audio_out_r[20]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_192,
      I1 => U0_n_190,
      O => \audio_out_r[20]_INST_0_i_67_n_0\
    );
\audio_out_r[20]_INST_0_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => U0_n_190,
      I1 => U0_n_355,
      I2 => U0_n_191,
      O => \audio_out_r[20]_INST_0_i_68_n_0\
    );
\audio_out_r[20]_INST_0_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_190,
      I1 => U0_n_192,
      I2 => U0_n_355,
      I3 => U0_n_191,
      O => \audio_out_r[20]_INST_0_i_69_n_0\
    );
\audio_out_r[4]_INST_0_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_316,
      I1 => U0_n_293,
      I2 => U0_n_342,
      O => \audio_out_r[4]_INST_0_i_101_n_0\
    );
\audio_out_r[4]_INST_0_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_317,
      I1 => U0_n_294,
      I2 => U0_n_335,
      O => \audio_out_r[4]_INST_0_i_102_n_0\
    );
\audio_out_r[4]_INST_0_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_318,
      I1 => U0_n_295,
      I2 => U0_n_336,
      O => \audio_out_r[4]_INST_0_i_104_n_0\
    );
\audio_out_r[4]_INST_0_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_313,
      I1 => U0_n_337,
      I2 => U0_n_296,
      O => \audio_out_r[4]_INST_0_i_105_n_0\
    );
\audio_out_r[4]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[4]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \audio_out_r[4]_INST_0_i_14_n_4\,
      O(2) => \audio_out_r[4]_INST_0_i_14_n_5\,
      O(1) => \audio_out_r[4]_INST_0_i_14_n_6\,
      O(0) => \audio_out_r[4]_INST_0_i_14_n_7\,
      S(3) => U0_n_210,
      S(2) => U0_n_211,
      S(1) => U0_n_212,
      S(0) => \audio_out_r[4]_INST_0_i_24_n_0\
    );
\audio_out_r[4]_INST_0_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out_r[4]_INST_0_i_145_n_0\,
      CO(2) => \audio_out_r[4]_INST_0_i_145_n_1\,
      CO(1) => \audio_out_r[4]_INST_0_i_145_n_2\,
      CO(0) => \audio_out_r[4]_INST_0_i_145_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out_r[4]_INST_0_i_200_n_0\,
      DI(2) => \audio_out_r[4]_INST_0_i_201_n_0\,
      DI(1) => \audio_out_r[4]_INST_0_i_202_n_0\,
      DI(0) => \audio_out_r[4]_INST_0_i_203_n_0\,
      O(3 downto 0) => \NLW_audio_out_r[4]_INST_0_i_145_O_UNCONNECTED\(3 downto 0),
      S(3) => \audio_out_r[4]_INST_0_i_204_n_0\,
      S(2) => \audio_out_r[4]_INST_0_i_205_n_0\,
      S(1) => \audio_out_r[4]_INST_0_i_206_n_0\,
      S(0) => \audio_out_r[4]_INST_0_i_207_n_0\
    );
\audio_out_r[4]_INST_0_i_146\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE282828"
    )
        port map (
      I0 => U0_n_268,
      I1 => U0_n_223,
      I2 => U0_n_226,
      I3 => U0_n_227,
      I4 => U0_n_224,
      O => \audio_out_r[4]_INST_0_i_146_n_0\
    );
\audio_out_r[4]_INST_0_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_264,
      I1 => U0_n_225,
      O => \audio_out_r[4]_INST_0_i_149_n_0\
    );
\audio_out_r[4]_INST_0_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_314,
      I1 => U0_n_292,
      I2 => U0_n_338,
      O => \audio_out_r[4]_INST_0_i_155_n_0\
    );
\audio_out_r[4]_INST_0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_343,
      I1 => U0_n_302,
      I2 => U0_n_325,
      I3 => U0_n_279,
      I4 => \audio_out_r[4]_INST_0_i_35_n_0\,
      O => \audio_out_r[4]_INST_0_i_16_n_0\
    );
\audio_out_r[4]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_344,
      I1 => U0_n_303,
      I2 => U0_n_326,
      I3 => \audio_out_r[4]_INST_0_i_36_n_0\,
      I4 => U0_n_280,
      O => \audio_out_r[4]_INST_0_i_17_n_0\
    );
\audio_out_r[4]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_345,
      I1 => U0_n_304,
      I2 => U0_n_319,
      I3 => U0_n_281,
      I4 => \audio_out_r[4]_INST_0_i_38_n_0\,
      O => \audio_out_r[4]_INST_0_i_18_n_0\
    );
\audio_out_r[4]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_39_n_0\,
      I1 => U0_n_274,
      I2 => U0_n_346,
      I3 => U0_n_297,
      I4 => U0_n_320,
      O => \audio_out_r[4]_INST_0_i_19_n_0\
    );
\audio_out_r[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_16_n_0\,
      I1 => U0_n_350,
      I2 => U0_n_301,
      I3 => U0_n_324,
      I4 => U0_n_278,
      I5 => \audio_out_r[8]_INST_0_i_40_n_0\,
      O => \audio_out_r[4]_INST_0_i_20_n_0\
    );
\audio_out_r[4]_INST_0_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_265,
      I1 => U0_n_288,
      O => \audio_out_r[4]_INST_0_i_200_n_0\
    );
\audio_out_r[4]_INST_0_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_266,
      I1 => U0_n_289,
      O => \audio_out_r[4]_INST_0_i_201_n_0\
    );
\audio_out_r[4]_INST_0_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_267,
      I1 => U0_n_290,
      O => \audio_out_r[4]_INST_0_i_202_n_0\
    );
\audio_out_r[4]_INST_0_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => U0_n_291,
      I1 => U0_n_263,
      O => \audio_out_r[4]_INST_0_i_203_n_0\
    );
\audio_out_r[4]_INST_0_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => U0_n_264,
      I1 => U0_n_225,
      I2 => U0_n_288,
      I3 => U0_n_265,
      O => \audio_out_r[4]_INST_0_i_204_n_0\
    );
\audio_out_r[4]_INST_0_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_289,
      I1 => U0_n_266,
      I2 => U0_n_288,
      I3 => U0_n_265,
      O => \audio_out_r[4]_INST_0_i_205_n_0\
    );
\audio_out_r[4]_INST_0_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_290,
      I1 => U0_n_267,
      I2 => U0_n_289,
      I3 => U0_n_266,
      O => \audio_out_r[4]_INST_0_i_206_n_0\
    );
\audio_out_r[4]_INST_0_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => U0_n_263,
      I1 => U0_n_291,
      I2 => U0_n_290,
      I3 => U0_n_267,
      O => \audio_out_r[4]_INST_0_i_207_n_0\
    );
\audio_out_r[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_17_n_0\,
      I1 => U0_n_343,
      I2 => U0_n_302,
      I3 => U0_n_325,
      I4 => U0_n_279,
      I5 => \audio_out_r[4]_INST_0_i_35_n_0\,
      O => \audio_out_r[4]_INST_0_i_21_n_0\
    );
\audio_out_r[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_18_n_0\,
      I1 => U0_n_280,
      I2 => \audio_out_r[4]_INST_0_i_36_n_0\,
      I3 => U0_n_344,
      I4 => U0_n_303,
      I5 => U0_n_326,
      O => \audio_out_r[4]_INST_0_i_22_n_0\
    );
\audio_out_r[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_19_n_0\,
      I1 => U0_n_345,
      I2 => U0_n_304,
      I3 => U0_n_319,
      I4 => U0_n_281,
      I5 => \audio_out_r[4]_INST_0_i_38_n_0\,
      O => \audio_out_r[4]_INST_0_i_23_n_0\
    );
\audio_out_r[4]_INST_0_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => U0_n_213,
      O => \audio_out_r[4]_INST_0_i_24_n_0\
    );
\audio_out_r[4]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_339,
      I1 => U0_n_298,
      I2 => U0_n_321,
      I3 => U0_n_275,
      I4 => \audio_out_r[4]_INST_0_i_52_n_0\,
      O => \audio_out_r[4]_INST_0_i_26_n_0\
    );
\audio_out_r[4]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_340,
      I1 => U0_n_299,
      I2 => U0_n_322,
      I3 => \audio_out_r[4]_INST_0_i_53_n_0\,
      I4 => U0_n_276,
      O => \audio_out_r[4]_INST_0_i_27_n_0\
    );
\audio_out_r[4]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_341,
      I1 => U0_n_300,
      I2 => U0_n_315,
      I3 => U0_n_277,
      I4 => \audio_out_r[4]_INST_0_i_55_n_0\,
      O => \audio_out_r[4]_INST_0_i_28_n_0\
    );
\audio_out_r[4]_INST_0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_342,
      I1 => U0_n_293,
      I2 => U0_n_316,
      I3 => U0_n_270,
      I4 => \audio_out_r[4]_INST_0_i_58_n_0\,
      O => \audio_out_r[4]_INST_0_i_29_n_0\
    );
\audio_out_r[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_26_n_0\,
      I1 => \audio_out_r[4]_INST_0_i_39_n_0\,
      I2 => U0_n_274,
      I3 => U0_n_346,
      I4 => U0_n_297,
      I5 => U0_n_320,
      O => \audio_out_r[4]_INST_0_i_30_n_0\
    );
\audio_out_r[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_27_n_0\,
      I1 => U0_n_339,
      I2 => U0_n_298,
      I3 => U0_n_321,
      I4 => U0_n_275,
      I5 => \audio_out_r[4]_INST_0_i_52_n_0\,
      O => \audio_out_r[4]_INST_0_i_31_n_0\
    );
\audio_out_r[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_28_n_0\,
      I1 => U0_n_276,
      I2 => \audio_out_r[4]_INST_0_i_53_n_0\,
      I3 => U0_n_340,
      I4 => U0_n_299,
      I5 => U0_n_322,
      O => \audio_out_r[4]_INST_0_i_32_n_0\
    );
\audio_out_r[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_29_n_0\,
      I1 => U0_n_341,
      I2 => U0_n_300,
      I3 => U0_n_315,
      I4 => U0_n_277,
      I5 => \audio_out_r[4]_INST_0_i_55_n_0\,
      O => \audio_out_r[4]_INST_0_i_33_n_0\
    );
\audio_out_r[4]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_324,
      I1 => U0_n_301,
      I2 => U0_n_350,
      O => \audio_out_r[4]_INST_0_i_35_n_0\
    );
\audio_out_r[4]_INST_0_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_325,
      I1 => U0_n_302,
      I2 => U0_n_343,
      O => \audio_out_r[4]_INST_0_i_36_n_0\
    );
\audio_out_r[4]_INST_0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_326,
      I1 => U0_n_303,
      I2 => U0_n_344,
      O => \audio_out_r[4]_INST_0_i_38_n_0\
    );
\audio_out_r[4]_INST_0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_319,
      I1 => U0_n_345,
      I2 => U0_n_304,
      O => \audio_out_r[4]_INST_0_i_39_n_0\
    );
\audio_out_r[4]_INST_0_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_335,
      I1 => U0_n_294,
      I2 => U0_n_317,
      I3 => U0_n_271,
      I4 => \audio_out_r[4]_INST_0_i_101_n_0\,
      O => \audio_out_r[4]_INST_0_i_43_n_0\
    );
\audio_out_r[4]_INST_0_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_336,
      I1 => U0_n_295,
      I2 => U0_n_318,
      I3 => U0_n_272,
      I4 => \audio_out_r[4]_INST_0_i_102_n_0\,
      O => \audio_out_r[4]_INST_0_i_44_n_0\
    );
\audio_out_r[4]_INST_0_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_337,
      I1 => U0_n_296,
      I2 => U0_n_313,
      I3 => U0_n_273,
      I4 => \audio_out_r[4]_INST_0_i_104_n_0\,
      O => \audio_out_r[4]_INST_0_i_45_n_0\
    );
\audio_out_r[4]_INST_0_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_105_n_0\,
      I1 => U0_n_269,
      I2 => U0_n_338,
      I3 => U0_n_292,
      I4 => U0_n_314,
      O => \audio_out_r[4]_INST_0_i_46_n_0\
    );
\audio_out_r[4]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_43_n_0\,
      I1 => U0_n_342,
      I2 => U0_n_293,
      I3 => U0_n_316,
      I4 => U0_n_270,
      I5 => \audio_out_r[4]_INST_0_i_58_n_0\,
      O => \audio_out_r[4]_INST_0_i_47_n_0\
    );
\audio_out_r[4]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_44_n_0\,
      I1 => U0_n_335,
      I2 => U0_n_294,
      I3 => U0_n_317,
      I4 => U0_n_271,
      I5 => \audio_out_r[4]_INST_0_i_101_n_0\,
      O => \audio_out_r[4]_INST_0_i_48_n_0\
    );
\audio_out_r[4]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_45_n_0\,
      I1 => U0_n_336,
      I2 => U0_n_295,
      I3 => U0_n_318,
      I4 => U0_n_272,
      I5 => \audio_out_r[4]_INST_0_i_102_n_0\,
      O => \audio_out_r[4]_INST_0_i_49_n_0\
    );
\audio_out_r[4]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[4]_INST_0_i_46_n_0\,
      I1 => U0_n_337,
      I2 => U0_n_296,
      I3 => U0_n_313,
      I4 => U0_n_273,
      I5 => \audio_out_r[4]_INST_0_i_104_n_0\,
      O => \audio_out_r[4]_INST_0_i_50_n_0\
    );
\audio_out_r[4]_INST_0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_320,
      I1 => U0_n_297,
      I2 => U0_n_346,
      O => \audio_out_r[4]_INST_0_i_52_n_0\
    );
\audio_out_r[4]_INST_0_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_321,
      I1 => U0_n_298,
      I2 => U0_n_339,
      O => \audio_out_r[4]_INST_0_i_53_n_0\
    );
\audio_out_r[4]_INST_0_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_322,
      I1 => U0_n_299,
      I2 => U0_n_340,
      O => \audio_out_r[4]_INST_0_i_55_n_0\
    );
\audio_out_r[4]_INST_0_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_315,
      I1 => U0_n_300,
      I2 => U0_n_341,
      O => \audio_out_r[4]_INST_0_i_58_n_0\
    );
\audio_out_r[8]_INST_0_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[4]_INST_0_i_14_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_i_14_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_i_14_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_i_14_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[8]_INST_0_i_14_n_4\,
      O(2) => \audio_out_r[8]_INST_0_i_14_n_5\,
      O(1) => \audio_out_r[8]_INST_0_i_14_n_6\,
      O(0) => \audio_out_r[8]_INST_0_i_14_n_7\,
      S(3) => U0_n_206,
      S(2) => U0_n_207,
      S(1) => U0_n_208,
      S(0) => U0_n_209
    );
\audio_out_r[8]_INST_0_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out_r[0]_INST_0_i_12_n_0\,
      CO(3) => \audio_out_r[8]_INST_0_i_15_n_0\,
      CO(2) => \audio_out_r[8]_INST_0_i_15_n_1\,
      CO(1) => \audio_out_r[8]_INST_0_i_15_n_2\,
      CO(0) => \audio_out_r[8]_INST_0_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \audio_out_r[8]_INST_0_i_15_n_4\,
      O(2) => \audio_out_r[8]_INST_0_i_15_n_5\,
      O(1) => \audio_out_r[8]_INST_0_i_15_n_6\,
      O(0) => \audio_out_r[8]_INST_0_i_15_n_7\,
      S(3) => U0_n_253,
      S(2) => U0_n_254,
      S(1) => U0_n_255,
      S(0) => U0_n_256
    );
\audio_out_r[8]_INST_0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_347,
      I1 => U0_n_306,
      I2 => U0_n_329,
      I3 => U0_n_283,
      I4 => \audio_out_r[8]_INST_0_i_34_n_0\,
      O => \audio_out_r[8]_INST_0_i_17_n_0\
    );
\audio_out_r[8]_INST_0_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_348,
      I1 => U0_n_307,
      I2 => U0_n_330,
      I3 => U0_n_284,
      I4 => \audio_out_r[8]_INST_0_i_35_n_0\,
      O => \audio_out_r[8]_INST_0_i_18_n_0\
    );
\audio_out_r[8]_INST_0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_349,
      I1 => U0_n_308,
      I2 => U0_n_323,
      I3 => U0_n_285,
      I4 => \audio_out_r[8]_INST_0_i_37_n_0\,
      O => \audio_out_r[8]_INST_0_i_19_n_0\
    );
\audio_out_r[8]_INST_0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => U0_n_350,
      I1 => U0_n_301,
      I2 => U0_n_324,
      I3 => U0_n_278,
      I4 => \audio_out_r[8]_INST_0_i_40_n_0\,
      O => \audio_out_r[8]_INST_0_i_20_n_0\
    );
\audio_out_r[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_17_n_0\,
      I1 => U0_n_282,
      I2 => \audio_out_r[12]_INST_0_i_39_n_0\,
      I3 => U0_n_354,
      I4 => U0_n_305,
      I5 => U0_n_328,
      O => \audio_out_r[8]_INST_0_i_21_n_0\
    );
\audio_out_r[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_18_n_0\,
      I1 => U0_n_347,
      I2 => U0_n_306,
      I3 => U0_n_329,
      I4 => U0_n_283,
      I5 => \audio_out_r[8]_INST_0_i_34_n_0\,
      O => \audio_out_r[8]_INST_0_i_22_n_0\
    );
\audio_out_r[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_19_n_0\,
      I1 => U0_n_348,
      I2 => U0_n_307,
      I3 => U0_n_330,
      I4 => U0_n_284,
      I5 => \audio_out_r[8]_INST_0_i_35_n_0\,
      O => \audio_out_r[8]_INST_0_i_23_n_0\
    );
\audio_out_r[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"566AA995A995566A"
    )
        port map (
      I0 => \audio_out_r[8]_INST_0_i_20_n_0\,
      I1 => U0_n_349,
      I2 => U0_n_308,
      I3 => U0_n_323,
      I4 => U0_n_285,
      I5 => \audio_out_r[8]_INST_0_i_37_n_0\,
      O => \audio_out_r[8]_INST_0_i_24_n_0\
    );
\audio_out_r[8]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_328,
      I1 => U0_n_305,
      I2 => U0_n_354,
      O => \audio_out_r[8]_INST_0_i_34_n_0\
    );
\audio_out_r[8]_INST_0_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_329,
      I1 => U0_n_306,
      I2 => U0_n_347,
      O => \audio_out_r[8]_INST_0_i_35_n_0\
    );
\audio_out_r[8]_INST_0_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_330,
      I1 => U0_n_307,
      I2 => U0_n_348,
      O => \audio_out_r[8]_INST_0_i_37_n_0\
    );
\audio_out_r[8]_INST_0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => U0_n_323,
      I1 => U0_n_308,
      I2 => U0_n_349,
      O => \audio_out_r[8]_INST_0_i_40_n_0\
    );
end STRUCTURE;
