--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml seven_bit_adder.twx seven_bit_adder.ncd -o
seven_bit_adder.twr seven_bit_adder.pcf -ucf seven_bit_adder.ucf

Design file:              seven_bit_adder.ncd
Physical constraint file: seven_bit_adder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PB1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    1.049(R)|    0.815(R)|PB1_BUFGP         |   0.000|
Y<1>        |    1.460(R)|    0.487(R)|PB1_BUFGP         |   0.000|
Y<2>        |    0.420(R)|    1.317(R)|PB1_BUFGP         |   0.000|
Y<3>        |    0.801(R)|    1.013(R)|PB1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |   -1.640(R)|    4.155(R)|PB2_BUFGP         |   0.000|
Y<1>        |   -2.083(R)|    4.509(R)|PB2_BUFGP         |   0.000|
Y<2>        |   -2.135(R)|    4.558(R)|PB2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.301(R)|    1.750(R)|PB3_BUFGP         |   0.000|
Y<1>        |    0.712(R)|    1.422(R)|PB3_BUFGP         |   0.000|
Y<2>        |   -0.333(R)|    2.257(R)|PB3_BUFGP         |   0.000|
Y<3>        |    0.066(R)|    1.937(R)|PB3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.894(R)|    1.250(R)|PB4_BUFGP         |   0.000|
Y<1>        |    0.493(R)|    1.571(R)|PB4_BUFGP         |   0.000|
Y<2>        |   -0.452(R)|    2.331(R)|PB4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock PB1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |   10.755(R)|PB1_BUFGP         |   0.000|
Z<1>        |   10.907(R)|PB1_BUFGP         |   0.000|
Z<2>        |   12.565(R)|PB1_BUFGP         |   0.000|
Z<3>        |   13.811(R)|PB1_BUFGP         |   0.000|
Z<4>        |   14.635(R)|PB1_BUFGP         |   0.000|
Z<5>        |   15.869(R)|PB1_BUFGP         |   0.000|
Z<6>        |   16.792(R)|PB1_BUFGP         |   0.000|
carry       |   16.636(R)|PB1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<4>        |   14.910(R)|PB2_BUFGP         |   0.000|
Z<5>        |   16.132(R)|PB2_BUFGP         |   0.000|
Z<6>        |   17.077(R)|PB2_BUFGP         |   0.000|
carry       |   16.921(R)|PB2_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |   11.621(R)|PB3_BUFGP         |   0.000|
Z<1>        |   11.831(R)|PB3_BUFGP         |   0.000|
Z<2>        |   13.089(R)|PB3_BUFGP         |   0.000|
Z<3>        |   14.335(R)|PB3_BUFGP         |   0.000|
Z<4>        |   15.159(R)|PB3_BUFGP         |   0.000|
Z<5>        |   16.393(R)|PB3_BUFGP         |   0.000|
Z<6>        |   17.316(R)|PB3_BUFGP         |   0.000|
carry       |   17.160(R)|PB3_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB4 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<4>        |   12.069(R)|PB4_BUFGP         |   0.000|
Z<5>        |   13.460(R)|PB4_BUFGP         |   0.000|
Z<6>        |   14.400(R)|PB4_BUFGP         |   0.000|
carry       |   14.244(R)|PB4_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Jan 29 15:56:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 352 MB



