<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 205.863 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:257:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:257:47" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:272:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;data&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:272:48" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:285:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:285:49" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:300:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:300:59" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;d&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:476:20" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;s&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:476:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:390:50" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:391:50" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:392:50" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:393:50" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:394:50" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:402:43" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:435:43" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:257:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:257:47" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:272:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;data&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:272:48" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:285:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:285:49" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:300:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:300:59" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;d&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:476:20" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;s&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:476:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 15.62 seconds. CPU system time: 1.25 seconds. Elapsed time: 17.05 seconds; current allocated memory: 208.408 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:267:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:268:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:268:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; into &apos;void convert_axis_to_net_axis&lt;512&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:101:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void convert_axis_to_net_axis&lt;512&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:107:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; into &apos;void convert_axis_to_net_axis&lt;512&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:103:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read(net_axis&lt;512&gt;&amp;)&apos; into &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void convert_net_axis_to_axis&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:81:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;void convert_net_axis_to_axis&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:87:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void convert_net_axis_to_axis&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:83:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:47:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;packetHeader&lt;512, 160&gt;::clear()&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:70:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;::write(ap_uint&lt;32&gt; const&amp;)&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:62:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;::write(ap_uint&lt;32&gt; const&amp;)&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:58:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:49:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:51:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;mac_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:488:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::write(subSums&lt;32&gt; const&amp;)&apos; into &apos;mac_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:510:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;mac_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:490:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;mac_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:491:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::read(subSums&lt;32&gt;&amp;)&apos; into &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::empty() const&apos; into &apos;void mac_finalize_ipv4_checksum&lt;32&gt;(hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:543:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::write(ap_uint&lt;16&gt; const&amp;)&apos; into &apos;void mac_finalize_ipv4_checksum&lt;32&gt;(hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:586:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::read()&apos; into &apos;void mac_finalize_ipv4_checksum&lt;32&gt;(hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:545:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:127:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:126:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:124:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:115:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:109:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:107:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:98:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::read(ap_uint&lt;16&gt;&amp;)&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:92:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:91:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::empty() const&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:89:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:89:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;arpTableReply, 0&gt;::read(arpTableReply&amp;)&apos; into &apos;hls::stream&lt;arpTableReply, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;arpTableReply, 0&gt;::empty() const&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:154:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:200:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:198:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:190:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:189:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:187:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:169:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;::write(ethHeader&lt;512&gt; const&amp;)&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:167:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:154:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;arpTableReply, 0&gt;::read()&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:156:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:157:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;packetHeader&lt;512, 112&gt;::clear()&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:163:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void mac_lshiftWordByOctet&lt;512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:1217:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void mac_lshiftWordByOctet&lt;512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:1193:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read(net_axis&lt;512&gt;&amp;)&apos; into &apos;void mac_lshiftWordByOctet&lt;512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:1189:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void mac_lshiftWordByOctet&lt;512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:1187:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void mac_lshiftWordByOctet&lt;512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:1184:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:226:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:264:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:263:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:261:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:248:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;::read(ethHeader&lt;512&gt;&amp;)&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:228:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:246:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;::read(ethHeader&lt;512&gt;&amp;)&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:244:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:240:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:240:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:235:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:379:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:380:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:381:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:382:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:383:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::stream(char const*)&apos; into &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:396:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::stream(char const*)&apos; into &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:397:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:398:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;mac_ip_encode_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:441:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void mac_ip_encode&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; into &apos;mac_ip_encode_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:452:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;mac_ip_encode_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:443:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_516_2&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:516:22) in function &apos;mac_compute_ipv4_checksum&apos; completely with a factor of 32 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:516:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_497_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:497:22) in function &apos;mac_compute_ipv4_checksum&apos; completely with a factor of 32 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:497:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_569_3&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:569:22) in function &apos;mac_finalize_ipv4_checksum&lt;32&gt;&apos; completely with a factor of 4 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:569:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_559_2&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:559:22) in function &apos;mac_finalize_ipv4_checksum&lt;32&gt;&apos; completely with a factor of 8 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:559:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_549_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:549:22) in function &apos;mac_finalize_ipv4_checksum&lt;32&gt;&apos; completely with a factor of 16 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:549:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_135_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:135:20) in function &apos;reverse&lt;16&gt;&apos; completely with a factor of 2 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:135:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 160&gt;::packetHeader()&apos; into &apos;ipv4Header&lt;512&gt;::ipv4Header()&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:611:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ipv4Header&lt;512&gt;::ipv4Header()&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 160&gt;::parseWord(ap_uint&lt;512&gt;&amp;)&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 160&gt;::isReady()&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ipv4Header&lt;512&gt;::getDstAddr()&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_uint&lt;16&gt; reverse&lt;16&gt;(ap_uint&lt;16&gt; const&amp;)&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:79:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 112&gt;::packetHeader()&apos; into &apos;ethHeader&lt;512&gt;::ethHeader()&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/ethernet.hpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_uint&lt;16&gt; reverse&lt;16&gt;(ap_uint&lt;16&gt; const&amp;)&apos; into &apos;ethHeader&lt;512&gt;::setEthertype(ap_uint&lt;16&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/ethernet.hpp:53:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ethHeader&lt;512&gt;::ethHeader()&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:144:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ethHeader&lt;512&gt;::setDstAddress(ap_uint&lt;48&gt;)&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:144:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ethHeader&lt;512&gt;::setSrcAddress(ap_uint&lt;48&gt;)&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:144:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ethHeader&lt;512&gt;::setEthertype(ap_uint&lt;16&gt;)&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:144:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 112&gt;::consumeWord(ap_uint&lt;512&gt;&amp;)&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:214:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator&amp;(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; into &apos;std::operator&amp;=(std::_Ios_Fmtflags&amp;, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:104:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; into &apos;std::operator|=(std::_Ios_Fmtflags&amp;, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:100:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator&amp;=(std::_Ios_Fmtflags&amp;, std::_Ios_Fmtflags)&apos; into &apos;std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator&amp;(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; into &apos;std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator|=(std::_Ios_Fmtflags&amp;, std::_Ios_Fmtflags)&apos; into &apos;std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; into &apos;std::hex(std::ios_base&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:1025:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void convert_axis_to_net_axis&lt;512&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_uint.11s&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_uint.11s&apos; into &apos;void extract_ip_address&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.subSumss&apos; into &apos;mac_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_uint.20s&apos; into &apos;void mac_finalize_ipv4_checksum&lt;32&gt;(hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void insert_ip_checksum&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i256.s_class.ethHeaders&apos; into &apos;void handle_arp_reply&lt;512&gt;(hls::stream&lt;arpTableReply, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;48&gt;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void mac_lshiftWordByOctet&lt;512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void mac_lshiftWordByOctet&lt;512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void insert_ethernet_header&lt;512&gt;(hls::stream&lt;ethHeader&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 7.12 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.77 seconds; current allocated memory: 211.915 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.916 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 226.501 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 243.564 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;cics_ip_sums.sum.V&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;reverse&lt;16&gt;&apos; into &apos;mac_compute_ipv4_checksum&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:500) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;mac_ip_encode_top&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:423), detected/extracted 10 process function(s): 
	 &apos;mac_ip_encode_top.entry12&apos;
	 &apos;convert_axis_to_net_axis&lt;512&gt;&apos;
	 &apos;convert_net_axis_to_axis&lt;512&gt;&apos;
	 &apos;extract_ip_address&lt;512&gt;&apos;
	 &apos;mac_compute_ipv4_checksum&apos;
	 &apos;mac_finalize_ipv4_checksum&lt;32&gt;&apos;
	 &apos;insert_ip_checksum&lt;512&gt;&apos;
	 &apos;handle_arp_reply&lt;512&gt;&apos;
	 &apos;mac_lshiftWordByOctet&lt;512, 1&gt;&apos;
	 &apos;insert_ethernet_header&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:1221:8) in function &apos;mac_lshiftWordByOctet&lt;512, 1&gt;&apos;... converting 4 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:512:3) in function &apos;mac_compute_ipv4_checksum&apos;... converting 59 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:236:3) in function &apos;insert_ethernet_header&lt;512&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9) to (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:250:8) in function &apos;insert_ethernet_header&lt;512&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 4.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.56 seconds; current allocated memory: 285.375 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel dataOut_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-765]" key="HLS 200-765" tag="" content="Process extract_ip_address&lt;512&gt; is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1450]" key="HLS 200-1450" tag="" content="Process extract_ip_address&lt;512&gt; has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process handle_arp_reply&lt;512&gt; has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using &apos;::common::get_param hls.config_cosim.top_streamed_array true&apos; in the TCL script." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-631]" key="HLS 200-631" tag="" content="Ignoring ap_ctrl_none interface for mac_ip_encode_top due to mac_ip_encode_top.entry3 with non-FIFO I/O" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 2.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.01 seconds; current allocated memory: 397.577 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;mac_ip_encode_top&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;mac_ip_encode_top.entry3&apos; to &apos;mac_ip_encode_top_entry3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;mac_ip_encode_top.entry12&apos; to &apos;mac_ip_encode_top_entry12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_axis_to_net_axis&lt;512&gt;&apos; to &apos;convert_axis_to_net_axis_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;512&gt;&apos; to &apos;convert_net_axis_to_axis_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;extract_ip_address&lt;512&gt;&apos; to &apos;extract_ip_address_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;mac_finalize_ipv4_checksum&lt;32&gt;&apos; to &apos;mac_finalize_ipv4_checksum_32_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;insert_ip_checksum&lt;512&gt;&apos; to &apos;insert_ip_checksum_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;handle_arp_reply&lt;512&gt;&apos; to &apos;handle_arp_reply_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;mac_lshiftWordByOctet&lt;512, 1&gt;&apos; to &apos;mac_lshiftWordByOctet_512_1_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;insert_ethernet_header&lt;512&gt;&apos; to &apos;insert_ethernet_header_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mac_ip_encode_top_entry3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 398.426 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 398.518 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mac_ip_encode_top_entry12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 398.571 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 398.693 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_axis_to_net_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_axis_to_net_axis&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;convert_axis_to_net_axis&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 398.763 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 398.885 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 398.958 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 399.086 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;extract_ip_address_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;extract_ip_address&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, function &apos;extract_ip_address&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 399.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 399.793 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mac_compute_ipv4_checksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;mac_compute_ipv4_checksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;mac_compute_ipv4_checksum&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (2.77644ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;mac_compute_ipv4_checksum&apos; consists of the following:	&apos;load&apos; operation (&apos;cics_ip_sums_sum_V_29_load&apos;) on static variable &apos;cics_ip_sums_sum_V_29&apos; [85]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln691_58&apos;) [447]  (0.791 ns)
	&apos;add&apos; operation (&apos;add_ln213_107&apos;) [450]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln213_78&apos;) [451]  (0.675 ns)
	&apos;select&apos; operation (&apos;select_ln878_28&apos;) [453]  (0.268 ns)
	multiplexor before &apos;phi&apos; operation (&apos;cics_ip_sums_sum_V_29_new_0_i&apos;) with incoming values : (&apos;select_ln878_28&apos;) [503]  (0.387 ns)
	&apos;phi&apos; operation (&apos;cics_ip_sums_sum_V_29_new_0_i&apos;) with incoming values : (&apos;select_ln878_28&apos;) [503]  (0 ns)
	&apos;select&apos; operation (&apos;select_ln514_28&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514) [548]  (0.268 ns)
	multiplexor before &apos;phi&apos; operation (&apos;cics_ip_sums_sum_V_29_new_1_i&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514) with incoming values : (&apos;select_ln514_28&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514) [596]  (0.387 ns)
	&apos;phi&apos; operation (&apos;cics_ip_sums_sum_V_29_new_1_i&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514) with incoming values : (&apos;select_ln514_28&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514) [596]  (0 ns)
	&apos;store&apos; operation (&apos;cics_ip_sums_sum_V_29_write_ln519&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519) of variable &apos;cics_ip_sums_sum_V_29_new_1_i&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514 on static variable &apos;cics_ip_sums_sum_V_29&apos; [599]  (0 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 401.737 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 404.251 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mac_finalize_ipv4_checksum_32_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;mac_finalize_ipv4_checksum&lt;32&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, function &apos;mac_finalize_ipv4_checksum&lt;32&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 405.455 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 407.149 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;insert_ip_checksum_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;insert_ip_checksum&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;insert_ip_checksum&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 407.326 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 407.617 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;handle_arp_reply_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;handle_arp_reply&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;handle_arp_reply&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 407.808 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 408.168 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mac_lshiftWordByOctet_512_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;mac_lshiftWordByOctet&lt;512, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;mac_lshiftWordByOctet&lt;512, 1&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 408.346 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 408.645 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;insert_ethernet_header_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;insert_ethernet_header&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;insert_ethernet_header&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 408.899 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 409.286 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;mac_ip_encode_top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO dataIn_internal (from convert_axis_to_net_axis_512_U0 to extract_ip_address_512_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO headerFifo (from handle_arp_reply_512_U0 to insert_ethernet_header_512_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 409.496 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.32 seconds; current allocated memory: 410.076 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mac_ip_encode_top_entry3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mac_ip_encode_top_entry3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 410.203 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mac_ip_encode_top_entry12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mac_ip_encode_top_entry12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 410.571 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_axis_to_net_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_axis_to_net_axis_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 411.094 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.668 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;extract_ip_address_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_ready&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_idx&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_header_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;metaWritten&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;extract_ip_address_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 412.587 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mac_compute_ipv4_checksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_firstWord&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_0&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_3&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_4&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_6&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_7&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_8&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_9&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_10&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_11&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_12&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_13&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_14&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_15&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_16&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_17&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_18&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_19&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_20&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_21&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_22&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_23&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_24&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_25&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_26&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_27&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_28&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_29&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mac_compute_ipv4_checksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 417.628 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mac_finalize_ipv4_checksum_32_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mac_finalize_ipv4_checksum_32_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.18 seconds; current allocated memory: 429.849 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;insert_ip_checksum_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;wordCount_V&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;insert_ip_checksum_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 436.300 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;handle_arp_reply_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;har_state&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;handle_arp_reply_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 437.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mac_lshiftWordByOctet_512_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ls_writeRemainder&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;prevWord_data_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;prevWord_keep_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ls_firstWord&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mac_lshiftWordByOctet_512_1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 438.622 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;insert_ethernet_header_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;ge_state&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;insert_ethernet_header_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 440.002 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;mac_ip_encode_top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/s_axis_ip_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/s_axis_ip_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/s_axis_ip_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/s_axis_ip_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/s_axis_arp_lookup_reply_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/m_axis_ip_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/m_axis_ip_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/m_axis_ip_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/m_axis_ip_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/m_axis_arp_lookup_request_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/myMacAddress&apos; to &apos;ap_none&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/regSubNetMask&apos; to &apos;ap_none&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;mac_ip_encode_top/regDefaultGateway&apos; to &apos;ap_none&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;mac_ip_encode_top&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_axis_to_net_axis&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process extract_ip_address&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process mac_compute_ipv4_checksum is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process mac_finalize_ipv4_checksum&lt;32&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process insert_ip_checksum&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process handle_arp_reply&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process mac_lshiftWordByOctet&lt;512, 1&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process insert_ethernet_header&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;mac_ip_encode_top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 442.138 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;myMacAddress_c1_U(mac_ip_encode_top_fifo_w48_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;regSubNetMask_c2_U(mac_ip_encode_top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;regDefaultGateway_c3_U(mac_ip_encode_top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;myMacAddress_c_U(mac_ip_encode_top_fifo_w48_d7_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;regSubNetMask_c_U(mac_ip_encode_top_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;regDefaultGateway_c_U(mac_ip_encode_top_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataIn_internal_U(mac_ip_encode_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataOut_internal_U(mac_ip_encode_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreamBuffer0_U(mac_ip_encode_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreamBuffer1_U(mac_ip_encode_top_fifo_w1024_d32_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;subSumFifo_U(mac_ip_encode_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;checksumFifo_U(mac_ip_encode_top_fifo_w16_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreamBuffer2_U(mac_ip_encode_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;headerFifo_U(mac_ip_encode_top_fifo_w256_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreamBuffer3_U(mac_ip_encode_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dataStreamBuffer4_U(mac_ip_encode_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 3.59 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.81 seconds; current allocated memory: 449.445 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for mac_ip_encode_top." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for mac_ip_encode_top." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 360.17 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 51.72 seconds. CPU system time: 2.53 seconds. Elapsed time: 58.8 seconds; current allocated memory: 450.442 MB." resolution=""/>
</Messages>
