verilog xil_defaultlib --include "../../../../project_1_base.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_1_base.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../project_1_base.srcs/sources_1/bd/system/ipshared/70fd/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../project_1_base.srcs/sources_1/bd/system/ipshared/4500/hdl/myip_v2_0_S00_AXI.v" \
"../../../../project_1_base.srcs/sources_1/bd/system/ipshared/4500/hdl/myip_v2_0.v" \
"../../../bd/system/ip/system_myip_0_0/sim/system_myip_0_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
