"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[2779],{2073(e,n,t){t.d(n,{A:()=>i});var a=t(6540);const i=function({pdfLink:e,pdfSize:n,title:t,description:i}){if(!e)return null;const o=e.startsWith("http"),r=(e=>{if(!e)return null;try{const n=new URL(e,o?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return a.createElement("div",{className:"pdf-download-card"},a.createElement("div",{className:"pdf-download-card__header"},a.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),a.createElement("div",{className:"pdf-download-card__title"},a.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&a.createElement("p",{className:"pdf-download-card__doc-title"},t))),a.createElement("div",{className:"pdf-download-card__info"},a.createElement("div",{className:"pdf-download-card__meta"},a.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),a.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),i&&a.createElement("div",{className:"pdf-download-card__description"},i),o&&a.createElement("div",{className:"pdf-download-card__notice"},a.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),a.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),a.createElement("div",{className:"pdf-download-card__actions"},a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:o?void 0:r,target:o?"_blank":void 0,rel:o?"noopener noreferrer":void 0},a.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),o&&a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},a.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5680(e,n,t){t.d(n,{xA:()=>h,yg:()=>p});var a=t(6540);function i(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function o(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);n&&(a=a.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,a)}return t}function r(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?o(Object(t),!0).forEach(function(n){i(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):o(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,a,i=function(e,n){if(null==e)return{};var t,a,i={},o=Object.keys(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||(i[t]=e[t]);return i}(e,n);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(i[t]=e[t])}return i}var l=a.createContext({}),d=function(e){var n=a.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):r(r({},n),e)),t},h=function(e){var n=d(e.components);return a.createElement(l.Provider,{value:n},e.children)},c={inlineCode:"code",wrapper:function(e){var n=e.children;return a.createElement(a.Fragment,{},n)}},m=a.forwardRef(function(e,n){var t=e.components,i=e.mdxType,o=e.originalType,l=e.parentName,h=s(e,["components","mdxType","originalType","parentName"]),m=d(t),p=i,u=m["".concat(l,".").concat(p)]||m[p]||c[p]||o;return t?a.createElement(u,r(r({ref:n},h),{},{components:t})):a.createElement(u,r({ref:n},h))});function p(e,n){var t=arguments,i=n&&n.mdxType;if("string"==typeof e||i){var o=t.length,r=new Array(o);r[0]=m;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,r[1]=s;for(var d=2;d<o;d++)r[d]=t[d];return a.createElement.apply(null,r)}return a.createElement.apply(null,t)}m.displayName="MDXCreateElement"},8889(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>r,default:()=>c,frontMatter:()=>o,metadata:()=>s,toc:()=>d});var a=t(8168),i=(t(6540),t(5680));t(2073);const o={title:"G42-0996 - \xa9 SEMI 1986, 2004...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"G42-0996 - \xa9 SEMI 1986, 2004...",sidebar_position:1250,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-125.pdf",chapter:125,page_count:50}},r=void 0,s={unversionedId:"standards/semi/semi-chapter-125",id:"standards/semi/semi-chapter-125",title:"G42-0996 - \xa9 SEMI 1986, 2004...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-125.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-125",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-125",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-125.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:1250,frontMatter:{title:"G42-0996 - \xa9 SEMI 1986, 2004...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"G42-0996 - \xa9 SEMI 1986, 2004...",sidebar_position:1250,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-125.pdf",chapter:125,page_count:50}},sidebar:"standardsSidebar",previous:{title:"G31-0997 - \xa9 SEMI 1986, 19975...",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-124"},next:{title:"G48-89 - \xa9 SEMI 1989, 1996...",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-126"}},l={},d=[],h={toc:d};function c({components:e,...n}){return(0,i.yg)("wrapper",(0,a.A)({},h,n,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/125.pdf"\npdfSize="1.03MB"\ntitle="G42-0996 - \xa9 SEMI 1986, 2004..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,i.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 4"),(0,i.yg)("p",null,"Figure 1\nThermal Test Board \u2014 Dual In-Line Package"),(0,i.yg)("p",null,"(Unit: mm)"),(0,i.yg)("h1",{id:"1"},"1"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material \xf3 Epoxy Glass 1.52\xf11.65 mm thickness, FR-4 (Green). Copper Clad. 28.3 g (1 Oz.) 1/1")),(0,i.yg)("h1",{id:"2"},"2"),(0,i.yg)("ol",{start:2},(0,i.yg)("li",{parentName:"ol"},"Gold-Plated Fingers \xf3 0.8 \u03bcm Min. Thickness, 18 on Each Side")),(0,i.yg)("h1",{id:"3"},"3"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"Fabricate \xf3 IPC-D-320, Class III")),(0,i.yg)("h1",{id:"4"},"4"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},"Tolerance \xf3 \xb1 0.1 mm (Unless noted)")),(0,i.yg)("h1",{id:"5"},"5"),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"Fingers on Component Side of Board \xf3 Designed as A thru R, Fingers on Solder Side of Board \xf3 Designated\nas 1 thru 18 (with 18 at Right When Viewing Face of Board)")),(0,i.yg)("h1",{id:"6"},"6"),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},"All Holes Plated Thru")),(0,i.yg)("h1",{id:"7"},"7"),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"Mates with Dale Connector Part Number EB 7D-A18GFX or Equivalent")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 5"),(0,i.yg)("p",null,"Figure 2\nThermal Test Board \u2014 PCC Packages"),(0,i.yg)("p",null,"Unit: mm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material \xf3 Epoxy Glass 1.52\xf11.65 mm thickness, FR-4 (Green). Copper Clad. 28.3 g (1 Oz.) 1/1"),(0,i.yg)("li",{parentName:"ol"},"Gold-Plated Fingers \xf3 0.8 \u03bcm Min. Thickness, 18 on Each Side"),(0,i.yg)("li",{parentName:"ol"},"Fabricate \xf3 IPC-D-320, Class III"),(0,i.yg)("li",{parentName:"ol"},"Tolerance \xf3 \xb1 0.1 mm (Unless noted)"),(0,i.yg)("li",{parentName:"ol"},"Fingers on Component Side of Board \xf3 Designed as A thru R, Fingers on Solder Side of Board \xf3 Designated\nas 1 thru 18 (with 18 at Right When Viewing Face of Board)"),(0,i.yg)("li",{parentName:"ol"},"All Holes Plated Thru"),(0,i.yg)("li",{parentName:"ol"},"Mates with Dale Connector Part Number EB 7D-A18GFX or Equivalent")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 6"),(0,i.yg)("p",null,"Figure 3\nThermal Test Board \u2014 0.3 mm Pitch Quad Flat Package"),(0,i.yg)("p",null,"Unit: mm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material \xf3 Epoxy Glass 1.52\xf11.65 mm thickness, FR-4 (Green). Copper Clad. 28.3 g (1 Oz.) 1/1"),(0,i.yg)("li",{parentName:"ol"},"Gold-Plated Fingers \xf3 0.8 \u03bcm Min. Thickness, 18 on Each Side"),(0,i.yg)("li",{parentName:"ol"},"Fabricate \xf3 IPC-D-320, Class III"),(0,i.yg)("li",{parentName:"ol"},"Tolerance \xf3 \xb1 0.1 mm (Unless noted)"),(0,i.yg)("li",{parentName:"ol"},"Fingers on Component Side of Board \xf3 Designed as A thru R, Fingers on Solder Side of Board \xf3 Designated\nas 1 thru 18 (with 18 at Right When Viewing Face of Board)"),(0,i.yg)("li",{parentName:"ol"},"All Holes Plated Thru"),(0,i.yg)("li",{parentName:"ol"},"Mates with Dale Connector Part Number EB 7D-A18GFX or Equivalent")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 7"),(0,i.yg)("p",null,"Figure 4\nThermal Test Board \u2014 0.4 mm Pitch Quad Flat Package"),(0,i.yg)("p",null,"Unit: mm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material \xf3 Epoxy Glass 1.52\xf11.65 mm thickness, FR-4 (Green). Copper Clad. 28.3 g (1 Oz.) 1/1"),(0,i.yg)("li",{parentName:"ol"},"Gold-Plated Fingers \xf3 0.8 \u03bcm Min. Thickness, 18 on Each Side"),(0,i.yg)("li",{parentName:"ol"},"Fabricate \xf3 IPC-D-320, Class III"),(0,i.yg)("li",{parentName:"ol"},"Tolerance \xf3 \xb1 0.1 mm (Unless noted)"),(0,i.yg)("li",{parentName:"ol"},"Fingers on Component Side of Board \xf3 Designed as A thru R, Fingers on Solder Side of Board \xf3 Designated\nas 1 thru 18 (with 18 at Right When Viewing Face of Board)"),(0,i.yg)("li",{parentName:"ol"},"All Holes Plated Thru"),(0,i.yg)("li",{parentName:"ol"},"Mates with Dale Connector Part Number EB 7D-A18GFX or Equivalent")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 8"),(0,i.yg)("p",null,"Figure 5\nThermal Test Board \u2014 0.5 mm Pitch Quad Flat Package"),(0,i.yg)("p",null,"Unit: mm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material \xf3 Epoxy Glass 1.52\xf11.65 mm thickness, FR-4 (Green). Copper Clad. 28.3 g (1 Oz.) 1/1"),(0,i.yg)("li",{parentName:"ol"},"Gold-Plated Fingers \xf3 0.8 \u03bcm Min. Thickness, 18 on Each Side"),(0,i.yg)("li",{parentName:"ol"},"Fabricate \xf3 IPC-D-320, Class III"),(0,i.yg)("li",{parentName:"ol"},"Tolerance \xf3 \xb1 0.1 mm (Unless noted)"),(0,i.yg)("li",{parentName:"ol"},"Fingers on Component Side of Board \xf3 Designed as A thru R, Fingers on Solder Side of Board \xf3 Designated\nas 1 thru 18 (with 18 at Right When Viewing Face of Board)"),(0,i.yg)("li",{parentName:"ol"},"All Holes Plated Thru"),(0,i.yg)("li",{parentName:"ol"},"Mates with Dale Connector Part Number EB 7D-A18GFX or Equivalent")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 9"),(0,i.yg)("p",null,"Figure 6\nThermal Test Board \u2014 0.65 mm Pitch Quad Flat Package"),(0,i.yg)("p",null,"Unit: mm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material \xf3 Epoxy Glass 1.52\xf11.65 mm thickness, FR-4 (Green). Copper Clad. 28.3 g (1 Oz.) 1/1"),(0,i.yg)("li",{parentName:"ol"},"Gold-Plated Fingers \xf3 0.8 \u03bcm Min. Thickness, 18 on Each Side"),(0,i.yg)("li",{parentName:"ol"},"Fabricate \xf3 IPC-D-320, Class III"),(0,i.yg)("li",{parentName:"ol"},"Tolerance \xf3 \xb1 0.1 mm (Unless noted)"),(0,i.yg)("li",{parentName:"ol"},"Fingers on Component Side of Board \xf3 Designed as A thru R, Fingers on Solder Side of Board \xf3 Designated\nas 1 thru 18 (with 18 at Right When Viewing Face of Board)"),(0,i.yg)("li",{parentName:"ol"},"All Holes Plated Thru"),(0,i.yg)("li",{parentName:"ol"},"Mates with Dale Connector Part Number EB 7D-A18GFX or Equivalent")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 10"),(0,i.yg)("p",null,"Figure 7\nThermal Test Board \u2014 Pin Grid Array Package"),(0,i.yg)("p",null,"Unit: mm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material: Epoxy Glass 1.5 mm thickness, FR-4 (Green)."),(0,i.yg)("li",{parentName:"ol"},"Gold Plated Fingers: 0.8 \u03bcm Min, 18 pad on Each side"),(0,i.yg)("li",{parentName:"ol"},"Fabricate: IPC-D-320 Glass III"),(0,i.yg)("li",{parentName:"ol"},"Tolerance: + 0.1 mm (Unless noted)")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 11"),(0,i.yg)("p",null,"Figure 8\nThermal Test Board \u2014 Ball Grid Array Package"),(0,i.yg)("p",null,"Unit: mm"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material: Epoxy Glass 1.5 mm thickness, FR-4 (Green)."),(0,i.yg)("li",{parentName:"ol"},"Gold Plated Fingers: 0.8 \u03bcm Min. 18 pad on Each side"),(0,i.yg)("li",{parentName:"ol"},"Fabricate: IPC-D-320 Class III"),(0,i.yg)("li",{parentName:"ol"},"Tolerance: \xb1 0.1 mm (Unless noted)")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 12"),(0,i.yg)("p",null,"Figure 9\nMulti-Layer Board Construction"),(0,i.yg)("p",null,"Figure 10\nInner Layer Pattern and Clearance for Multi-Layer Thermal Test Board"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Material: Epoxy Glass 1.0 mm Isolation thickness, FR-4 (Green)"),(0,i.yg)("li",{parentName:"ol"},"Inner Copper Clad thickness: 0.035 \u03bcm"),(0,i.yg)("li",{parentName:"ol"},"Tolerance: \xb1 0.1 mm (Unless noted)")),(0,i.yg)("p",null,"Table 3  Clearance Diameter\nPitch (mm) Hole Diameter \xff 2 (mm) Clearance Diameter \xff 3 (mm)"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"5                                               0.4                                               1.2"),(0,i.yg)("li",{parentName:"ol"},"27                                             0.35                                              1.1\nBGA"),(0,i.yg)("li",{parentName:"ol"},"0                                               0.3                                               0.9\nPGA"),(0,i.yg)("li",{parentName:"ol"},"54                                             0.95                                              1.7")),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 13"),(0,i.yg)("p",null,"Figure 11\nLocation of Package While Mounting on Test Board"),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 14"),(0,i.yg)("p",null,"Figure 12\nLocation of Package While Mounting on Test Board (QFP)"),(0,i.yg)("p",null,"Figure 13\nTest Board Positioning Inside Measuring Chamber"),(0,i.yg)("p",null,"SEMI G42-0996 \xa9 SEMI 1986, 2004 15"),(0,i.yg)("p",null,"Figure 14\nTest Board Orientation Inside Wind Tunnel"),(0,i.yg)("p",null,"NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\xeds  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein. These standards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G43-87 \xa9 SEMI 1986, 19871\nSEMI G43-87\nTEST METHOD FOR JUNCTION-TO-CASE THERMAL RESISTANCE\nMEASUREMENTS OF MOLDED PLASTIC PACKAGES\n1  Purpose\nThe  purpose  of  this  test  is  to  determine  the  thermal\nresistance of molded plastic packages using thermal test\nchips. This test method deals only with junction-to-case\nmeasurements  of  thermal  resistance  and  limits  itself  to\nfluid    bath    testing    environments.    For    this    test,\nconduction   through   the   leads   is   minimized,   thus\nproviding   information   on   the   ability   of   the   plastic\npackage    material    to    dissipate    heat.    Due    to    the\nthermophysical  properties  of  the  heat  transfer  fluids\nused and the effects of the variable nature of the fluid-\nstirring   and   package-mounting   procedures,   this   test\nmethod should only be used for comparing the thermal\ncharacteristics of plastic packages in the same fluid bath\nsystem.\n2  Applicable Documents\n2. 1  SEMI Specification\nSEMI  G32  \u2014  Guideline  for  Unencapsulated  Thermal\nTest Chip\n3  Definitions\nThe  following  definitions  and  symbols  shall  apply  for\nthe purpose of this test:\ncase  temperature,  T\nC\n\u2014  in  degrees  Celsius.  The  case\ntemperature is the temperature at a specified accessible\nreference    point    on    the    package    in    which    the\nmicroelectronic chip is mounted.\njunction  temperature,  T\nJ\n\u2014  in  degrees  Celsius.  The\nterm   is   used   to   denote   the   temperature   of   the\nsemiconductor junction in the microcircuit in which the\nmajor part of the heat is generated. For purposes of this\ntest,    the    measured    junction    temperature    is    only\nindicative  of  the  temperature  in  the  immediate  vicinity\nof the element used to sense the temperature.\npower dissipation, P\nH\n\u2014 in watts, is the heating power\napplied  to  the  device  causing  a  junction-to-reference\npoint temperature difference.\nthermal   resistance,   junction   to   specified   reference\npoint,  R\n\u03b8JR\n\u2014  in  degrees  Celsius/watt.  The  thermal\nresistance   of   the   microcircuit   is   the   temperature\ndifference from the junction to some reference point on\nthe package divided by the power dissipation P\nH\n.\ntemperature-sensitive      parameter,      TSP      \u2014      the\ntemperature-dependent  electrical  characteristic  of  the\njunction under test which can be calibrated with respect\nto  temperature  and  subsequently  used  to  detect  the\njunction temperature of interest.\n4  Apparatus\nThe  apparatus  required  for  these  tests  shall  include  the\nfollowing as applicable to the specified test procedures:\na.   Thermocouple  material  shall  be  copper-constantan\n(type  T)  or  equivalent,  for  the  temperature  range\n-100  to  +  300\xb0C.  The  wire  size  shall  be  no  larger\nthan    AWG    size    30.    The    junction    of    the\nthermocouple shall be welded to form a bead rather\nthan   soldered   or   twisted.   The   accuracy   of   the\nthermocouple   and   associated   measuring   system\nshall be \xb1 0.5\xb0C.\nb.   Suitable electrical equipment as required to provide\ncontrolled levels of conditioning power and to make\nthe specified measurements. The instrument used to\nelectrically     measure     the     temperature-sensitive\nparameter  shall  be  capable  of  resolving  a  voltage\nchange of 0.5 mV.\nc.   Controlled   temperature   chamber   or   fluid   bath\ncapable of maintaining the specified reference point\ntemperature   to   within   \xb1   0.5\xb0C   of   the   preset\n(measured)  value.  A  typical  temperature-controlled\nfluid   bath   assembly   is   presented   for   illustrative\npurposes only.\n4. 1   Fluid  Bath  Assembly  \u2014  A  typi cal  temperature-\ncontrolled  fluid  bath  for  thermally  characterizing  the\nmicroelectronic device under test is shown in Figure 1.\nIn  this  figure,  the  package  is  mounted  in  a  fluid  bath\nseparate  from  the  fluid  circulator,  although  it  can  be\nimmersed  directly  in  an  integrated  fluid  circulator/bath\nunit.  The  fluid  in  the  bath  should  be  continuously\nstirred  or  agitated  to  ensure  the  required  temperature\nstability  and  uniformity.  Since  this  working  fluid  is\nbeing  used  as  an  infinite  heat-sink,  the  case-to-fluid\n(ambient)     temperature     difference     at     the     case\ntemperature   reference   point   of   interest   should   be\nminimized,  i.e.,  \u2264  20\xb0C.  For  case-to-fluid  temperature\ndifferences    >    20\xb0C,    accuracy    and    repeatability\ndifficulties    may    occur    due    to    a    large    variable\ntemperature gradient in the fluid film boundary layer at\nthe     package-fluid     interface.     The     case-to-fluid\ntemperature difference can be minimized by increasing"),(0,i.yg)("p",null,"SEMI G43-87 \xa9 SEMI 1986, 19872\nthe  fluid  velocity  and  by  decreasing  the  power  density\nseen by the fluid.\nThe device under test should be mounted such that heat\ntransfer to the fluid is not impeded. For leaded devices,\nthe leads should be oriented in such a manner so as not\nto  interfere  with  the  heat  transfer  to  the  fluid  and\nprovide  freedom  to  any  thermal  currents  caused  by  the\npower dissipation within the package. The microcircuit\npackage shall be mounted such that conduction cooling\nthrough  the  leads  or  test  socket  or  both  shall  be  small\ncompared   to   the   other   cooling   mechanisms.   To\nminimize conduction through the leads, a special socket\njig that connects No. 36 AWG wire to the device socket\nshould be used.\nThe case temperature of the device under test should be\nmeasured  with  a  thermocouple  that  is  attached  to  the\npackage/lead  and  should  not  be  assumed  to  be  at  the\nfluid  temperature.  The  working  fluid  should  have  a\nthermal   conductivity   at   25\xb0C   of   at   least   0.0006\nW/cm\xb0C.  Working  fluids  such  as  inert  fluorocarbon\nliquids and silicone oils are suitable as cooling media.\n5  Procedure\n5. 1      Direct     Measurement     of     Refere nce     Point\nTemperature, T\nR\n= T\nc\n\u2014 For the purpose of measuring\na    microelectronic    device    thermal    resistance,    the\nreference  point  temperature  shall  be  measured  at  the\npackage   location   of   highest   temperature   which   is\naccessible  from  outside  the  package.  This  reference\npoint  location  is  determined  with  the  device  operating\nin free air and with no external heat-sinking. In general,\nthis reference point is found to be on the surface of the\nbody of the package, or on a lead near the body, in the\nmajor path of heat flow from the chip heating surface to\nthe  ambient  fluid.  The  package  surface  may  be  altered\nto   facilitate   this   measurement   provided   that   such\nalteration does not affect the original heat transfer paths\nand,  hence,  the  thermal  resistance,  within  the  package\nby more than a few percent.\n5. 1.1   Case  Temperature,  T\nc\n\u2014  The   microelectronic\ndevice  under  test  shall  be  mounted  under  specified\nconditions  so  that  the  case  temperature  can  be  held  at\nthe  specified  value.  A  thermocouple  shall  be  attached\non the surface of the device package directly under the\nchip   (i.e.,   on   the   base   plane   of   the   package).   A\nconducting  epoxy  may  be  used  for  this  purpose.  The\nthermocouple   bead   should   be   in   direct   mechanical\ncontact  with  the  package  of  the  microelectronic  device\nunder  test.  Care  should  be  taken  to  minimize  exposure\nof   the   thermocouple   bead   to   the   high   temperature\ngradient in the fluid film boundary layer at the package-\nfluid interface.\nIf it is found that attaching the thermocouple directly to\nthe  case  is  impractical,  an  alternate  approach  using  a\nthermocouple  welded  to  one  side  of  a  thin  metal  disk\nshould  be  used.  This  can  be  accomplished  by  parallel\ngap welding the crossed thermocouple wires to one side\nof  a  0.25  cm  (0.094  in)  diameter,  0.02  cm  (0.008  in)\nthick  beryllium-copper  disk  and  then,  with  a  thin  layer\nof  adhesive,  bonding  the  other  side  of  the  disk  to  the\ncase at the point of interest. The exposed thermocouple\nbead/wire  on  the  disk  shall  be  covered  with  epoxy  or\nsilicone  rubber.  The  attached  thermocouple  should  not\nunduly interfere with heat transfer to the fluid.\n5. 2  Thermal Resistance,      Junction-t o-Specified\nReference Point, R\n\u03b8JR\n5. 2.1     General    Considerations    \u2014    Th e    thermal\nresistance of a semiconductor device is a measure of the\nability of its carrier or package and mounting technique\nto  provide  for  heat  removal  from  the  semiconductor\njunction.  The  thermal  resistance  of  a  microelectronic\ndevice can be calculated when the case temperature and\npower  dissipation  in  the  device  and  a  measurement  of\nthe junction temperature are known.\nWhen making the indicated measurements, the package\nshall    be    considered    to    have    achieved    thermal\nequilibrium   when   halving   the   time   between   the\napplication  of  power  and  the  taking  of  the  reading\ncauses  no  error  in  the  indicated  results  within  the\nrequired accuracy of measurement.\n5. 2.2   Indirect  Measurement  of  Junct ion  Temperature\nfor the Determination of R\n\u03b8JR\n\u2014 The purpose of the test\nis   to   measure   the   thermal   resistance   of   integrated\ncircuits  by  using  particular  semiconductor  elements  on\nthe  chip  to  indicate  the  device  junction  temperature.  In\norder  to  obtain  a  realistic  estimate  of  the  operating\njunction  temperature,  the  whole  chip  in  the  package\nshould  be  powered  in  order  to  provide  the  proper\ninternal  temperature  distribution.  During  measurement\nof  the  junction  temperature,  the  chip  heating  power\n(constant  voltage  source)  shall  remain  constant  while\nthe  junction  calibration  current  remains  stable.  It  is\nassumed that the calibration current will not be affected\nby   the   circuit   operation   during   the   application   of\nheating power.\nThe  temperature-sensitive  device  parameter  is  used  as\nan    indicator    of    an    average    (weighted)    junction\ntemperature    of    the    semiconductor    element    for\ncalculations   of   thermal   resistance.   The   measured\njunction  temperature  is  indicative  of  the  temperature\nonly  in  the  immediate  vicinity  of  the  element  used  to\nsense the temperature.\nThe      temperature-sensitive      electrical      parameters\ngenerally   used   to   indirectly   measure   the   junction\ntemperature  are  the  forward  voltage  of  diodes  and  the"),(0,i.yg)("p",null,"SEMI G43-87 \xa9 SEMI 1986, 19873\nemitter-base   voltage   of   bipolar   transistors.   Other\nappropriate  temperature-sensitive  parameters  may  be\nused  for  indirectly  measuring  junction  temperature  for\nfabrication  technologies  that  do  not  lend  themselves  to\nsensing the active junction voltages.\n5. 2.2.1   Steady-State  Technique  for  Me asuring  T\nJ\n\u2014\nThe  following  symbols  shall  apply  for  the  purpose  of\nthese measurements:\nI\nM\n\u2014 ring current in milliamperes.\nV\nMH\n\u2014  Value  of  temperature-sensitive  parameters  in\nmillivolts,  measured  at  I\nM\n,  and  corresponding  to  the\ntemperature of the junction heated by P\nH\n.\nT\nMC\n\u2014  Calibration  temperature  in  degrees  Celsius,\nmeasured at the reference point.\nV\nMC\n\u2014  Value  of  temperature-sensitive  parameter  in\nmillivolts, measured at I\nM\nand specific value of T\nMC\n.\nThe measurement of T\nJ\nusing  junction  forward  voltage\nas the TSP is made in the following manner:\nStep  1  \u2014  Measurement  of  the  temperature  coefficient\nof the TSP (calibration).\nThe  coefficient  of  the  temperature-sensitive  parameter\nis  generated  by  measuring  the  TSP  as  a  function  of  the\nreference  point  temperature,  for  a  specified  constant\nmeasuring  current,  I\nM\n,  by  externally  heating  the  device\nunder  test  in  an  oven  or  in  a  fluid  bath.  The  reference\npoint  temperature  range  used  during  calibration  shall\nencompass  the  temperature  range  encountered  in  the\npower  application  test  (see  Step  2).  The  measuring\ncurrent is generally chosen such that the TSP decreases\nlinearly  with  increasing  temperature  over  the  range  of\ninterest and that negligible internal heating occurs in the\nsilicon  and  metal  traces.  For  determining  the  optimum\nTSP  calibration  or  measuring  current,  V\nMC\nvs.  log  I\nM\ncurves  for  two  temperature  levels  that  encompass  the\ncalibration   temperature   range   of   interest   should   be\nplotted.  The  optimum  measuring  current,  I\nM\n,  is  then\nselected such that it resides on the linear portion of the\ntwo  V\nMC\nvs.  log  I\nM\ncurves  that  were  generated.  A\nmeasuring   current   ranging   from   0.05   to   5   mA   is\ngenerally  used,  depending  on  the  specifications  and\noperating   conditions   of   the   device   under   test,   for\nmeasuring  the  TSP.  The  value  of  the  TSP  temperature\ncoefficient   V\nMC\n/T\nMC\n,   for   the   particular   measuring\ncurrent   used   in   the   test,   is   calculated   from   the\ncalibration  curve,  V\nMC\nvs.  T\nMC\n.  At  least  three  points\nshould  be  used  to  generate  the  voltage  vs.  temperature\ncurve  for  the  determination  of  the  TSP  temperature\ncoefficient.\nStep 2 \u2014 Power application test.\nThe  power  application  test  is  performed  in  two  parts.\nFor   both   portions   of   the   test,   the   reference   point\ntemperature is held constant at a preset value. The first\nmeasurement  to  be  made  is  that  of  the  temperature-\nsensitive    parameter,    i.e.,    V\nMC\n,    under    operating\nconditions  with  the  measuring  current,  I\nM\n,  used  during\nthe  calibration  procedure.  The  microelectronic  device\nunder  test  shall  then  be  operated  with  heating  power\n(P\nH\n)   applied.   The   temperature-sensitive   parameter,\nV\nMH\n,   shall   be   measured   with   constant   measuring\ncurrent,  I\nM\n,  that  was  applied  during  the  calibration\nprocedure (see Step 1).\nThe  heating  power,  P\nH\n,  shall  be  chosen  such  that  the\ncalculated    junction-to-reference    point    temperature\ndifference   as   measured   at   V\nMH\nis   \u2265   20\xb0C.      In\naccomplishing this, the device under test should not be\noperated at such a high heating power level that the on-\nchip  temperature-sensing  and  heating  circuitry  is  no\nlonger  electrically  isolated.    Care  should  also  be  taken\nnot   to   exceed   the   design   ratings   of   the   package-\ninterconnect    system,    as    this    may    lead    to    an\noverestimation  of  the  power  being  dissipated  in  the\nactive area of the chip due to excessive power losses in\nthe package leads and wire bonds.  The values of V\nMH\n,\nV\nMC\n, and P\nH\nare recorded during the power application\ntest.\nThe  following  data  shall  be  recorded  for  these  test\nconditions:\na.   Temperature-sensitive   electrical   parameters   (V\nF\n,\nV\nEB\n, or other appropriate TSP).\nb.   Junction  temperature,  T\nJ\n,   is   calculated   from   the\nequation:\nT\nJ\n=T\nR\n+V\nMH\n\u2212V\nMC\n()\n\u2206V\nMC\n\u2206T\nMC"),(0,i.yg)("p",null,"\xea\n\xea"),(0,i.yg)("p",null,"\xfa\n\xfa\n\u22121\nwhere   T\nR\n=T\nC"),(0,i.yg)("p",null,"c.   Case temperature, T\nC\n(including specific location).\nd.   Power dissipation, P\nH\n.\ne.   Mounting    arrangement    (including    method    of\nthermocouple attachment and fluid temperature).\n5. 3\nCalculations of R\n\u03b8JR\n5. 3.1   Calculations  of  Package  Therm al  Resistance \u2014\nThe  thermal  resistance  of  a  microelectronic  device  can\nbe  calculated  when  the  junction  temperature,  T\nJ\n,  has\nbeen  measured  in  accordance  with  procedures  outlined\nin Sections 5.1 and 5.2.\nWith  the  data  recorded  from  each  test,  the  thermal\nresistance shall be determined from:"),(0,i.yg)("p",null,"SEMI G43-87 \xa9 SEMI 1986, 19874\nR"),(0,i.yg)("h1",{id:"\u03b8jr"},"\u0398JR"),(0,i.yg)("p",null,"T\nJ\n\u2212T\nR\nP\nH(Package)\njunction - to - reference point\nwhere\nR\n\u0398JR\n=R\n\u0398JA\nand T\nR\n=T\nA\n.\n6  Summary Report\nThe following details shall be specified as appropriate:\na.   Description of package; including thermal test chip,\nlocation    of    case    or    chip    carrier    temperature\nmeasurement(s), and mounting arrangement.\nb.   Test condition(s), as applicable (see Section 5).\nc.   Test voltage(s), current(s), and power dissipation of\ntest chip.\nd.   Recorded data for each test condition, as applicable.\ne.   Symbol(s)   with   subscript   designation(s)   of   the\nthermal characteristics determined.\nf.   Accept or reject criteria.\nFigure 1\nTemperature Controlled Fluid Bath Assembly\nNOTICE:\nThese  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G44-94 \xa9 SEMI 1986, 19941\nSEMI G44-94\nSPECIFICATION FOR LEAD FINISHES FOR GLASS TO METAL SEAL\nCERAMIC PACKAGES (ACTIVE DEVICES ONLY)\n1  Preface"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  This specification defines lead  finishes for glass to\nmetal seal ceramic packages assembled with iron-nickel\nalloy  leadframe  construction.  It  defines  composition,\nproperties,  limits,  and  refers  to  appropriate  tests  for\nutility."),(0,i.yg)("li",{parentName:"ol"},"2   Scope  \u2014  The  criteria  detailed   in  this  document\napplies   to   glass   to   metal   seal   ceramic   packages,\nassembled      with      iron-nickel      alloy      leadframe\nconstruction,   which   conforms   to   composition   limits\nspecified  in  MIL-M-38510  as  lead  material  Type  A  or\nType B."),(0,i.yg)("li",{parentName:"ol"},"3   Units  \u2014  U.S.  Customary  (inch -pound)  or  metric\n(SI)  units  may  be  used  at  the  customer\u2019s  discretion.\nThis  specification  uses  U.S.  Customary  units  as  the\nprime unit.\n2  Applicable Documents"),(0,i.yg)("li",{parentName:"ol"},"1   Order  of  Precedence  \u2014  To  av oid  conflicts,  the\norder of precedence when ordering packages shall be as\nfollows:\nPurchase Order\nCustomer Package Drawing\nThis Specification\nReference Documents\nRelated Documents"),(0,i.yg)("li",{parentName:"ol"},"1.1  SEMI Specifications\nSEMI  G2  \u2014  Specification;  Metallic  Leadframes  for\nCer-DIP Packages\nSEMI  G35  \u2014  Specification;  Test  Methods  for  Lead\nFinishes on Semiconductor (Active Devices)"),(0,i.yg)("li",{parentName:"ol"},"1.2  ASTM Specifications\n1\nB   487   \u2014   Measuring   Metal   and   Oxide   Coating\nThickness  by  Microscopical  Examination  of  a  Cross\nSection\nB  545  \u2014  Standard  Specification  for  Electro-deposited\nCoatings of Tin\nB  567  \u2014  Measurement  of  Coating  Thickness  by  the\nBeta Backscatter Principle")),(0,i.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohoken, PA 19428-2959\nB  568  \u2014  Measurement  for  Coating  Thickness  by  X-\nRay Spectrometry\nB 571 \u2014 Adhesion of Metallic Coatings\nE 384 \u2014 Standard Test Methods for Micro-hardness of\nMaterials\n2. 1.3  Federal Specification\n2\nQQ-S-571  \u2014  Solder,  Tin  Alloy;  Tin-Lead  Alloy;  and\nLead (Pb) Alloy\n2. 2  Military Specifications\n2\nMIL-T-10727  \u2014  Tin  Plating;  Electrodeposits  or  Hot\nDipped, for Ferrous and Non-Ferrous Metals\nMIL-G-45204  \u2014 Gold Plating, Electrodeposited\nMIL-STD-883 \u2014  Test  Methods  and  Procedures  for\nMicroelectronics\nMIL-M-38510  \u2014 Microcircuits, General Specification\n3  Terminology\nblister   \u2014   An   enclosed   localized   separation   of   the\nplating from its base metal or an underplated layer that\ndoes not expose the underlying layer.\npit \u2014 A shallow depression or crater. The bottom of the\ndepression must be visible.\nsolder \u2014 As used in this specification, refers to tin lead\n(Pb)  as  63/37  or  60/40,  unless  otherwise  specified  and\nagreed  upon  between  user  and  supplier  and  stated  on\nprocurement drawings.\n4  Dimensions and Material\nComposition      limits,      mechanical      and      physical\nproperties,   dimensions   and   tolerances   for   Cer-DIP\nleadframes are as stated in SEMI G2.\nTable   1   lists   recommended   finishes   for   devices\nemploying  iron  nickel  alloy  leadframe  (MIL-M-38510\nLead Material Type A or Type B).\nGold plate is useable in socketed applications as well as\nin soldered applications. Hardness, grain size, and other\nproperties   shall   be   specified   in   the   procurement\ndrawing."),(0,i.yg)("p",null,"2 Military Standards, Naval Publications and Form Center, 5801\nTabor Avenue, Philadelphia, PA 19120"),(0,i.yg)("p",null,"SEMI G44-94 \xa9 SEMI 1986, 19942\n5  Lead Finish Requirements\n5. 1  Tin Electroplate\n5. 1.1  Composition \u2014 The tin depos it shall not be less\nthan  99.8%  pure  tin  and  shall  not  contain  more  than\n0. 05% pure carbon. The deposit is Type 1 as defined in\nMIL-T-10727.\n5. 1.2    Characteristics   \u2014   The   proced ure   used   for\nevaluating the tin coating and the general requirements\nfor  the  coating  shall  comply  with  ASTM  B  545  or  the\nlatest current revision, except where noted below.\n5. 1.2.1   Thickness  \u2014  The  plated  coatin g  as  measured\non the major flat of the leads shall be a minimum of 300\nmicroinches (7.5 micrometers).\n5. 1.2.2   Appearance  \u2014  Surface  appear ance  shall  be\nsmooth,  fine  grained,  adherent  and  free  from  exposed\nbasis metal or underplate, visible blisters, pits, nodules,\nporosity, indications of burning, excessive edge buildup\nand other detrimental defects.\n5. 1.2.3  Hardness \u2014 None specified.\n5. 1.2.4    Preservation   \u2014   Preservation   c oating,   if\ndesired   and   agreed   upon   by   user   and   supplier,   is\nacceptable.  (Example:  Stearic  acid  solution  in  xylol  as\ndefined in MIL-T-10727.)\n5. 2  Tin Lead (SnPb) Electroplate\n5. 2.1   Composition  \u2014  Major  constitu ents  shall  be  tin\nand  lead  (Pb)  with  minor  impurities.  Range  of  major\nconstituents shall be:\nTin50%-98%\nLead (Pb)2%-50%\nNominal60% Tin, 40% Lead (Pb)\nNOTE:  Users  should  be  advised  that  many  plating  solutions\ncontaining   lead   (Pb)   also   contain   acid   fluorides.   Such\nsolutions  will  attack  those  glass  materials  commonly  used  in\nceramic   packages.   Adequate   process   controls   must   be\ndeveloped and used in conjunction with this plating process to\nensure package and device integrity.\n5. 2.2  Purity and Application \u2014 Per  MIL-M-38510.\n5. 2.3    Thickness   \u2014   Shall   be   a   minim um   of   7.5\nmicrometers  (300  microinches)  as  measured  on  the\nmajor flat of the leads.\n5. 2.4   Appearance   \u2014   Surface   appear ance   shall   be\nsmooth,  fine-grained,  adherent,  and  free  from  exposed\nbasis metal or underplate, visible blisters, pits, nodules,\nporosity, indications of burning, excessive edge buildup\nand other detrimental defects.\n5. 2.5  Hardness \u2014 None specified.\n5. 3  Tin/Lead (Pb) Solder-Dip\n5. 3.1   Solder  Pot  Composition  and  P urity  \u2014  Sn60  or\nSn63, per QQ-S-571.\n5. 3.2    Thickness   \u2014   Shall   be   a   minim um   of   5\nmicrometers  (200  microinches)  as  measured  on  the\nmajor flat of the leads.\n5. 3.3    Process   Conformance   \u2014   Sold er   coating   is\napplicable as shown in Table 1. In addition, the coating\nis acceptable as follows:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Over  the  electroplated  tin  or  tin/lead  as  per  Section"),(0,i.yg)("li",{parentName:"ol"},"1 or 4.2."),(0,i.yg)("li",{parentName:"ol"},"Over the electroplated gold as per Section 4.4."),(0,i.yg)("li",{parentName:"ol"},"3.4   Appearance  \u2014  Surface  shall  b e  smooth  and\ncontinuous."),(0,i.yg)("li",{parentName:"ol"},"3.5  Hardness \u2014 None specified."),(0,i.yg)("li",{parentName:"ol"},"3.6  Coverage \u2014 Electroplated pac kages."),(0,i.yg)("li",{parentName:"ol"},"3.6.1   The  solder  dip  shall  extend  up   to  and  beyond\nthe effective seating plane for Cer-DIPs."),(0,i.yg)("li",{parentName:"ol"},'3.6.2   The  solder  dip  shall  extend  wi thin  .030"  from\nglass seal for Cer-Packs.'),(0,i.yg)("li",{parentName:"ol"},"3.7  Coverage \u2014 Non-coated pack ages."),(0,i.yg)("li",{parentName:"ol"},"3.7.1   When  applied  over  the  base  m etal,  hot  solder\ndip shall cover the entire lead to the glass seal or point\nof emergence of the lead or metallized contact through\nthe package wall."),(0,i.yg)("li",{parentName:"ol"},"4  Gold Electroplate"),(0,i.yg)("li",{parentName:"ol"},"4.1  Composition  \u2014  Gold  plating  s hall  be  applied  in\naccordance  with  MIL-G-45204  in  any  and  all  of  the\nfollowing grades depending on application.\nType I99.7% minimum\nType II99.0% minimum\nType III99.9% minimum\nNOTE: Type II is suitable for socketing application only."),(0,i.yg)("li",{parentName:"ol"},"4.2   Thickness  \u2014  Shall  be  1.27\u20135.7 2  micrometers\n(50-225  microinches)  as  measured  on  the  major  flat  of\nthe leads per MIL-M-38510."),(0,i.yg)("li",{parentName:"ol"},"4.3   Appearance   \u2014   Surface   appear ance   shall   be\nsmooth,  fine-grained,  adherent  and  free  from  exposed\nbasis metal or underplate, visible blisters, pits, nodules,\nporosity,    indications    of    burning,    excessive    edge\nbuildup, and other detrimental defects."),(0,i.yg)("li",{parentName:"ol"},"4.4   Purity  \u2014  Composition  limits  a re  as  specified  in\nSection 4.4.1 above. Individual metallics in the deposit\nshall   not   exceed   0.1%.   Metallic   hardening   agents,")),(0,i.yg)("p",null,"SEMI G44-94 \xa9 SEMI 1986, 19943\npurposely  added  to  adjust  a  plating  bath  to  specified\nhardness are not considered as impurities.\n5. 4.5  Hardness \u2014 Depending on typ e and application,\nhardness  is  specified,  using  Knoop  indenter  in  the\nfollowing  categories  (testing  is  done  as  per  ASTM  E\n384):\nTypeGrade\nHardness\n(Knoop)\nIA90 max\nB91-129\nC130-200\nIIB91-129\nC130-200\nD201 and over\nIIIA90 max\n5. 5  Reflowed Plated Tin or Plated  Tin/Lead\n5. 5.1  Composition \u2014 As per the pla ted finish, Section\n4. 1.2 or 4.2.1, as applicable.\n5. 5.2   Characteristics  \u2014  As  per  4.1. 2  and  4.2,  as\napplicable.\n5. 5.3   Thickness  \u2014  The  thickness  of   such  reflowed\ncoatings   must   be   a   minimum   of   200   microinches\nmeasured on a significant surface.\n5. 5.4   Appearance  \u2014  The  appearanc e  of  reflowed\ncoatings must be smooth and continuous.\nTable 1  Recommended Finishes\nUndercoating\nFinishMil Spec\nOver\nBase\nMetal\nNiSn   SnPb   Au\nTinMIL-T-10727XX\nTinLead\n(SnPB)\nMIL-M-38510XX\nElectroplate\nSolder\nQQ-S-571XXXXX\nDIP(SnpB)\nGold\nMIL-G-45204XX*\n*Ni undercoat required by MIL-M-38510.\n6  Test Methods\nTests  for  the  lead  finishes  shall  be  in  accordance  with\nSEMI G35.\n7  Sampling\nThe  sampling  plan,  based  on  MIL-STD-105  shall  be\nagreed between vendor and customer.\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,'SEMI G45-93 \xa9 SEMI 1986, 19931\nSEMI G45-93\nRECOMMENDED PRACTICE FOR FLASH CHARACTERISTICS OF\nTHERMOSETTING MOLDING COMPOUNDS\n1  Scope\nThis  method  describes  a  procedure  for  measuring  the\nflashing characteristics of semiconductor grade transfer\nmolding compounds.\n2  Significance\n2. 1   The  flashing  tendency  for  sem iconductor  grade\nmolding   compounds   depends   on   the   interaction   of\nseveral  variables,  including  mold  conditions,  process\nparameters,  molding  compound  viscosity,  and  curing\ncharacteristics.  This  test  is  not  a  valid  method  for\npredicting the flashing performance in all mold types. It\nis  a  method  for  comparing  flash  tendency  and  flashing\ntype  of  different  molding  compounds  when  evaluated\nunder a specific set of molding process parameters.\n2. 2    Flashing   presents   problems   wi th   subsequent\nprocessing of plastic packaged devices after molding. A\nhigh  flashing  tendency  increases  die  wear  in  the  trim\nand form operation, may interfere with plating or solder\ndip finishing operations, and may prevent good contact\nfor   electrical   test.   Thus,   reduced   tendency   toward\nflashing  will  improve  the  plastic  package  subassembly\noperations.  The  information  from  this  test  will  be  of\nvalue   in   rating   flash   performance   of   any   given\ncompound to that in production use.\n3  Apparatus\n3. 1    Transfer   molding   press   with   a    platen   area\nsufficient  to  maintain  a  uniform  mold  temperature  and\nhaving  (1)  a  transfer  piston  pressure  potential  of  1000\npsi  on  the  material;  (2)  sufficient  clamping  pressure  to\nprevent flashing of the molding compound at clamping\nlands; and (3) a minimum plunger speed of 25.4 mm (1\ninch)  per  second  without  load.  The  pot  diameter  shall\nbe 31.75 to 44.45 \xb1 0.735 mm (1.250 to 1.750 \xb1 0.025\ninch)  and  the  clearance  between  pot  and  ram  shall  be\nsufficiently small that flashing does not occur above the\nfirst sealing groove on the ram.\n3. 2  Standard Flash Test Mold \u2014 P er Figure 1.\n3. 3    Force   Gauge   \u2014   With   appropr iate   range   to\ncalibrate  transfer  pressure  to  minimum  of  10.343  mpa\n(1,500 psi).\n3. 4  Steel Rule \u2014 Measured in 0.25  mm (0.010 in).\n3. 5  Halo Lamp \u2014 3\xd7 magnificatio n, minimum.\n3. 6  Thermocouple and/or Pyrome ter Calibrated \u2014 In\nthe 160\xb0\u2013190\xb0C range (calibration to be checked every\n6 months).\n4  Test Conditions\n4. 1   Molding  Compounds  \u2014  Refrig erated  shipment\nand  storage  of  some  molding  compounds  is  necessary.\nThe  molding  compound  is  to  be  at  room  temperature\nbefore  the  container  is  opened.  Care  must  be  taken  to\npreserve  the  original  moisture  content.  The  material\nshould    be    in    powdered    form,    unless    otherwise\nspecified.\n4. 2   Flash  Test  Mold  \u2014  Shall  be  cl ean  and  free  from\nany mold release agents or lubricants. A standard mold\ncleaning   compound   can   be   used   to   insure   mold\ncleanliness.\n4. 3  Molding Conditions\n4. 3.1   The  temperature  of  the  mold  s hall  be  measured\nusing  a  thermocouple  inserted  in  the  mold  or  with  a\nsurface  pyrometer.  The  ram  shall  be  kept  at  the  mold\ntemperature. Molding temperature is to be 175\xb0C unless\notherwise  specified.  Temperature  must  be  maintained\nwithin \xb1 3\xb0C (\xb1 5\xb0F) of the specified temperature.\n4. 3.2  The transfer pressure for test, a s measured under\nthe transfer plunger, is to be 6.895 \xb1 0.177 mpa (1000 \xb1\n25 psi) unless otherwise specified.\n4. 3.3   The  weight  of  the  charge  shall   be  adjusted  to\ngive  a  molded  cull  thickness  of  3.303  \xb1  0.254  mm\n(0.130 \xb1 0.010") excluding vertical flash.\n4. 3.4  The free running ram speed sh all be at least 25.4\nmm/sec  (1"/sec).  Recommended  speed  is  100  \xb1  25\nmm/sec  into  the  pot  and  application  of  pressure  on  the\ncharge shall be maintained throughout the mold cycle.\n4. 3.5   Unless  otherwise  specified,  a  m inimum  of  1.5\nminutes close and cure time shall be used.\n4. 3.6   Flash  length  shall  be  measured   in  0.25  mm\n(0.010 in) intervals.\n5  Procedure\n5. 1   Thoroughly  clean  the  ram,  pot ,  and  mold  of  any\ncured compound, or other foreign matter.\n5. 2   Heat  the  mold  and  ram  to  with in  \xb1  3\xb0C  of  the\nspecified temperature.'),(0,i.yg)("p",null,"SEMI G45-93 \xa9 SEMI 1986, 19932\n5. 3  At the beginning of each series  of tests and at each\nchange   of   compound,   check   and   set   the   transfer\npressure using the force gauge. The proper force gauge\nsetting can be determined from the formula:\nF=\n\u03a0D\n2\nP\n4\nwhere F is the force in pounds, P is the desired pressure\non  the  material  in  psi,  and  D  is  the  ram  diameter  in\ninches.\n5. 4\nFor each material change, mak e at least three clean\nout runs using the material to be tested before recording\ndata.  These  runs  may  be  used  to  determine  the  charge\nweight.\n5. 5\nWeigh  out  the  compound  to  th e  nearest  0.1  g  as\npreviously  determined  to  yield  a  cull  of  3.302  \xb1  0.254\nmm (0.130 \xb1 0.010 in).\n5. 6\nRaise  the  ram,  add  the  compou nd  to  the  pot,  and\nimmediately activate the transfer cycle.\n5. 7\nRemove  cull  and  measure  thic kness.  If  the  cull  is\nnot within 0.130 \xb1 0.010 in, discard the run and repeat\nthe test, adjusting the charge weight as necessary.\n5. 8\nOpen  mold  and  measure  longe st  flash  for  each\nchannel   to   nearest   0.25   mm   (0.010   in)   using   3\xd7\nminimum magnification. Be sure to check both top and\nbottom plates of mold before measuring flash.\nNOTE:  Care  must  be  taken  to  include  the  measurement  of\ntransparent  and  semi-transparent  flash  which  may  be  present\nin  the  smaller  channel.  After  measurements,  diligence  is\nrequired  to  remove  all  flash,  including  the  transparent  and\nsemi-transparent varieties prior to the next test.\n5. 9   Repeat  Steps  5.6  through  5.8  a t  least  3  times  for\nrepeatability.\n6  Reporting of Results\n6. 1  Report the material designatio n and lot number.\n6. 2\nReport  the  average  and  standa rd  deviation  of  the\nflash length in each channel.\n6. 3\nReport  the  temperature  and  pre ssure  used  for  the\ntests.\nNOTE: Common Errors/Problems:\n\u2022 Inadequate  preheat  of  flash  mold  and/or  transfer\nplunger prior to test and between shots.\n\u2022 Incorrect cull thickness.\n\u2022 Omission  of  transparent  or  semi-transparent  flash\nin   measurement   (often   present   in   smallest   two\nchannels).\n\u2022 Inadequate cleaning of mold between shots.\n\u2022 Starting  from  the  end  of  the  ruler  to  make  flash\nlength measurements instead of starting at a known\ndistance from the end.\n\u2022 Inadequate  mold  break-in.  Three  shots  should  be\nrun    and    disregarded    before    recording    flash\nmeasurements for each material.\n\u2022 Sprue,   channel   entry   point,   and   mating   mold\nsurface  wear  may  produce  error  in  measurement\nand  correlation  problem.  The  impact  of  wear  on\nresults    has    not    been    determined.    Extent    of\npermissible mold wear requires agreement between\ntesting organizations."),(0,i.yg)("p",null,"SEMI G45-93 \xa9 SEMI 1986, 19933\nFigure 1\nFlash Test Mold"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Hand Mold, Polished, Very Well Mated Surfaces, Base Plates 0.75 thk."),(0,i.yg)("li",{parentName:"ol"},"Mold:  Common  Runner  Feeds  Flash  Channels  of  0.003,  0.0015,  0.0005,  and  0.00025  inches  by  0.375  wide  \xb1"),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("ol",{parentName:"li",start:25},(0,i.yg)("li",{parentName:"ol"}))),(0,i.yg)("li",{parentName:"ol"},"Mold Flash Channels: Surface Finish 8 microinches"),(0,i.yg)("li",{parentName:"ol"},'Mold Flash Channels Depth Tolerance:\na.    \xb1 0.00005" for 0.00025 and 0.0005: Channels\nb.    \xb1 0.0002" for 0.0015 and 0.003 Channels\nAUXILIARY INFORMATION\nConversions\nInches\nConversions\nMillimeters'),(0,i.yg)("li",{parentName:"ol"},"000203.20"),(0,i.yg)("li",{parentName:"ol"},"500114.30"),(0,i.yg)("li",{parentName:"ol"},"25057.15"),(0,i.yg)("li",{parentName:"ol"},"00050.80"),(0,i.yg)("li",{parentName:"ol"},"12528.58"),(0,i.yg)("li",{parentName:"ol"},"00025.40"),(0,i.yg)("li",{parentName:"ol"},"3779.58"),(0,i.yg)("li",{parentName:"ol"},"3759.53"),(0,i.yg)("li",{parentName:"ol"},"3007.62"),(0,i.yg)("li",{parentName:"ol"},"2526.40"),(0,i.yg)("li",{parentName:"ol"},"2506.35")),(0,i.yg)("p",null,"SEMI G45-93 \xa9 SEMI 1986, 19934\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother   relevant   literature   respecting   any   materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19881\nSEMI G46-88\nTEST METHOD FOR THERMAL TRANSIENT TESTING FOR DIE\nATTACHMENT EVALUATION OF INTEGRATED CIRCUITS\n1  Introduction"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    Purpose   \u2014   Evaluation   of   sem i conductor   die\nattachment    integrity    using    the    thermal    transient\ntechniques   as   implemented   by   the   Electrical   Test\nMethod on either thermal test chips or active devices."),(0,i.yg)("li",{parentName:"ol"},"2   Rationale  \u2014  Steady  state  therm al  response  (or\nthermal  resistance)  and  thermal  transient  response  of\ndiscrete  semiconductor  devices  and  integrated  circuits\nare   sensitive   to   the   presence   of   voids   in   the   die\nattachment  material  between  the  semiconductor  chip\nand package. These voids impede the flow of heat from\nthe   chip   to   the   substrate   (package).   Due   to   the\ndifference in the thermal time constants of the chip and\npackage, the measurement of transient thermal response\ncan  be  made  more  sensitive  to  the  presence  of  voids\nthan   can   the   measurement   of   steady   state   thermal\nresponse. This is because the chip thermal time constant\nis  generally  several  orders  of  magnitude  shorter  than\nthat  of  the  package.  Thus,  the  heating  power  pulse\nwidth can be selected so that only the chip and the chip\nto  substrate  interface  are  heated  during  the  pulse  by\nusing  a  pulse  width  somewhat  greater  than  the  chip\nthermal   time   constant,   but   less   than   that   of   the\nsubstrate. Heating power pulse widths ranging from 10\nto  400  milliseconds  have  been  found  to  satisfy  this\ncriterion.  This  enables  the  detection  of  voids  to  be\ngreatly  enhanced,  with  the  added  advantage  of  not\nhaving  to  heat  sink  the  device  under  test.  Thus,  the\ntransient   thermal   response   technique   is   less   time\nconsuming than the measurement of thermal resistance\nfor  use  as  a  manufacturing  screen,  process  control  or\nincoming    inspection    measure    for    die    attachment\nintegrity evaluation."),(0,i.yg)("li",{parentName:"ol"},"3    References   \u2014   The   following   d ocuments   are\nrecommended  reading  for  reference  and  test  method\nstandard description purposes:\nSEMI G32 \u2014 Unencapsulated Thermal Test Chip\nMIL-STD-883C\n1\n\u2014     Method     1012,     Thermal\nCharacteristics\n2  Definitions\nThe following symbols and terminology shall apply for\nthe purpose of this test method.")),(0,i.yg)("p",null,"1 Military Standards, Naval Publications and Form Center, 5801\nTabor Avenue, Philadelphia, PA 19120\n2. 1  V\nF\n\u2014  the  forward  biased  volta ge  of  the  diode\njunction  within  the  Device-Under-Test  (DUT)  used  for\njunction temperature sensing.\n2. 2  V\nFi\n\u2014  the  initial  V\nF\nvalue  befo re  application  of\nheating power.\n2. 3  V\nFf\n\u2014  the  final  V\nF\nvalue  after   application  of\nheating power.\n2. 4  \u2206V\nF\n\u2014  the  change  in  the  temp erature  sensitive\nparameter,  V\nF\n,  due  to  the  application  of  heating  power\nto the DUT.\n2. 5  V\nH\n\u2014  the  voltage  applied  to  th e  DUT  during  the\nheating time in order to cause power dissipation.\n2. 6  I\nH\n\u2014   the   heating   current   result ing   from   the\napplication of V\nH\nto the DUT.\n2. 7  P\nH\n\u2014 the heating power pulse   magnitude; product\nof V\nH\nand I\nH\n.\n2. 8  t\nH\n\u2014 the duration of P\nH\n(applie d to the DUT).\n2. 9  I\nM\n\u2014  the  measurement  current   used  to  forward\nbias    the    temperature    sensing    diode    junction    for\nmeasurement of V\nF\n.\n2. 10  t\nMD\n\u2014 measurement delay tim e can be defined in\none of two ways:\n2. 10.1   the  time  from  the  start  of  heati ng  power  (P\nH\n)\nremoval to the completion of the final V\nF\nmeasurement;\nor\n2. 10.2   the  time  from  the  start  of  heati ng  power  (P\nH\n)\nremoval  to  the  start  of  the  final  V\nF\nmeasurement  time,\nreferred to as t\nSW\n.\n2. 11  t\nSW\n\u2014  sample  window  time  du ring  which  final\nVF   measurement   is   made;   applicable   only   if   t\nMD\ndefinition 2.10.2 is used.\n2. 12  K    \u2014    the    temperature-sensitive     parameter\ntemperature   coefficient   measured   at   IM   in   \xb0C   per\nmillivolt.\n2. 13   CU  \u2014  the  comparison  unit  con sisting  of  \u2206V\nF\ndivided  by  I\nH\n,  that  is  used  to  normalize  the  transient\nthermal response for variations in power dissipation; in\nunits of mV/A.\n2. 14  T\nJ\n\u2014 the device-under-test jun ction temperature.\n2. 15  \u2206T\nJ\n\u2014 the change in T\nJ\ncaused  by the application\nof P\nH\nfor a time equal to t\nH\n."),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19882\n2. 16  \u03c3\n\u2206\n\u2014 the standard deviation if  the \u2206V\nF\nresults for\na given test condition.\n2. 17  \u03c3\nCU\n\u2014  the  standard  deviation  o f  the  CU  results\nfor a given test condition.\n3  Test Operation\nThe  following  paragraphs  describe  in  conceptual  detail\nthe  operation  of  the  test  for  integrated  circuit  thermal\nresponse.\n3. 1  Set-Up \u2014 Shown in Figure 1 i s the set-up required\nfor  testing  either  active  devices  or  thermal  test  chips.\nFigure 1a is used for those cases in which the TSP is the\njunction    isolation    diode    forward    biased    voltage.\nThermal  test  chips  and  test  IC\u2019s  for  which  the  junction\nisolation  diode  is  either  not  available,  or  desirable  for\ntemperature  sensing,  can  be  handled  by  the  set-up\nshown in Figure 1b.\n3. 2   Apparatus  \u2014  To  implement  ei ther  version  of\nFigure 1 requires the following apparatus:\n3. 2.1  A constant voltage source capa ble of adjustment\nto  the  desired  value  of  V\nH\nand  able  to  supply  the  I\nH\nvalue drawn by the DUT.\n3. 2.2   A  constant  current  source  to  su pply  I\nM\nwith\nsufficient  voltage  compliance  to  turn  the  TSP  junction\nfully on.\n3. 2.3    An   electronic   switch   capable   o f   switching\nbetween the heating period conditions and measurement\nconditions  in  a  time  frame  short  enough  to  avoid  DUT\ncooling  during  the  transition;  this  typically  requires\nswitching in the microsecond range.\n3. 2.4    A   voltage   measurement   circuit    capable   of\naccurately  making  the  V\nH\nmeasurement  within  the  t\nMD\n(or  t\nMD\nplus  t\nSW\n,  depending  on  the  definitions  stated\npreviously) time frame with millivolt resolution.\n3. 3  Operation and Waveforms \u2014  The test begins with\nthe adjustment of I\nM\nand V\nH\nto the desired values. Then\nwith the electronic switch in position 1, the value of V\nF\nis measured. The switch is then moved to position 2 for\na  length  of  time  equal  to  t\nH\nand  the  value  of  I\nH\nis\nmeasured. Finally, at the conclusion of t\nH\n, the switch is\nagain moved to position 1 and the V\nF\nvalue is measured\nwithin  a  time  period  defined  by  t\nMD\n(or  t\nMD\nplus  t\nSW\n,\ndepending  on  the  definitions  stated  previously).  The\nvoltage  and  current  sources  are  then  turned  off  at  the\ncompletion of the test.\nThe voltage and current waveforms for the two versions\nof Figure 1 are shown in Figure 2.\n4  Test Procedure\nThe  procedures  below  describe  how  to  set  up  the  test\nconditions   and   determine   the   acceptance   limits   for\nimplementing    the    transient    thermal    test    for    die\nattachment    evaluation    using    the    apparatus    and\ndefinitions stated above.\n4. 1  Initial Device Testing Procedu re \u2014 The following\nsteps  describe  in  detail  how  to  set  up  the  apparatus\ndescribed   previously   for   proper   testing   of   various\nintegrated circuit devices.\nStep  1  \u2014  From  a  10  to  15  piece  sample  of  the\nintegrated  circuits  to  be  tested,  pick  any  one  device  to\nstart  the  set-up  process.  Set  up  the  test  apparatus  as\nfollows:\nV\nH\n=  5.0  V  (Or  some  other  desired  value  near  the\ndevice    under    tests    (DUT\u2019s)    normal    operating\nvoltage.)\nt\nH\n= 200 ms\nt\nMD\n= 15 us\nI\nM\n=  1.0  mA  (Or  some  other  value  appropriate  for\nthe specific device under test; typically in the range\nof 80 uA to 9.9 mA.)\nStep  2  \u2014  Insert  device  into  the  apparatus  test  fixture\nand initiate a test.\n(For best results, a test fixture that offers some form of\nheat sinking would be desirable.)\nStep  3  \u2014  If  \u2206V\nF\nis  in  the  20  to  40  mV  range,  then\nproceed  to  the  next  step.    This  range  corresponds  to  a\njunction  temperature  change  of  roughly  10\xb0C  to  20\xb0C\nand is sufficient for initial comparison purposes.\nIf \u2206V\nF\nis less than 20 mV, return to Step 1 and increase\nheating  power  into  device  by  increasing  V\nH\n,  or  by\nreconfiguring  the  DUT  connections  for  greater  power\ndissipation, or a combination of both.\nIf \u2206V\nF\nis greater than 80 mV, corresponding to a junc-\ntion  temperature  change  greater  than  40\xb0C,  it  would\nprobably  be  desirable  to  reduce  the  heating  power  by\nreturning    to    Step    1    and    reducing    V\nH\n,    or    by\nreconfiguring  the  DUT  connections  to  reduce  power\ndissipation, or a combination of the two.  Reducing V\nH\nis the preferable approach.\nBecause  two  different  devices  can  show  the  same  rise\nin  junction  temperature,  even  if  the  value  of  P\nH\nis\ndifferent,    a    comparison    of    the    devices    is    best\naccomplished   using   the   CU   value.   As   defined   in\nSection  2  above,  CU  provides  a  comparison  unit  that\ntakes into account different device I\nH\nvalues for a given\nV\nH\ntest condition."),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19883\nStep  4  \u2014  Test  each  of  the  sample  devices  and  record\nthe \u2206V\nF\nand CU data as shown in Figure 3.\nStep  5  \u2014  Select  out  the  devices  with  the  highest  and\nlowest  values  of  CU  and  put  the  remaining  devices\naside.\nThe \u2206V\nF\nvalues can be used instead of CU if the mea-\nsured  values  of  I\nH\nare  very  tightly  grouped  aroung  the\naverage value.\nStep  6  \u2014  Following  the  Heating  Time  (t\nH\n)  sequence\nshown  in  Figure  4,  read  and  record  the  \u2206V\nF\nand  CU\ndata values for each of the two devices of Step 5.\nStep  7  \u2014  Using  the  data  from  the  previous  step,\nprepare heating curves for the two devices in a manner\nsimilar to the examples shown in Figure 5.\nStep 8 \u2014 Interpretation of the heating curves is the next\nstep.   Realizing   that   the   thermal   characteristics   of\nidentical  chips  should  be  the  same  if  the  heating  time\n(t\nH\n) is less than or equal to the thermal time constant of\nthe  chip,  the  two  curves  should  start  out  the  same  for\nthe low values of t\nH\n. Non-identical chips (i.e., thinner or\nsmaller in cross section) will have completely different\ncurves, even at the smaller values of t\nH\n. As the value of\nt\nH\nis  increased,  thereby  overcoming  the  chip  thermal\nconstant,  heat  will  have  propagated  through  the  chip\ninto  the  die  attachment  region.  Since  the  heating  curve\ndevices  of  Step  5  were  specifically  chosen  for  their\ndifference,  the  curves  of  Figure  5  diverge  after  t\nH\nreaches  a  value  where  the  die  attachment  variance  has\nan effect on the device junction temperature. Increasing\nt\nH\nfurther  will  probably  result  in  a  flattening  of  the\ncurve  as  the  heating  propagates  in  the  device  package.\nIf  the  device  package  has  little  thermal  mass  and/or  is\nnot well mounted to a good heat sink, the curve will not\nflatten  very  much,  but  will  show  a  definite  change  in\nslope.  Figure  6  shows  the  key  elements  of  the  heating\ncurve.\nStep   9   \u2014   Using   the   heating   curve,   select   the\nappropriate  value  of  t\nH\nto  correspond  to  the  inflection\npoint  in  the  transition  region  between  heat  in  the  chip\nand heat in the package.\nIf  there  are  several  different  elements  in  the  heat  flow\npath-chip,     die     attachment,     substrate,     substrate\nattachment, and package, for example, in a hybrid there\nwill  be  several  plateaus  and  transitions  in  the  heating\ncurve.   Appropriate   selection   of   t\nH\nwill   optimize\nevaluation sensitivity to other attachment areas.\nStep  10  \u2014  Return  to  the  apparatus  and  set  t\nH\nequal  to\nthe value determined from Step 9.\nStep 11 \u2014 Because the selected value of t\nH\nis much less\nthan  that  for  thermal  equilibrium,  it  is  possible  to\nsignificantly    increase    the    heating    power    without\ndegrading   or   destroying   the   device.   The   increased\npower  dissipation  within  the  device  under  test  will\nresult  in  high  \u2206V\nF\nand/or  CU  values  that  will  make\ndetermination of acceptable and non-acceptable devices\nmuch easier.\nStep 12 \u2014 The pass/fail limit, the cutoff point between\nacceptable    and    non-acceptable    devices,    can    be\nestablished in a variety of ways:\na)   Correlation   to   other   die   attachment   evaluation\nmethods,  such  as  die  shear  and/or  x-ray;  while  these\ntwo  methods  have  little  actual  value  from  a  thermal\npoint  of  view,  they  do  represent  standardized  methods\nas described in MIL-STD specifications.\nb)  Maximum  allowable  junction  temperature  variation\nbetween  devices;  since  the  relationship  between  \u2206T\nJ\nand \u2206V\nF\nis  about  0.5\xb0C/mV,  the  junction  temperature\nspread  between  devicescan  be  easily  determined.  The\nT\nJ\npredicts reliability. Conversely, the T\nJ\nspread  neces-\nsary to meet the reliability projections can be translated\nto a \u2206V\nF\nand/or CU value for a Pass/Fail criteria, based\non  correlation  with  steady-state  thermal  equilibrium\nconditions.\nTo  fully  use  this  approach,  it  will  be  necessary  to\ncalibrate  the  devices  for  the  exact  value  of  the  T\nJ"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"V\nF\ncharacteristic.   The   characteristic\u2019s   slope,   commonly\nreferred to as K Factor, is easily measured on a sample\nbasis    using    a    voltmeter,    environmental    chamber,\ntemperature  indicator  and  a  power  supply  setup  for\nforcing,  both  active  devices  and  thermal  test  chips  as\nshown in Figure 7. A simple set of equations yields the\njunction temperature once K and \u2206V\nF\nare known:\n\u2206T\nj\n= | (K) (\u2206V\nF\n) |\nT\nJ\n= T\nA")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"\u2206T\nj\nWhere T\nA\nis the ambient or reference temperature.\nc) Statistically from a moderate size device sample; the\ndistribution  of  \u2206V\nF\nor  CU  values  should  be  a  normal\none  with  defective  devices  out  of  the  normal  range.\nFigure  8  shows  a  \u2206V\nF\ndistribution  for  a  sample  lot  of\nintegrated  ciruits.  Note  that  the  left-hand  side  of  the\nhistogram envelope is fairly well-defined, but the other\nside  is  greatly  skewed  to  the  right.  This  comes  about\nbecause   the   left-hand   side   is   constrained   by   the\nabsolutely  best  heat  flow  that  can  be  obtained  with  a\ngiven  chip  assembly  material  and  process.  The  other\nside has no such constraints because there is no limit as\nto how poorly a chip is mounted.")),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19884\nThe  usual  rule  of  thumb  in  setting  the  maximum  limit\nfor \u2206V\nF\nor  CU  is  to  use  the  distribution  average  value\nand one standard deviation ( \u03c3) i.e. \u2014\n(\u2206V\nF\n)\nhigh\nlimit\n=\u2206V\nF\n+X\u03c3\n\u2206\n(CU)\nhigh\nlimit\n=CU+X\u03c3\nCU\nWhere X = 1 in most cases.\nThe statistical data required is obtained by testing 40 or\nmore devices under the conditions of Step 11.\nStep  13  \u2014  Once  the  test  conditions  and  pass/fail  limit\nhave been determined, it is necessary only to record this\ninformation for future testing requirements of the same\ndevice   in   the   same   package.   With   the   apparatus\nproperly  set-up,  including  the  fail  limit  selector  on\nthose  apparatus  set  ups  so  equipped,  the  operator  need\nonly  insert  the  device,  initiate  a  test,  and  then  either\nread the \u2206V\nF\nor  CU  display  or  observe  the  appropriate\npass or fail indicaors.\nThe    steps    listed    hereto    have    been    conveniently\nsummarized  in  Figure  9.  The  total  time  required  to\nperform these steps is greatly dependent on the operator\nbut,  in  general,  should  require  about  one  hour  if  the\nstatistical approach of Step 12.C is used.\n4. 2\nRoutine  Device  Testing  Proced ure  \u2014  Once  the\nproper  control  settings  have  been  determined  for  a\nparticular   device   type   from   a   given   manufacturing\nprocess  or  vendor,  repeated  testing  of  that  device  type\nsimply requires that the same test conditions be used as\npreviously determined.\nNew  device  types  or  the  same  devices  manufactured\nwith a different process will require a repeat of Section\n4. 1.\n4. 3\nComparison  of  Different  Vend or  Devices  \u2014  Each\ndevice  type  is  defined  as  a  specific  chip  manufactured\nto  a  given  set  of  procedures.  Integrated  circuit  users\nwho  buy  a  specific  part  number  from  more  than  one\nvendor  or  manufacturers  that  redesign  or  otherwise\nmodify  the  fabrication  of  their  devices  will  be  able  to\nuse  the  heating  power  and  approximately  the  same  t\nH\nfor all vendors, but probably will have to use a different\n\u2206V\nF\nor  CU  pass/fail  limit  for  each  different  vendor\nbecause   the   K   Factor   for   parts   manufactured   by\ndifferent   vendors   will   probably   be   different.   The\ndifference can be determined in Step 12.B and using the\nsetup described in Figure 7.\n5  Test Condition Specificati on\nTo  properly  set  up  the  test  apparatus  and  to  insure\nrepeatable  measurements,  the  following  test  conditions\nmust be fully specified:\na.   V\nH\nb.   t\nH\nc.   I\nM\nd.   t\nMD\n(and t\nSW\nif appropriate)\ne.   DUT/apparatus interface (i.e., wiring connection)\nf.\u2206V\nH\nor CU data requirement\nFigure 1A\nSet-Up for Junction Isolation Diode Devices\nFigure 1B\nSet-Up for Parisitic Diode or Thermal Test Chip\nTemperature Sensing"),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19885\nFigure 2A\nWaferforms Associated with Figure 1A\nFigure 2B\nWaferforms Associated with Figure 2B\nFigure 3\nData Results for Initial 15-Piece Sample for tH\nValue of 200 ms"),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19886\nHeating Time t\nH\n(seconds)\nDUT #1 CU\n(m V/A)\nDUT#9 CU\n(m V/A)\n1 \xd7 10\n-4\n4343"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"54343\n24343\n34343\n44343\n64343\n84343\n1 \xd7 10\n-3\n4545"),(0,i.yg)("li",{parentName:"ol"},"54545\n24747\n34848\n45050\n65153\n85863\n1 \xd7 10\n-2\n6370"),(0,i.yg)("li",{parentName:"ol"},"57586\n285100\n3100122\n4112140\n6130168\n8145190\n1 \xd7 10\n-1\n157208"),(0,i.yg)("li",{parentName:"ol"},"5179243\n2195268\n3220308\n4239337\n6265373\n8285398\n1 \xd7 10\n0\n300416"),(0,i.yg)("li",{parentName:"ol"},"5323449\n2340470\n3362497\n4377518\n6398518\n8411563\n1 \xd7 10\n1\n421578\nFigure 4\nHeating Curve Data for Highest and Lowest Reading Devices from Figure 3")),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19887\nFigure 5\nFigure 6\nInterpretation of Heating Curves of Figure 5\nNOTE: Inflection point in curve occurs at approximately t\nH\n= 400 ms."),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19888\nFigure 7\nK Factor Calibration Setup and Procedure"),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 19889\nV   = 5.0 v\nT   = 400 ms\nI     = 1.0 mA\nt      = 20\nCU  = 249 mV/A\n\u03c3\n= 53.5 mV/A\nCU  = 302.5 mV/A\nH\nH\nM\nMD\ncu\nhigh\nlimit\nFigure 8\nCU  bar  graph  shows  thermal  distribution  of  50  devices  when  tested  at  a  heating  time  of  400  ms.  (Note:  CU  data\nrounded off to nearest m V/A.)\nGeneral DescriptionStepsComments\nA   Initial Setup1 thru 4   Approximate instrument settings to find variations among devices in 10 to 15\npiece sample.\nB    Heating Curve Generation5 thru 7   Using highest and lowest reading devices, generate Heating Curves.\nC    Heating Curve Interpretation8 thru 10  Heating Curve is used to find more appropriate value for t\nH\ncorresponding to heat\nin the die attachment are (or some other desired interface in the heat flow path).\nD   Final Setup11Heating Power applied during t\nH\nis increased in order to improve measurement\nsensitivity to variations among devices.\nE    Pass/F Determination12 thru 13 A variety of methods is available for setting the fail limit; the statistical approach\nis the fastest and easiest to implement.\nFigure  9  \u2014  Summary  table  of  steps  required  to  implement  thermal  transient  testing  for  IC  die  attachment\nevaluation."),(0,i.yg)("p",null,"SEMI G46-88 \xa9 SEMI 198810\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights or copyrights asserted in connection with any item\nmentioned  in  this  standard.  Users  of  this  standard  are\nexpressly  advised  that  determination  of  any  such  patent\nrights or copyrights, and the risk of infringement of such\nrights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,'SEMI G47-88 \xa9 SEMI 19881\nSEMI G47-88\nSPECIFICATION FOR PLASTIC MOLDED QUAD FLAT PACK\nLEADFRAMES\n1  Preface\nThis  specification  defines  the  acceptance  criteria  for\nleadframes designed for assembly of JEDEC registered\npublication  95  standard  outlines  for  \u201cPlastic  Quad  Flat\nPack 0.025" lead spacing (gull wing) packages\u201d. It is a\ndesign  guideline  for  packaging  engineers,  leadframe\nstampers   and   etchers,   mold   and   trim/form   tooling\nmanufacturers.   It   has   been   developed   to   meet   the\nrequirements of assemblers using automatic and manual\nequipment.\n2  Applicable Documents\n2. 1  SEMI Specifications\nSEMI G4  \u2014  Specification,  Integated  Circuit  Leadfame\nMaterials in the Production of Stamped Frames\nSEMI    G18    \u2014    Specification,    Integrated    Circuit\nLeadframe  Materials  Used  in  the  Production  of  Etched\nFrames\nSEMI     G10     \u2014     Standard     Method,     Mechanical\nMeasurement for Plastic Package Leadframes\nSEMI  G21  \u2014  Specification,  Plating  Integrated  Circuit\nLeadframes\n2. 2  ANSI Specification\n1\nY 14.5M-1982 \u2014 Dimensioning and Tolerancing\n2. 3  JEDEC Specification\n2\nRegistration 95 \u2014 Plastic Quad Flat Pack, 0.025" Lead\nSpacing (Gull Wing)\n2. 4  Military Specification\n3\nMIL-STD-105  \u2014  Sampling  Procedures  and  Tables  for\nInspection by Attributes\n3  Selected Definitions\nburr \u2014 a fragment of excess material either horizontal\nor vertical attached to the leadframe.\ncamber  \u2014  curvature  of  the  leadframe  strip  edge  (see\nFigure 1).'),(0,i.yg)("p",null,"1 ANSI, 1430 Broadway, New York, NY 10018\n2 Military Standards, Naval Publications and Form Center, 5801\nTabor Ave., Philadelphia, PA 19120\n3 JEDEC, 2001 Eye Street, N.W., Washington, D.C. 20006\ncoil  set  \u2014  Longitudinal  bowing  of  the  leadframe  (see\nFigure 2).\nFigure 1\nCamber\ncoined  area  \u2014  that  area  at  the  tip  end  of  the  bond\nfingers coined to produce a flattened area for functional\nuse (see Figure 3).\nFigure 2\nCoil Set\ncrossbow  \u2014  transverse  bowing  of  the  leadframe  (see\nFigure 4).\nlead  twist  \u2014  angular  rotation  of  bonding  fingers  (see\nFigure 5).\npits  \u2014  shallow  surface  depressions  or  craters  in  the\nleadframe material.\ntrue   position   circle   \u2014   that   circle   with   its   center\npositioned  at  the  center  of  the  coined  lead  defines  the\ndesign position of the lead tip."),(0,i.yg)("p",null,'SEMI G47-88 \xa9 SEMI 19882\nFigure 3\nCoined Area\nFigure 4\nCrossbow\nFigure 5\nLead Twist\n4  Ordering Information\nPurchasing  orders  for  leadframes  for  plastic  molded\nquad  flat  pack  packages  furnished  to  this  specification\nshall include the following items:\n4. 1  Drawing no. and revision leve l.\n4. 2  Material, alloy specification.\n4. 3  Lead count, and confirming no . of units per strip.\n4. 4  Requirement for material certi fication.\n4. 5  Leadframe plating specificatio ns.\n5  Dimensions\n5. 1  Tables 1, 2, 3, and 4.\n5. 2  Reference Figures 6 and 7 and  Details A and B.\n6  Defect Limits and Parame ters (to measure,\nsee SEMI G10, Standard Method for\nMechanical Measurement for Plastic Package\nLeadframes)\n6. 1  Lead Tip Width\n6. 1.1  Minimum Lead Tip Width \u2014  S hall  be  as  agreed\nto between supplier and purchaser.\n6. 1.2   Minimum  Flat  Wire  Bonding  A rea  \u2014  80%  of\nnominal lead width and 0.025" (0.635 mm) in length.\n6. 2  Coining and Metal Clearance\n6. 2.1  Coined Depth \u2014 0.0005" (0.0 13 mm) minimum\nto  30%  material  thickness  maximum  (stamped  frames\nonly).\n6. 2.2    Dimensions   shown   on   drawing s   are   before\ncoining.\n6. 2.3   Maximum  Coining  Bulge  \u2014  (S tamped  frame\nonly) shall not exceed 0.002" (0.051 mm) per edge and\nshall   be   governed   by   metal   to   metal   clearance\nrequirements (lead to lead and lead to pad).\n6. 2.4  Metal-to-Metal Clearance \u2014 S hall be as agreed\nto between supplier and purchaser.\n6. 3   Lead  Twist  \u2014  Shall  not  exceed   3.5  or  0.0006"\n(0.015 mm) per 0.001" (0.254 mm) of lead width.\n6. 4   Burrs  \u2014  Shall  be  firmly  attach ed  and  able  to\nwithstand  a  probe  force  of  10  grams.  All  burrs  vertical\nand  horizontal  in  any  location  shall  not  exceed  0.001"\n(0.0254 mm).\n6. 5   Die  Pad  Tilt  and  Flatness  \u2014  ( See  SEMI  G10  for\nmeasurement method.)\n6. 5.1  Tilt \u2014 0.001" (0.025 mm) max imum per 0.100"\n(2.54  mm)  of  length  or  width  in  the  undepressed  state,\nand  0.002"  (0.051  mm)  maximum  per  0.160"  (4.06\nmm)  of  length  or  width  in  the  depressed  state,  when\nmeasuring  corner  to  corner:  overall  maximum  not  to\nexceed a total of 0.006" (0.152 mm).\n6. 5.2   Flatness  \u2014  0.0002"  (0.005  mm )  per  0.100"\n(2.54  mm)  pad  length  when  measuring  from  the  center\nto  the  average  of  four  corners.  The  corners  are  defined\nat 0.005" (0.127 mm) from each edge.\n6. 6  Pits and Slug Marks\n6. 6.1  Within the functional area and  on external leads,\nno  slug  marks  and  pits  shall  exceed  0.0003"  (0.008'),(0,i.yg)("p",null,'SEMI G47-88 \xa9 SEMI 19883\nmm)  in  depth  and  0.0005"  (0.0013  mm)  in  length  (see\nSEMI G4).\n6. 6.2   They  shall  not  affect  lead  stren gth  and  shall  not\nexceed 0.001" (0.0254 mm) in depth and 0.002" (0.051\nmm) in length in non-functional areas.\n6. 7   Material  thickness  for  both  all oy  42  and  copper\nalloys  is  0.006"  (0.152  mm),  \xb1  0.00015"  (0.0038  mm)\nfor all lead counts.\nNOTE \u2014 The material thickness tolerance dimension listed in\nSection   6.7   is   currently   under   committee   review   and   is\nexpected to be revised to \xb1 0.0002".\n6. 8   Internal  Position  Tolerance  \u2014   The  centerline  of\nall  leadframe  features  must  be  within  T.P.T.  0.002"\n(0.051 mm) relative to center line of pilot holes on rail.\n6. 9  Progression\n6. 9.1  Single progression of one fram e is T.P.T. 0.002"\n(0.051 mm).\n6. 9.2  Accumulated progression toler ance over the strip\nlength  (measured  from  pitch  line  tooling  hole  to  pitch\nline  tooling  hole,  across  the  strip  length  minus  two\nunits) is within T.P.T. of 0.004" (0.102 mm).\n6. 10   Strip  Cut  Off  Location  \u2014  Shal l  be  within  T.P.T.\n0. 006" (0.154 mm) of nominal strip length.\n6. 11   Strip  Width  Tolerance  \u2014  T.P. T.  0.004"  (0.102\nmm) for copper and alloy 42 materials.\n6. 12   Camber  \u2014  Shall  not  exceed  0 .002"  (0.051  mm)\nover nominal strip length.\n6. 13  Coil Set \u2014 Maximum of 0.020 " (0.508 mm) over\nthe nominal strip length. This does not include material\nthickness.\n6. 14   Cross  Bow  \u2014  Shall  not  exceed   the  following\ndimensions:\nNo. of LeadsMaximum Cross Bow\n52\u20141000.006" (1.52 mm)\n132\u20141640.010" (0.254 mm)\n196\u20142440.012" (0.305 mm)\n7  Sampling\nSampling  will  be  determined  between  supplier  and\npurchaser.\n8  Packaging and Marking\n8. 1   Packaging  \u2014  Leadframes  mus t  be  packaged  in\ncontainers designed and constructed to prevent damage\nand contamination.\n8. 2   Marking  \u2014  The  outer  containe rs  shall  be  clearly\nmarked   identifying   the   user   stock   number,   user\npurchase  order  number,  drawing  number,  and  vendor\nlot numbers within the carton.'),(0,i.yg)("p",null,'SEMI G47-88 \xa9 SEMI 19884\nTable 1  Leadframe Standard Dimensions\nLEAD COUNT52 LEAD68 LEAD84 LEAD100 LEAD132 LEAD164 LEAD196 LEAD24 LEAD\nPACKAGE SHAPESQUARESQUARESQUARESQUARESQUARESQUARESQUARESQUARE\nJEDEC PACKAGE\nDESIGNATION\nPLASTIC\nQUAD\nFLAT\nPACK\n0. 025"\nSPACING\n\u201cGULL\nWING\u201d\nPLASTIC\nQUAD\nFLAT\nPACK\n0. 025"\nSPACING\n\u201cGULL\nWING\u201d\nPLASTIC\nQUAD\nFLAT\nPACK\n0. 025"\nSPACING\n\u201cGULL\nWING\u201d\nPLASTIC\nQUAD\nFLAT\nPACK\n0. 025"\nSPACING\n\u201cGULL\nWING\u201d\nPLASTIC\nQUAD\nFLAT\nPACK\n0. 025"\nSPACING\n\u201cGULL\nWING\u201d\nPLASTIC\nQUAD\nFLAT\nPACK\n0. 025"\nSPACING\n\u201cGULL\nWING\u201d\nPLASTIC\nQUAD\nFLAT\nPACK\n0. 025"\nSPACING\n\u201cGULL\nWING\u201d\nPLASTIC\nQUAD\nFLAT\nPACK\n0. 025"\nSPACING\n\u201cGULL\nWING\u201d\nNOMINAL\nPACKAGE WIDTH\n0. 4500.5500.6500.7500.9501.1501.350T.B.D.\nNOMINAL\nPACKAGE LENGTH\n0. 4500.5500.6500.7500.9501.1501.350T.B.D.\nSTRIP LENGTH8.8008.6408.6408.4008.4008.0007.200T.B.D.\nNO. OF UNITS PER\nSTRIP\n10886654T.B.D.\nTOOLING\nDIMENSIONS\nA0.2000.3500.3500.5000.5000.6000.700T.B.D.\n(PROGRESSION) C0.8801.0801.0801.4001.4001.6001.800T.B.D.\nF0.0500.0500.0500.0500.0500.0500.050T.B.D.\nG1.0201.6201.6201.6201.6201.8202.020T.B.D.\n(STRIP WIDTH) H1.0701.6701.6701.6701.6701.8702.070T.B.D.\nI0.8100.9101.0101.1101.3101.5101.710T.B.D.\nJ0.8100.9101.0101.1101.3101.5101.710T.B.D.\nDAMBAR\nTOPACKAGE\n0. 0300.0300.0300.0300.0300.0300.030T.B.D.\nDAMBAR WIDTH0.0150.0150.0150.0150.0150.0150.015T.B.D.\nEXPANSION SLOT\nWIDTH\n0. 0150.0150.0150.0150.0150.0150.015T.B.D.\nDIAMETER \xd80.0600.0600.0600.0600.0600.0600.060T.B.D.\nMETAL\nTHICKNESS\n0. 0060.0060.0060.0060.0060.0060.006T.B.D.\nNOTE: ALL DIMENSIONS IN INCHES'),(0,i.yg)("p",null,"SEMI G47-88 \xa9 SEMI 19885\nFigure 6\nNOTE:\n1     These are optional features only. Gating may require their exclusion."),(0,i.yg)("p",null,"SEMI G47-88 \xa9 SEMI 19886\nDetail A\nLeadlocks\nTable 2\nLeadcount526884100132164196244\nL0.1510.2010.2510.3010.4010.5010.601T.B.D.\nL\n1\n0. 1610.2110.2610.3110.4110.5110.611T.B.D.\nL\n2\n0. 1650.2150.2650.3150.4150.5150.615T.B.D.\nL\n3\n0. 1860.2360.2860.3360.4360.5360.636T.B.D.\nL\n4\n0. 1960.2460.2960.3460.4460.5460.646T.B.D.\nL\n5\n0. 2000.2500.3000.3500.4500.5500.650T.B.D.\nP.O.0.2250.2750.3250.3750.4750.5750.675T.B.D."),(0,i.yg)("p",null,"SEMI G47-88 \xa9 SEMI 19887\nDetail B\nBumper/Tie Bar and Relief\nTable 3\nLeadcount526884100    132    164    196244\na0.435 0.485 0.535 0.585 0.685 0.785 0.885  T.B.D.\nb0.305 0.355 0.405 0.455 0.555 0.655 0.755  T.B.D.\nc0.270 0.320 0.370 0.420 0.520 0.620 0.720  T.B.D.\nd0.255 0.305 0.355 0.405 0.505 0.605 0.705  T.B.D.\ne0.231 0.281 0.331 0.381 0.481 0.581 0.681  T.B.D."),(0,i.yg)("p",null,"SEMI G47-88 \xa9 SEMI 19888\nDetail C Gate Relief\nTable 4\nLead Count526884100    132    164    196244\nf0.435 0.485  0.535  0.585 0.685 0.785 0.885   T.B.D.\ng0.394 0.444  0.494  0.544 0.644 0.744 0.844   T.B.D.\nh0.360 0.410  0.460  0.510 0.610 0.710 0.810   T.B.D.\ni0.272 0.322  0.372  0.422 0.522 0.622 0.722   T.B.D.\nj0.435 0.485  0.535  0.585 0.685 0.785 0.885   T.B.D.\nk0.399 0.449  0.499  0.549 0.649 0.749 0.849   T.B.D.\nl0.325 0.375 0.4325 0.475 0.575 0.675 0.775   T.B.D.\nm0.269 0.319  0.369  0.419 0.519 0.619 0.719   T.B.D.\nn0.253 0.303  0.353  0.403 0.503 0.603 0.703   T.B.D."),(0,i.yg)("p",null,"SEMI G47-88 \xa9 SEMI 19889\nTable 4 (see Figure 7) Guidelines for Placement of Taping Dimensions 84 Lead Through 196 Leadframes"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},'Nominal tape width maximum \u2014 0.037"'),(0,i.yg)("li",{parentName:"ol"},'Nominal tape width maximum \u2014 0.060"'),(0,i.yg)("li",{parentName:"ol"},'Tape width tolerance \u2014 \xb1 0.003"'),(0,i.yg)("li",{parentName:"ol"},'Tape location tolerance \u2014 \xb1 0.015"'),(0,i.yg)("li",{parentName:"ol"},'Absolute minimum location of outside tape edge from lead tip \u2014 0.050".'),(0,i.yg)("li",{parentName:"ol"},'Minimum location of outside tape edge from package outline nominal dimension \u2014 0.065".'),(0,i.yg)("li",{parentName:"ol"},'When window \u201cW1\u201d dimension cannot be met with minimum tape nominal width and recommended tolerancing\nwhich is the case with various given pad sizes of different lead counts, window \u201cW2\u201d dimension, 0.030", from\npackage outline nominal should be used for the outside tape limit. If this window \u201cW2\u201d dimension still cannot be\nmet  negotiation  of  tape  width  and  location  tolerances  between  supplier  and  purchaser  is  suggested  to  maintain\ntape within the recommended window dimensions.')),(0,i.yg)("h1",{id:"8"},"8"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"Recommended center line of tape for nominal location is midway between inside and outside tape edge limits for\nwindow \u201cW1\u201d & window \u201cW2\u201d dimensions as appropriate and within tolerance limits.")),(0,i.yg)("h1",{id:"9"},"9"),(0,i.yg)("ol",{start:9},(0,i.yg)("li",{parentName:"ol"},"Downset angle \u2014 30\xb0")),(0,i.yg)("h1",{id:"10"},"10"),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},'Downsetting must begin inside 0.025" minimum flat distance along tie bar from inside edge of applied tape.')),(0,i.yg)("h1",{id:"11"},"11"),(0,i.yg)("ol",{start:11},(0,i.yg)("li",{parentName:"ol"},"Recommended downset length is maximum allowable within the above guidelines.\nFigure 7")),(0,i.yg)("p",null,"SEMI G47-88 \xa9 SEMI 198810\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,'SEMI G48-89 \xa9 SEMI 1989, 1996 1\nSEMI G48-89\nSPECIFICATION FOR MEASUREMENT METHOD FOR MOLDED\nPLASTIC PACKAGE TOOLING\n1  Preface\nThis    document    is    prepared    to    enable    standard\nmeasurement  techniques  to  be  used.  It  is  intended  that\nthe     measurement     techniques     described     in     the\nspecification  will  apply  to  all  molded  plastic  package\ntooling, i.e. DIPS, SIPS, PCC, SO, Quad, and TAB.\n2  Applicable Documents\n2. 1  SEMI Specifications\nSEMI G14 \u2014 Plastic Molded DIP Tooling\nSEMI G16 \u2014 Plastic Chip Carrier Tooling\nSEMI G36 \u2014 Plastic Molded High Density TAB Quad\nTooling\nSEMI G37 \u2014 Plastic Molded SO Package Tooling\n3 Basic Equipment\n3. 1      The   following   basic   equipment   is   required   to\nperform the specified measurements:\n3. 1.1  Toolmaker\u2019s  Microscope  \u2014  3\xd7  objective  and\n10\xd7  eyepiece  total  30\xd7  with  X  and  Y  axes  digital\nreadouts  reading  to  0.0001".  Minimum  travel  of  stage\nmust  be  2.0"  \xd7  2.0".  Eyepiece  must  be  \xb1  0.0002"\nminimum.  The  toolmaker\u2019s  microscope  should  have  a\ngoniometer  on  the  eyepiece  as  will  as  on  the  stage.\nAccuracy  of  the  goniometer  shall  be  0.1.  The  TM\nmicroscope   should   have   a   Z   axis   with   a   digital\nmeasurement   capability,   reading   in   increments   of\n0. 0001".  The  objective  lens  must  be  20\xd7  minimum\nwhich   will   give   0.0005"   accuracy   to   the   Z   axis\nmeasurements.\n3. 1.2  Optical Comparator \u2014 Surface illumination. 10"\nminimum   screen   with   3"   \xd7   8"   minimum   travel.\nMagnification    of    10\xd7,    20\xd7    minimum    required.\nAccuracy of 10\xd7 is 0.001"; accuracy of 20\xd7 is 0.0005".\nSome   operators   may   be   able   to   improve   on   this\naccuracy,  but  this  is  the  best  expected  from  average\ninspectors.\n3. 1.2.1    Overlays  at  20\xd7  may  be  used  for  rapid  mea-\nsurement. The user is cautioned that the thickness of the\nline  must  be  controlled.  Line  widths  must  not  exceed\n0. 010"  in  width,  which  will  give  an  inaccuracy  of\n0. 0005"  in  the  measurement.  Overlays  must  have  the\ndatum  marks  clearly  labeled.  Overlays  are  tools  which\nspeed  inspection;  however,  rejects  must  be  verified  by\ntoolmaker\u2019s microscope measurements, which are more\naccurate.\n3. 1.3  Digital  Depth  Indicator  \u2014  Mounted  on  a  stand.\nDigital reading with a range of 2" is available. Readout\nmust  display  increments  of  0.0001"  with  \xb1  1  digit\naccuracy.\n3. 1.4  Micrometer  \u2014  0  to  1.0".  0.250"  diameter  for\nmeasuring to 0.001" accuracy.\n3. 1.5    Eight  (8)  inch  dial  calipers  for  measuring  to\n0. 002" accuracy.\n3. 1.6   Granite  Surface  Plate  \u2014  Minimum  size  18"  \xd7\n28", with a surface accuracy of 0.0002" or better.\n3. 1.7  Surface Finish\n3. 1.7.1   Charmille  Visual  Surface  Finish  Standard  \u2014\n(For   comparison   of   Electric   Discharge   Machined\n(EDM) surface only.)\n3. 1.7.2  Surface  Comparator  Standards  \u2014  (For  other\nmachined surfaces.)\n3. 1.7.3  Surface Analyzer\n3. 1.8   Binocular,  Zoom  Microscope  \u2014  10\u201415\xd7  mag-\nnification with vertical or near vertical lighting.\n3. 1.9  Dial  Indicators  \u2014  With  accuracy  of  .0001  and\nwith force not to exceed 5 grams.\n3. 2  Alternative  Equipment  \u2014  Sophisticated,  automatic\nequipment  is  not  excluded  from  use,  but  the  user  must\nensure   that   such   equipment   meets   or   exceeds   the\naccuracy  of  the  basic  equipment  so  that  correlation\nproblems may be avoided.\n3. 3  Calibration \u2014 All equipment to be calibrated on a\nregular schedule.\n4  Measurements\n4. 1  The following measurements will be made:\n4. 1.1  Package Thickness (Section 5.1)\n4. 1.2  Package Length (Section 5.2)\n4. 1.3  Package Width (Section 5.3)\n4. 1.4  Leadframe to Cavity Offset (Section 5.4)\n4. 1.5  Top Cavity Length (Section 5.5)\n4. 1.6  Top Cavity Width (Section 5.6)\n4. 1.7  Bottom Cavity Length (Section 5.7)'),(0,i.yg)("p",null,"SEMI G48-89 \xa9 SEMI 1989, 1996 2\n4. 1.8  Bottom Cavity Width (Section 5.8)\n4. 1.9  Cavity Overlap/Underlap (Section 5.9)\n4. 1.10  Cavity to Cavity Mismatch (Section 5.10)\n4. 1.11  Cavity Depth (Section 5.11)\n4. 1.12  Molding Protrusions (Section 5.12)\n4. 1.13  Pin Depths (Section 5.13)\n4. 1.14  Dambar Trimming Defects (Section 5.14)\n4. 1.15  Package Warpage (Section 5.15)\n4. 1.16  Lead Coplanarity (Section 5.16)\n4. 1.17  Shoulder Bend Location (Section 5.17)\n4. 1.18  Surface Finish (Section 5.18)\n4. 1.19  Radii (Section 5.19)\n4. 1.20  Lead Position (Section 5.20)\n4. 1.21  Draft Angles (Section 5.21)\n4. 1.22  Lead Spread (Section 5.22)\n4. 1.23  Foot Angle (Section 5.23)\n4. 1.24  Foot Length (Section 5.24)\n4. 1.25  Plastic Stand-off (Section 5.25)\n4. 2  Conditions\n4. 2.1      All   measurements   to   be   made   on   molded\ncomponents,   which   have   been   processed   to   agreed\nconditions including post mold cure.\n4. 2.2        All    measurements    to    be    performed    at    a\ntemperature between 20\xb0 and 26.7\xb0C (68\xb0, 80\xb0F).\n4. 2.3  Axis Definition\n4. 2.3.1    The  X  axis  lies  parallel  to  the  rail  of  the  frame\nand  the  Y  axis  lies  perpendicular  to  the  rails  of  the\nframe.\n4. 2.3.2    The  package  X  and  Y  axes  must  be  positioned\nparallel  to  the  X  and  Y  axes  of  the  measurement  stage\ntravel to avoid measurement errors.\n4. 2.3.3  The datum of the X and Y axes is the pilot hole\nof the leadframe, because it is the most accurate feature.\nAn additional pilot hole is required to establish the theta\ndatum.\n4. 2.3.4  The Z axis is perpendicular to the X and Y axis.\nThe datum is the leadframe or the top mold parting line,\nunless otherwise specified.\n5  Measurement\n5. 1  Package Thickness \u2014 (Figure 1)\n5. 1.1  Equipment \u2014 Micrometer\n5. 1.2    Using  the  micrometer,  measure  the  thickness  of\nthe  package  at  three  (3)  places,  diagonally  across  the\npackage,  where  the  contours  allow,  at  the  top  edge,\nmiddle and bottom edge of the package. (Note: the top\nis the pin 1 identifier edge.)\n5. 2  Package Length \u2014 (Figure 1)\n5. 2.1  Equipment \u2014 Optical Comparator at 10\xd7.\n5. 2.2  Position  the  package  so  that  the  cross-sectional\nview  is  presented  for  measurement.  Use  care  to  assure\nthe package is square to the datum plane.\n5. 2.3    Align  the  package  side  draft  angle  (see  Section\n5. 21)  where  the  draft  angle  intersects  the  leadframe.\nThis  is  the  parting  line  (datum  point).  Measure  the\noverall   width   at   the   parting   line,   including   cavity\nmismatch.\n5. 3  Package Width \u2014 (Figure 1)\n5. 3.1  Equipment \u2014 Optical Comparator at 10\xd7.\n5. 3.2  Position  the  package  so  that  the  cross-sectional\nview  is  presented  for  measurement.  Use  care  to  assure\nthe package is square to the datum plane.\n5. 3.3    Align  the  package  side  draft  angle  (see  Section\n5. 21)  where  the  draft  angle  intersects  the  leadframe.\nThis  is  the  parting  line  (datum  point).  Measure  the\noverall   width   at   the   parting   line   including   cavity\nmismatch.\n5. 4  Leadframe to Cavity Offset \u2014 (Figure 2)\n5. 4.1  Equipment \u2014 Toolmaker\u2019s Microscope at 30\xd7.\n5. 4.2      Position   the   circle   (cross   hair)   of   the   filar\neyepiece of similar diameter to the leadframe pilot hole.\nZero  the  digital  readout.  Move  the  stage  to  the  point\nwhere  the  molded  package  meets  the  leadframe  at  the\nparting  line.  Record  digital  readout  reading  as  (T1).\nContinue  to  move  the  stage  until  the  point  on  the\nopposite  side  where  mold  compound  and  leadframe\nmeet. Record digital readout reading as T2. Continue to\nmove  stage  to  center  of  leadframe  rail  (usually  also  a\nhole). Record the digital readout reading as T3.\n5. 4.3    Turn  part  over  and  BE  SURE  TO  USE  THE\nSAME   HOLE   AND   PART;   repeat   the   three   (3)\nreadings, B1, B2, and B3.\n5. 4.4  Derive the data from the readings as follows:\nTop Centerline of Frame = (T3)/2\nBottom Centerline of Frame = (B3)/2\nMeasurement Error = (T3)/2 - (B3)/2\nFrame Cavity Offset = (B3)/2 - (B2 + B1)/2"),(0,i.yg)("p",null,"SEMI G48-89 \xa9 SEMI 1989, 1996 3\nCenterline  of  Package  =  (T2  +  T1)/2;  (B2  +  B1)/2.\n(Relative to datum)\nNOTE:   Figure   2   calculations   assume   that   the   leadframe\ncenterline is equidistant between T3 and the zero datum point.\n5. 4.5  In lieu of the frame pilot hole, the dambar may be\nused on the frame when measuring the offset; however,\nthe    possibility    of    tolerance    error    may    become\ncumulative,    particularly    with    etched    rather    than\nstamped frames.\nNOTE:   By   SEMI   convention   the   offsets   are   defined   in\nrelation to the bottom cavity of the mold.\n5. 5  Top Cavity Length \u201cY\u201d Axis \u2014 (Figure 2)\n5. 5.1  Equipment \u2014 Toolmaker\u2019s Microscope at 30\xd7.\n5. 5.2    Focus  the  microscope  on  the  leadframe  datum\npoint.  Zero  the  digital  readout.  Move  the  stage  to  the\nintersection  of  the  mold  compound  and  the  leadframe\nparting  line.  Read  and  record.  Continue  to  measure\nacross  the  package  length  to  the  intersection  of  the\nmold  compound  and  the  leadframe  parting  line  on  the\nopposite edge of the package. Read and record.\n5. 5.3  The cavity length is defined as (Ty2 \u2013 Ty1).\n5. 6  Top Cavity Width \u201cX\u201d Axis \u2014 (Figure 2)\n5. 6.1  Equipment \u2014 Toolmaker\u2019s Microscope at 30\xd7.\n5. 6.2    Focus  the  microscope  on  the  leadframe  datum\npoint.  Zero  the  digital  readout.  Move  the  stage  to  the\nintersection  of  the  mold  compound  and  the  leadframe\nparting  line.  Read  and  record  the  reading.  Continue  on\nto  the  intersection  of  the  mold  compound  and  the\nleadframe  parting  line  on  the  opposite  side.  Read  and\nrecord.\n5. 6.3  The cavity width is defined as Tx2 \u2013 Tx1.\n5. 7  Bottom Cavity Length \u201cX\u201d Axis \u2014 (Figure 2)\n5. 7.1  Equipment \u2014 Toolmaker\u2019s Microscope at 30\xd7.\n5. 7.2    Focus  the  microscope  on  the  same  datum  point\nused  for  the  top  cavity  length  (remember  the  package\nhas been turned over). Zero the digital readout. Move to\nthe   intersection   of   the   mold   compound   and   the\nleadframe  parting  line.  Read  and  record  the  reading.\nContinue to the intersection of the mold compound and\nthe  leadframe  parting  line  on  the  opposite  side.  Read\nand  record.  The  bottom  cavity  length  is  the  difference\nof  the  two  readings.  Record  the  bottom  cavity  length\n(By2 \u2013 By1).\n5. 8  Bottom Cavity Width \u201cX\u201d Axis \u2014 (Figure 2)\n5. 8.1  Equipment \u2014 Toolmaker\u2019s Microscope at 30\xd7.\n5. 8.2    Focus  the  microscope  on  the  leadframe  datum\npoint.  Zero  the  digital  readout.  Move  the  stage  to  the\nintersection  of  the  mold  compound  and  the  leadframe\nparting line. Read and record. The bottom cavity width\nis the difference of the two readings (Bx2 \u2013 Bx1).\n5. 9  Cavity Overlap/Underlap \u2014 (Figure 4)\n5. 9.1    Compare  the  top  cavity  length  to  the  bottom\ncavity  length  and  the  top  cavity  width  to  the  bottom\ncavity  width.  The  difference  in  the  number  is  the\noverlap/underlap for each axis.\n5. 10  Cavity to Cavity Mismatch \u2014 (Figure 2)\n5. 10.1    The  comparison  of  the  centerlines  of  the  top\ncavity  length  to  the  bottom  cavity  length  and  the  top\ncavity width to the bottom cavity width shall determine\nthe cavity to cavity mismatch.\nFormula:\nCavity to Cavity Mismatch =\n(B2 + B1)/2 \u2013 (T2 + T1)/2\n5. 11  Cavity Depth \u2014 (Figure 1)\n5. 11.1  Equipment \u2014 Depth Indicator\n5. 11.2  Top Cavity Depth \u2014 Measure the distance from\nthe  top  surface  of  the  leadframe  to  the  top  of  the  unit,\nplace  the  indicator  on  the  surface  of  the  leadframe,\nzeroing  the  readout,  moving  the  part  to  a  point  where\nthe top of the unit can be indicated, and read and record\nthe readout.\n5. 11.3   Bottom  Cavity  Depth  \u2014  The  measurement  is\nperformed  in  the  same  manner  as  the  measurement  in\nSection  5.11.2  except  the  part  is  turned  over  and  the\nbottom  surface  of  the  leadframe  to  the  bottom  of  the\nunit is used.\n5. 11.4    The  package  depth  is  the  sum  of  the  frame\nthickness   and   the   top   and   bottom   depth.   (This\nmeasurement  should  equal  Section  5.1.  Any  variation\nmay be considered measurement error.)\n5. 12  Molding   Protrusions   Top/Bottom   of   Part   \u2014\n(Figure 3)\n5. 12.1  Equipment \u2014 Digital depth indicator.\n5. 12.2  Place unit on the anvil and zero the indicator on\nthe  package  surface  away  from  area  of  protrusion.\nCarefully  move  the  part  to  where  the  protrusion  is\nlocated.  Carefully  lower  the  indicator  to  the  top  of  the\nmold protrusion. Read and record the mold protrusion.\n5. 13  Pin Depths \u2014 (Figure 3)\n5. 13.1  Equipment  \u2014  Depth  indicator  with  a  fine  point\nor \u201cZ\u201d axis reading toolmaker\u2019s microscope.\n5. 13.2    The  measurement  is  made  from  the  nominal\nplane of the package surface to the bottom of the design"),(0,i.yg)("p",null,'SEMI G48-89 \xa9 SEMI 1989, 1996 4\nmark  (either  ejector  pin  or  Pin  #1  indicator  or  other\nfeature).\n5. 13.3  The  indicator  is set  to  zero  on  the  package\nsurface  and  then  moved  to  the  bottom  of  the  feature.\nThe readout is read and recorded.\n5. 14  Dambar Trimming Defects \u2014 (Figure 4)\n5. 14.1  Equipment \u2014 Toolmaker\u2019s Microscope\n5. 14.2  Measure from the edge of the lead to the edge of\nthe  protrusion  or  intrusion;  record  the  reading  and  the\nlead number.\nNOTE:  Dambar  trimming  defects  are  those  which  can  be\ncaused  by  overcutting  into  the  lead  shoulder  (stand  off)  i.e.\ncutting  too  much  or  undercutting  the  dambar,  leaving  too\nmuch   dambar   or   a   burr.   Overcutting   causes   shoulder\nintrusions. Undercutting leaves shoulder protrusions. In some\ncases,  an  adjacent  protrusion  and  intrusion  is  caused  by\nmisalignment of the part at the time of dambar removal.\n5. 15  Package Warpage \u2014 (Figure 5)\n5. 15.1  Equipment  \u2014  Microscope  \u201cZ\u201d  Axis  reading\n40\xd7.\n5. 15.2    With  the  package  sitting  on  the  stage,  obtain  a\ntwo  point  datum  by  measuring  two-points  on  opposite\nedges  0.005  from  the  radius  readings;  move  to  the\ncenter of the package and obtain the deviation from the\ndatum, and read and record the reading as the warp.\n5. 15.3    For  quad  packages,  it  is  equally  important  that\nthere be minimum warp in each axis (X or Y) so that a\nthree-point  Z  axis  datum  must  be  obtained;  the  two\nused  in  5.15.2  and  an  additional  one,  on  one  adjacent\nedge.\n5. 16  Lead Coplanarity\nNOTE: Applies to all surface mount devices.\n5. 16.1  Contact Method \u2014 (Figure 6)\nNOTE: Not recommended for gull-wing leads.\n5. 16.1.1  Equipment\nDial      Indicator      0.0001"      Accuracy, 5 grams maximum\npressure.\nGranite      Flat.\nTransfer      Stand.\nPackage      Holding      Fixture.\nReference Gauge Blocks, 0.0002" Accuracy.\n5. 16.1.2  Place  the  package  on  holding  fixture  so  that\nthe  flat  sections  of  the  leads,  as  they  exit  from  the\nplastic, are on the ground flats of the fixture. The leads\nare to be facing \u201cUP\u201d (Dead Bug).\n5. 16.1.3  On the granite flat, set up the dial indicator on\nits   transfer   stand   and   zero   the   reading   using   the\nreference  block.  Use  a  suitable  reference  block  so  that\nall measurements are positive to avoid confusion.\n5. 16.1.4    Measure  the  highest  point  on  each  lead  (e.g.,\nthe tangent point of a \u201cJ\u201d lead).\n5. 16.1.5  Determine the range of readings.\nNOTE: Special Precautions'),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Be  sure  that  the  flat  of  the  leadframe,  as  it  exits\nfrom  the  plastic,  rests  on  the  flats  of  the  holding\nfixture. If the radiused section supports the package,\nthen spurious readings will result."),(0,i.yg)("li",{parentName:"ol"},"The  pressure  exerted  by  the  dial  indicator  must  not\nexceed  5  grams.  To  check  the  contact  pressure  of\nthe  dial  indicator,  use  a  gram  gauge.  The  gram\npressure must be noted at the initial deflection of the\ngauge and at the maximum deflection of the gauge.\nIf the initial deflection is greater than 5 grams, then\nthe  point  where  5  grams  is  obtained  must  be  noted\nand the measurement must stay within this range to\nbe valid."),(0,i.yg)("li",{parentName:"ol"},"16.2  Comparator/Mirror Method"),(0,i.yg)("li",{parentName:"ol"},"16.2.1  Equipment \u2014 Optical comparator with at least\n20\xd7  magnification  as  per  Section  3.1.2.  Mirror,  flat\nwithin  0.0005  inch  with  a  mirror  finish  having  the\nreflective  suface  on  top.  (A  polished  silver  wafer  is\nsuggested.)"),(0,i.yg)("li",{parentName:"ol"},"16.2.2    Place  the  mirror  on  the  measurement  stage\nmirrored side up with the mirror in the plane of the XY\naxis.  Place  the  package  on  the  mirror  with  the  leads\ndown.  Sufficient  mirror  must  extend  past  the  leads\ntoward  the  lens  of  the  comparator  so  that  an  image  of\nthe leads with its reflection can be viewed. Focus on the\nleads nearest the lens. (Care must be taken not to focus\non  the  leads  on  the  opposite  side  of  the  package.)  (See\nFigure 8.)"),(0,i.yg)("li",{parentName:"ol"},"16.2.3  Measure the distance between the lead tip and\nits reflection. Divide that measurement by two to obtain\nthe coplanarity of the lead."),(0,i.yg)("li",{parentName:"ol"},"16.2.4    Repeat  for  each  lead.  Rotate  part  to  measure\nall    sides.    Determine    co-planarity    by    identifying\nmaximum measurement."),(0,i.yg)("li",{parentName:"ol"},"17  Shoulder Bend Location \u2014 (Figures 1, 7, and 7a)\nNOTE: This measurement is not precise, since radius tangent\nlocations allow for considerable inspector interpretation."),(0,i.yg)("li",{parentName:"ol"},"17.1  Equipment  \u2014  Comparator  at  20\xd7  magnifica-\ntion. (Surface and shadow illumination).")),(0,i.yg)("p",null,"SEMI G48-89 \xa9 SEMI 1989, 1996 5\n5. 17.2  The measurement is made from the intersection\nof  the  straight  part  of  the  shoulder  with  the  shoulder\nbend radius of the lead on one side of the package to the\nsame  point  on  the  lead  on  the  opposite  side  of  the\npackage. Locate this point on the first lead by lining up\nthe  vertical  comparator  cross  hair  with  the  straight  of\nthe lead. Bring the center point of the cross hair to this\nintersection.  Zero  the  readout,  move  to  the  opposite\nlead, and repeat the location of the intersection. Record\nthe measurement.\nNOTE: Due to shadowing of leads, only the end leads on the\npackage  can  be  measured.  A  visual  check  with  a  10  to  20\xd7\nmicroscope  should  be  made  to  check  for  gross  difference  of\nother leads.\n5. 18  Surface Finish\n5. 18.1  Comparative Method \u2014 (EDM Finishes only)\n5. 18.1.1  Equipment   \u2014   Charmille   Standard   Surface\nGauge Binocular Microscope and Light.\n5. 18.1.2      Insert   gauge   and   molded   package   to   be\nchecked into a holder so that both can be viewed at the\nsame time under the microscope.\n5. 18.1.3  Estimate the surface finish on the package.\n5. 18.2  Absolute Method\n5. 18.2.1  Equipment  \u2014  Automatic  Surface  Analyzer\nSurface Standards.\n5. 18.2.2  Calibrate the analyzer using the gauges.\n5. 18.2.3  Measure  the  surface  finish  on  the  package.\nThe  analyzer  gives  the  average  roughness  (R\na\n)  and  the\nactual  surface  roughness.  Use  average  roughness  for\nacceptance.\n5. 18.3  Table of approximate equivalent finishes"),(0,i.yg)("p",null,"Mirror"),(0,i.yg)("p",null,"Satin\nExtra\nFine"),(0,i.yg)("p",null,"Fine"),(0,i.yg)("p",null,"Medium"),(0,i.yg)("p",null,"Course\nMicro\nInches\n4 30 \xb1 10  50 \xb1 10  75 \xb1 10   105 \xb1 10   145 \xb1 10\nCharmilles      N/A        N/A      18\u201321      21\u201324      24\u201327       27\u201330\nMicrons        N/A          1           1.5           2        2.5        3.5\n5. 19  Radii\n5. 19.1  Comparative Method\n5. 19.1.1  Equipment \u2014 Optical comparator at 20\xd7.\n5. 19.1.2    Radii  are  measured  by  comparison  to  known\nradius overlays marked at the same magnification as the\ncomparator.\n5. 19.2  Absolute Method\n5. 19.2.1  Equipment \u2014 Toolmaker\u2019s Microscope.\n5. 19.2.2    Radii  are  measured  using  the  reticle  lines  and\nthe X and Y axes to obtain the radius.\n5. 19.2.3    Care  must  be  taken  to  assure  that  each  radius\nis measured separately.\n5. 20  Lead Position\nNOTE: Lead position is a combination of pitch variations due\nto lead movement after forming and lead width. If the lead is\nto   fit   a   solder   pad   or   hole,   the   combination   must   be\nconsidered.  In  some  cases,  the  lead  width  can  be  a  major\ncontributor  to  poor  lead  position,  eg.  SO  packages  with  gull-\nwing leads, PCC with J bend.\n5. 20.1  Comparative Method\nNOTE: This method will only determine if the part is usable,\nnot the breakdown of width and pitch variations.\n5. 20.1.1  Equipment \u2014 Optical Comparator at 20\xd7.\n5. 20.1.2    Align  the  package  to  an  overlay  displaying\nlimit lines for lead pitch/width.\n5. 20.2  Absolute Method\n5. 20.2.1  Equipment \u2014 Toolmaker\u2019s Microscope.\n5. 20.2.2  Move to the edge of the lead number and zero\nthe readout.\nNOTE:  Where  there  is  a  definitive  end  to  the  lead  as  in  the\ncase of SO, SIP and DP, the end of the lead at the intersection\nof  the  lead  in  feature,  will  be  the  measurement  point.  Quad\nPCC  packages  will  be  measured  at  the  top  of  the  \u201cJ\u201d  bend\nwhen in the \u201cDead Bug\u201d position.\n5. 20.2.3    Move  to  the  opposite  edge  of  that  lead  and\nrecord width.\n5. 20.2.4  Move to the first edge of the next lead. Record\nthe measurement. Repeat the width measurements.\n5. 20.2.5  Repeat for all leads to be measured.\n5. 20.2.6            Pitch      can      be      calculated      from      the\nmeasurements.\n5. 21  Draft Angles\n5. 21.1  Package Sides\n5. 21.1.1  Equipment \u2014 Optical comparator at 10x.\n5. 21.1.2    Lay  the  top  or  bottom  surface  of  the  package\nsquarely   onto   the   comparator   to   insure   that   no\nprotrusions  on  the  surface  cause  the  package  to  be\ntilted.  Align  the  horizontal  cross-hair  to  the  leadframe.\nUsing  the  vertical  cross  hair,  compare  the  draft  angles\nto an overlay.\nNOTE:  This  measurement  should  be  taken  before  the  leads\nare formed.\n5. 21.1.3      Repeat   the   procedure   for   all   sides   of   the\npackage."),(0,i.yg)("p",null,"SEMI G48-89 \xa9 SEMI 1989, 1996 6\n5. 21.2      Pin   Marks   (e.g.,   Pin   1   indicator   at   end   of\npackage).\n5. 21.2.1  Equipment \u2014 Toolmaker\u2019s Microscope.\n5. 21.2.2    Focus  the  microscope  on  the  surface  of  the\npackage and measure the diameter of the pin hole. (D1)\n5. 21.2.3    Focus  on  the  bottom  surface  of  the  pin  hole\nand measure the diameter. (D2)\n5. 21.2.4  Tangent of Draft angle = (D1 \u2013 D2)/2H where\nH is pin depth from Section 5.12 or cavity thickness.\n5. 21.2.5    In  some  cases  ejector  pin  holes  may  require\nmeasurement if a deep hole is specified.\n5. 22  Lead Spread \u2014 (Figures 1, 7, and 7a)\n5. 22.1  MDIP, SO \u2014 (Figure 7, 7a)\n5. 22.1.1  Equipment   \u2014   Optical   Comparator   at   10\xd7\nMagnification.\n5. 22.1.2  Place the package squarely on the comparator\nwith  the  leads  \u201cUP\u201d  and  find  the  mid-point  of  the\nbottom cavity width.\n5. 22.1.3  Measure the distance to the outer edge of each\nrow of leads at the widest point of spread.\n5. 22.2      PCC   (J   bend   lead   dimension)   (Foot   Print)\nMeasure from perpendicular to the greatest extension of\nthe \u201cJ\u201d radius of the leads on one side of the package to\nthe  perpendicular  tangent  to  the  greatest  extension  of\nthe \u201cJ\u201d radius of the leads on the opposite package side.\n(See Figure 1.)\n5. 23  Foot Angle \u2014 (Figure 7)\nNOTE: Applies to gull-wing leads.\n5. 23.1  Equipment   \u2014   Optical   Comparator   at   20\xd7\nMagnification.  Device  Holding  Fixture  (see  Section\n5. 16).\n5. 23.2    Place  the  device  in  the  fixture,  so  that  the  flat\nsection of the leadframe at the junction with the plastic\nbody  rests  on  the  fixture\u2019s  flats.  Leads  to  be  facing\n\u201cUP\u201d.\nNOTE:  Do  not  rest  the  radiused  sections  of  the  leads  on  the\nflats.  Be  sure  that  all  mold  flash  is  removed  from  the  area  of\nthe frame that rests on the flats.\n5. 23.3  Measure the angle of the foot with respect to the\nhorizontal.\n5. 24  Foot Length \u2014 (Figure 7)\nNOTE: Applies to gull-wing leads.\n5. 24.1  Equipment   \u2014   Optical   Comparator   at   20\xd7\nMagnification.  Device  Holding  Fixture  (see  Section\n5. 23).\n5. 24.2  While the foot angle is being measured, place a\ncircle  template  that  contains  the  same  radius  as  the\nformed part onto the comparator. Align this template to\nthe  radius  of  the  outside  bend.  Where  the  radius  of  the\ntemplate meets the radius of the outside bend, this is the\ntangent point to measure foot length.\n5. 25  Stand-Off\n5. 25.1  Measure  the  plastic stand-off,  when  applicable,\nusing the procedures of Section 5.12.\n5. 26 Lead Sweep\n5. 26.1  Equipment   \u2014   Toolmaker\u2019s   Microscope   or\nOptical Comparator.\n5. 26.2  Method\n5. 26.2.1  Determine  centerline of  lead  at  egress  of  lead\nfrom molded body (CL1) (see Figure 4).\n5. 26.2.2    Determine  centerline  at  the  end  of  the  lead\n(CL2).   The   difference   between   the   two   centerlines\nCL2 \u2013 CL1, shall be the lead sweep.\nNOTE: On \u201cJ\u201d lead devices, the end of the lead is defined as\nthe bottom of the \u201cJ\u201d lead radius.\n5. 26.3  Cautionary Notes\n5. 26.3.1  Verify    centerlines    on    leadframe    before\nmeasuring to ensure lead-frame is correct.\n5. 26.3.2    Verify  lead  position  in  relation  to  the  top\ncavity centerline."),(0,i.yg)("p",null,"SEMI G48-89 \xa9 SEMI 1989, 1996 7"),(0,i.yg)("p",null,"Figure 1"),(0,i.yg)("p",null,"Figure 2"))}c.isMDXComponent=!0}}]);