.globl main
.data
.text
get_bit:
addi sp sp -4
sw fp 0(sp)
mv fp sp
addi sp sp -48
sw s1 0(sp)
sw s2 4(sp)
sw s3 8(sp)
sw s4 12(sp)
sw s5 16(sp)
sw s6 20(sp)
sw s7 24(sp)
sw s8 28(sp)
sw s9 32(sp)
sw s10 36(sp)
sw s11 40(sp)
sw ra 44(sp)
addi sp sp -8
li s1 1
sw s1 -52(fp)
addi s1 fp -56
addi sp sp -4
sw s1 0(sp)
li s1 0
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
j __label__1
__label__0:
addi s1 fp -56
mv s2 s1
lw s1 0(s2)
addi s3 s1 1
sw s3 0(s2)
__label__1:
addi s1 fp -56
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp 8
lw s1 0(s1)
lw s2 0(sp)
addi sp sp 4
slt s1 s2 s1
beqz s1 __label__2
addi s1 fp -52
addi sp sp -4
sw s1 0(sp)
addi s1 fp -52
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
li s1 2
lw s2 0(sp)
addi sp sp 4
mul s1 s2 s1
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
j __label__0
__label__2:
addi s1 fp 4
addi sp sp -4
sw s1 0(sp)
addi s1 fp 4
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp -52
lw s1 0(s1)
lw s2 0(sp)
addi sp sp 4
and s1 s1 s2
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
addi s1 fp 4
addi sp sp -4
sw s1 0(sp)
addi s1 fp 4
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp -52
lw s1 0(s1)
lw s2 0(sp)
addi sp sp 4
div s1 s2 s1
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
addi s1 fp 4
lw s1 0(s1)
mv a0 s1
j _get_bit
addi sp sp 8
_get_bit:
addi sp fp -48
lw ra 44(sp)
lw s11 40(sp)
lw s10 36(sp)
lw s9 32(sp)
lw s8 28(sp)
lw s7 24(sp)
lw s6 20(sp)
lw s5 16(sp)
lw s4 12(sp)
lw s3 8(sp)
lw s2 4(sp)
lw s1 0(sp)
addi sp sp 48
lw fp 0(sp)
addi sp sp 4
jr ra
set_bit:
addi sp sp -4
sw fp 0(sp)
mv fp sp
addi sp sp -48
sw s1 0(sp)
sw s2 4(sp)
sw s3 8(sp)
sw s4 12(sp)
sw s5 16(sp)
sw s6 20(sp)
sw s7 24(sp)
sw s8 28(sp)
sw s9 32(sp)
sw s10 36(sp)
sw s11 40(sp)
sw ra 44(sp)
addi sp sp -8
li s1 1
sw s1 -52(fp)
addi s1 fp -56
addi sp sp -4
sw s1 0(sp)
li s1 0
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
j __label__4
__label__3:
addi s1 fp -56
mv s2 s1
lw s1 0(s2)
addi s3 s1 1
sw s3 0(s2)
__label__4:
addi s1 fp -56
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp 8
lw s1 0(s1)
lw s2 0(sp)
addi sp sp 4
slt s1 s2 s1
beqz s1 __label__5
addi s1 fp 12
addi sp sp -4
sw s1 0(sp)
addi s1 fp 12
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
li s1 2
lw s2 0(sp)
addi sp sp 4
mul s1 s2 s1
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
addi s1 fp -52
addi sp sp -4
sw s1 0(sp)
addi s1 fp -52
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
li s1 2
lw s2 0(sp)
addi sp sp 4
mul s1 s2 s1
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
j __label__3
__label__5:
addi s1 fp 4
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp 4
lw s1 0(s1)
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp -52
lw s1 0(s1)
xori s1 s1 -1
lw s2 0(sp)
addi sp sp 4
and s1 s1 s2
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
addi s1 fp 4
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp 4
lw s1 0(s1)
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp 12
lw s1 0(s1)
lw s2 0(sp)
addi sp sp 4
or s1 s1 s2
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
li s1 0
mv a0 s1
j _set_bit
addi sp sp 8
_set_bit:
addi sp fp -48
lw ra 44(sp)
lw s11 40(sp)
lw s10 36(sp)
lw s9 32(sp)
lw s8 28(sp)
lw s7 24(sp)
lw s6 20(sp)
lw s5 16(sp)
lw s4 12(sp)
lw s3 8(sp)
lw s2 4(sp)
lw s1 0(sp)
addi sp sp 48
lw fp 0(sp)
addi sp sp 4
jr ra
flip_bit:
addi sp sp -4
sw fp 0(sp)
mv fp sp
addi sp sp -48
sw s1 0(sp)
sw s2 4(sp)
sw s3 8(sp)
sw s4 12(sp)
sw s5 16(sp)
sw s6 20(sp)
sw s7 24(sp)
sw s8 28(sp)
sw s9 32(sp)
sw s10 36(sp)
sw s11 40(sp)
sw ra 44(sp)
addi sp sp -8
li s1 1
sw s1 -52(fp)
addi s1 fp -56
addi sp sp -4
sw s1 0(sp)
li s1 0
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
j __label__7
__label__6:
addi s1 fp -56
mv s2 s1
lw s1 0(s2)
addi s3 s1 1
sw s3 0(s2)
__label__7:
addi s1 fp -56
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp 8
lw s1 0(s1)
lw s2 0(sp)
addi sp sp 4
slt s1 s2 s1
beqz s1 __label__8
addi s1 fp -52
addi sp sp -4
sw s1 0(sp)
addi s1 fp -52
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
li s1 2
lw s2 0(sp)
addi sp sp 4
mul s1 s2 s1
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
j __label__6
__label__8:
addi s1 fp 4
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp 4
lw s1 0(s1)
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp -52
lw s1 0(s1)
xori s1 s1 -1
lw s2 0(sp)
addi sp sp 4
xor s1 s1 s2
lw t0 0(sp)
sw s1 0(t0)
addi sp sp 4
li s1 0
mv a0 s1
j _flip_bit
addi sp sp 8
_flip_bit:
addi sp fp -48
lw ra 44(sp)
lw s11 40(sp)
lw s10 36(sp)
lw s9 32(sp)
lw s8 28(sp)
lw s7 24(sp)
lw s6 20(sp)
lw s5 16(sp)
lw s4 12(sp)
lw s3 8(sp)
lw s2 4(sp)
lw s1 0(sp)
addi sp sp 48
lw fp 0(sp)
addi sp sp 4
jr ra
is_pow_2:
addi sp sp -4
sw fp 0(sp)
mv fp sp
addi sp sp -48
sw s1 0(sp)
sw s2 4(sp)
sw s3 8(sp)
sw s4 12(sp)
sw s5 16(sp)
sw s6 20(sp)
sw s7 24(sp)
sw s8 28(sp)
sw s9 32(sp)
sw s10 36(sp)
sw s11 40(sp)
sw ra 44(sp)
addi s1 fp 4
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
li s1 0
lw s2 0(sp)
addi sp sp 4
beq s1 s2 __label__9
slt s1 s1 s2
jal x0 __label__10
__label__9:
addi s1 x0 0
__label__10:
addi sp sp -4
sw s1 0(sp)
addi s1 fp 4
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
addi s1 fp 4
lw s1 0(s1)
addi sp sp -4
sw s1 0(sp)
li s1 1
lw s2 0(sp)
addi sp sp 4
sub s1 s2 s1
lw s2 0(sp)
addi sp sp 4
and s1 s1 s2
addi sp sp -4
sw s1 0(sp)
li s1 0
lw s2 0(sp)
addi sp sp 4
beq s1 s2 __label__11
addi s1 x0 0
jal x0 __label__12
__label__11:
addi s1 x0 1
__label__12:
lw s2 0(sp)
addi sp sp 4
beq s1 x0 __label__13
beq s2 x0 __label__13
addi s1 x0 1
jal x0 __label__14
__label__13:
addi s1 x0 0
__label__14:
mv a0 s1
j _is_pow_2
_is_pow_2:
addi sp fp -48
lw ra 44(sp)
lw s11 40(sp)
lw s10 36(sp)
lw s9 32(sp)
lw s8 28(sp)
lw s7 24(sp)
lw s6 20(sp)
lw s5 16(sp)
lw s4 12(sp)
lw s3 8(sp)
lw s2 4(sp)
lw s1 0(sp)
addi sp sp 48
lw fp 0(sp)
addi sp sp 4
jr ra
main:
addi sp sp -4
sw fp 0(sp)
mv fp sp
addi sp sp -48
sw s1 0(sp)
sw s2 4(sp)
sw s3 8(sp)
sw s4 12(sp)
sw s5 16(sp)
sw s6 20(sp)
sw s7 24(sp)
sw s8 28(sp)
sw s9 32(sp)
sw s10 36(sp)
sw s11 40(sp)
sw ra 44(sp)
addi sp sp -4
li s1 1245
sw s1 -52(fp)
addi sp sp -4
addi sp sp -8
addi s1 fp -52
lw s1 0(s1)
sw s1 0(sp)
li s1 0
sw s1 4(sp)
jal ra get_bit
mv s1 a0
addi sp sp 8
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -4
addi sp sp -8
addi s1 fp -52
lw s1 0(s1)
sw s1 0(sp)
li s1 1
sw s1 4(sp)
jal ra get_bit
mv s1 a0
addi sp sp 8
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -4
addi sp sp -8
addi s1 fp -52
lw s1 0(s1)
sw s1 0(sp)
li s1 2
sw s1 4(sp)
jal ra get_bit
mv s1 a0
addi sp sp 8
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -4
addi sp sp -8
addi s1 fp -52
lw s1 0(s1)
sw s1 0(sp)
li s1 10
sw s1 4(sp)
jal ra get_bit
mv s1 a0
addi sp sp 8
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -12
addi s1 fp -52
sw s1 0(sp)
li s1 0
sw s1 4(sp)
li s1 1
sw s1 8(sp)
jal ra set_bit
mv s1 a0
addi sp sp 12
addi sp sp -12
addi s1 fp -52
sw s1 0(sp)
li s1 1
sw s1 4(sp)
li s1 1
sw s1 8(sp)
jal ra set_bit
mv s1 a0
addi sp sp 12
addi sp sp -12
addi s1 fp -52
sw s1 0(sp)
li s1 5
sw s1 4(sp)
li s1 0
sw s1 8(sp)
jal ra set_bit
mv s1 a0
addi sp sp 12
addi sp sp -12
addi s1 fp -52
sw s1 0(sp)
li s1 10
sw s1 4(sp)
li s1 0
sw s1 8(sp)
jal ra set_bit
mv s1 a0
addi sp sp 12
addi sp sp -4
addi s1 fp -52
lw s1 0(s1)
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -8
addi s1 fp -52
sw s1 0(sp)
li s1 3
sw s1 4(sp)
jal ra flip_bit
mv s1 a0
addi sp sp 8
addi sp sp -8
addi s1 fp -52
sw s1 0(sp)
li s1 9
sw s1 4(sp)
jal ra flip_bit
mv s1 a0
addi sp sp 8
addi sp sp -4
addi s1 fp -52
lw s1 0(s1)
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -4
addi sp sp -4
li s1 0
sw s1 0(sp)
jal ra is_pow_2
mv s1 a0
addi sp sp 4
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -4
addi sp sp -4
li s1 1
xori s1 s1 -1
addi s1 s1 1
sw s1 0(sp)
jal ra is_pow_2
mv s1 a0
addi sp sp 4
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -4
addi sp sp -4
li s1 4
sw s1 0(sp)
jal ra is_pow_2
mv s1 a0
addi sp sp 4
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
addi sp sp -4
addi sp sp -4
li s1 6
sw s1 0(sp)
jal ra is_pow_2
mv s1 a0
addi sp sp 4
sw s1 0(sp)
jal ra PrintInt
mv s1 a0
addi sp sp 4
li s1 0
mv a0 s1
j _main
addi sp sp 4
_main:
addi sp fp -48
lw ra 44(sp)
lw s11 40(sp)
lw s10 36(sp)
lw s9 32(sp)
lw s8 28(sp)
lw s7 24(sp)
lw s6 20(sp)
lw s5 16(sp)
lw s4 12(sp)
lw s3 8(sp)
lw s2 4(sp)
lw s1 0(sp)
addi sp sp 48
lw fp 0(sp)
addi sp sp 4
mv a1 a0
addi a0 x0 17
ecall
PrintString:
  addi sp sp -4
  sw ra 0(sp)
  lw a1 4(sp) 
  addi a0 x0 4
  ecall
  jal PrintNewline
  lw ra 0(sp)
  addi sp sp 4
  jr ra

PrintInt:
  addi sp sp -4
  sw ra 0(sp)
  lw a1 4(sp) 
  addi a0 x0 1
  ecall
  jal PrintNewline
  lw ra 0(sp)
  addi sp sp 4
  jr ra

PrintChar:
  addi sp sp -4
  sw ra 0(sp)
  lb a1 4(sp)
  andi a1 a1 0xff 
  addi a0 x0 11
  ecall
  jal PrintNewline
  lw ra 0(sp)
  addi sp sp 4
  jr ra

PrintBool:
  addi sp sp -4
  sw ra 0(sp)
  lw a1 4(sp) 
  addi a0 x0 1
  ecall
  jal PrintNewline
  lw ra 0(sp)
  addi sp sp 4
  jr ra

PrintNewline:
  addi a1 x0 10 #Load newline char
  addi a0 x0 11
  ecall
  mv a0 x0
  jr ra

PrintInts:
  addi sp sp -8
  sw ra 4(sp)
  lw t0 8(sp)
  sw t0 0(sp)
  jal PrintInt
  lw t0 12(sp)
  sw t0 0(sp)
  jal PrintInt
  lw t0 16(sp)
  sw t0 0(sp)
  jal PrintInt
  lw ra 4(sp)
  addi sp sp 8
  jr ra

PrintChars:
  addi sp sp -8
  sw ra 4(sp)
  lb t0 8(sp)
  sb t0 0(sp)
  jal PrintChar
  lb t0 9(sp)
  sb t0 0(sp)
  jal PrintChar
  lb t0 10(sp)
  sb t0 0(sp)
  jal PrintChar
  lw ra 4(sp)
  addi sp sp 8
  jr ra
  

PrintMixed:
  addi sp sp -8
  sw ra 4(sp)
  lb t0 8(sp)
  sb t0 0(sp)
  jal PrintChar
  lb t0 9(sp)
  sb t0 0(sp)
  jal PrintChar
  lw t0 12(sp)
  sw t0 0(sp)
  jal PrintInt
  lw t0 16(sp)
  sw t0 0(sp)
  jal PrintInt
  lb t0 20(sp)
  sb t0 0(sp)
  jal PrintChar
  lw t0 24(sp)
  sw t0 0(sp)
  jal PrintInt
  lw ra 4(sp)
  addi sp sp 8
  jr ra
  
