# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../InterNoC.ip_user_files/bd/DemoInterconnect/ip/DemoInterconnect_xbar_0/sim/DemoInterconnect_xbar_0.v" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/7e3a/hdl" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/100a"
verilog xil_defaultlib  "../../../InterNoC.ip_user_files/bd/DemoInterconnect/ip/DemoInterconnect_jtag_axi_0_0/sim/DemoInterconnect_jtag_axi_0_0.v" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/7e3a/hdl" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/100a"
verilog xil_defaultlib  "../../../InterNoC.ip_user_files/bd/DemoInterconnect/ip/DemoInterconnect_clk_wiz_0_0/DemoInterconnect_clk_wiz_0_0_clk_wiz.v" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/7e3a/hdl" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/100a"
verilog xil_defaultlib  "../../../InterNoC.ip_user_files/bd/DemoInterconnect/ip/DemoInterconnect_clk_wiz_0_0/DemoInterconnect_clk_wiz_0_0.v" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/7e3a/hdl" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/100a"
verilog xil_defaultlib  "../../../InterNoC.ip_user_files/bd/DemoInterconnect/ip/DemoInterconnect_auto_pc_0/sim/DemoInterconnect_auto_pc_0.v" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/7e3a/hdl" --include "../../../InterNoC.srcs/sources_1/bd/DemoInterconnect/ipshared/100a"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
