
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.98

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.52 source latency mem[2][4]$_DFFE_PP_/CLK ^
  -0.53 target latency rd_data[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net42 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.25    0.24    0.23    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.24    0.01    1.44 ^ wr_ptr[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.44   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.09    0.04    0.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.36    0.30    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.36 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.09    0.07    0.17    0.53 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.53 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.53   clock reconvergence pessimism
                          0.25    0.79   library removal time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  0.66   slack (MET)


Startpoint: wr_data[6] (input port clocked by core_clock)
Endpoint: mem[6][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v wr_data[6] (in)
                                         wr_data[6] (net)
                  0.00    0.00    0.20 v input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.14    0.13    0.15    0.35 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net14 (net)
                  0.14    0.02    0.37 v _555_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.58 v _555_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _105_ (net)
                  0.07    0.00    0.58 v mem[6][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.09    0.04    0.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.36    0.30    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.35 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.10    0.07    0.18    0.53 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.53 ^ mem[6][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.53   clock reconvergence pessimism
                          0.08    0.62   library hold time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net42 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.25    0.24    0.23    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.25    0.02    1.46 ^ rd_data[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.20    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.09    0.04   10.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.36    0.30   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02   10.36 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.09    0.07    0.18   10.53 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.53 ^ rd_data[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.53   clock reconvergence pessimism
                          0.09   10.62   library recovery time
                                 10.62   data required time
-----------------------------------------------------------------------------
                                 10.62   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.09    0.04    0.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.36    0.30    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.36 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.09    0.07    0.17    0.53 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.53 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.35    0.61    1.14 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.35    0.00    1.15 ^ _785_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.01    0.07    0.18    1.33 ^ _785_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _390_ (net)
                  0.07    0.00    1.33 ^ _394_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.13    1.46 v _394_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _358_ (net)
                  0.17    0.00    1.46 v _771_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     5    0.14    0.31    0.91    2.37 ^ _771_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net21 (net)
                  0.31    0.01    2.38 ^ _392_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.21    0.18    2.55 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _378_ (net)
                  0.21    0.00    2.55 v _779_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.11    0.24    2.79 v _779_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _379_ (net)
                  0.11    0.00    2.79 v _683_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.27    3.06 v _683_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _277_ (net)
                  0.11    0.00    3.06 v _684_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.27    0.17    3.23 ^ _684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _278_ (net)
                  0.27    0.00    3.23 ^ _687_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.22    0.10    3.33 v _687_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _281_ (net)
                  0.22    0.00    3.33 v _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
    18    0.27    0.89    0.55    3.89 ^ _691_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _285_ (net)
                  0.89    0.00    3.89 ^ _770_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.07    0.27    0.36    4.25 ^ _770_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         net33 (net)
                  0.27    0.00    4.25 ^ output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.57    4.82 ^ output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         peek_data[7] (net)
                  0.07    0.00    4.82 ^ peek_data[7] (out)
                                  4.82   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.82   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.06    0.25    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net42 (net)
                  0.25    0.00    1.21 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    18    0.25    0.24    0.23    1.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.25    0.02    1.46 ^ rd_data[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.20    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.09    0.04   10.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.36    0.30   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02   10.36 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.09    0.07    0.18   10.53 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00   10.53 ^ rd_data[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.53   clock reconvergence pessimism
                          0.09   10.62   library recovery time
                                 10.62   data required time
-----------------------------------------------------------------------------
                                 10.62   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  9.16   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: peek_data[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.09    0.04    0.04 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.96    0.36    0.30    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.36    0.02    0.36 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.09    0.07    0.17    0.53 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.07    0.00    0.53 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.09    0.35    0.61    1.14 ^ rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.35    0.00    1.15 ^ _785_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     1    0.01    0.07    0.18    1.33 ^ _785_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _390_ (net)
                  0.07    0.00    1.33 ^ _394_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.17    0.13    1.46 v _394_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _358_ (net)
                  0.17    0.00    1.46 v _771_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     5    0.14    0.31    0.91    2.37 ^ _771_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         net21 (net)
                  0.31    0.01    2.38 ^ _392_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.04    0.21    0.18    2.55 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _378_ (net)
                  0.21    0.00    2.55 v _779_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.11    0.24    2.79 v _779_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _379_ (net)
                  0.11    0.00    2.79 v _683_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.27    3.06 v _683_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _277_ (net)
                  0.11    0.00    3.06 v _684_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.27    0.17    3.23 ^ _684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _278_ (net)
                  0.27    0.00    3.23 ^ _687_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.22    0.10    3.33 v _687_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _281_ (net)
                  0.22    0.00    3.33 v _691_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
    18    0.27    0.89    0.55    3.89 ^ _691_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _285_ (net)
                  0.89    0.00    3.89 ^ _770_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.07    0.27    0.36    4.25 ^ _770_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         net33 (net)
                  0.27    0.00    4.25 ^ output32/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.57    4.82 ^ output32/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         peek_data[7] (net)
                  0.07    0.00    4.82 ^ peek_data[7] (out)
                                  4.82   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.82   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.8988944292068481

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6782

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.21986396610736847

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9855

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 33

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.53 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.53 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.52    1.05 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    1.28 ^ _417_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    1.45 v _418_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.45    1.89 ^ _775_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.44    2.34 v _397_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_4)
   0.35    2.69 v _407_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.27    2.96 v _408_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.20    3.16 v _409_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.19    3.35 v _410_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.46    3.81 ^ _493_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.25    4.07 v _674_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    4.07 v wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.07   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.34   10.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   10.53 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.53 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.53   clock reconvergence pessimism
  -0.12   10.42   library setup time
          10.42   data required time
---------------------------------------------------------
          10.42   data required time
          -4.07   data arrival time
---------------------------------------------------------
           6.35   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[12][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[12][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.53 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.53 ^ mem[12][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.90 ^ mem[12][6]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    1.06 ^ _472_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.06 ^ mem[12][6]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.06   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.34    0.34 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.53 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.53 ^ mem[12][6]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.53   clock reconvergence pessimism
   0.02    0.55   library hold time
           0.55   data required time
---------------------------------------------------------
           0.55   data required time
          -1.06   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5342

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5337

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.8196

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.9804

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
103.336376

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.65e-02   6.83e-03   8.67e-08   3.33e-02  19.5%
Combinational          6.93e-02   4.04e-02   1.53e-07   1.10e-01  64.2%
Clock                  2.03e-02   7.64e-03   3.04e-06   2.80e-02  16.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.16e-01   5.48e-02   3.28e-06   1.71e-01 100.0%
                          67.9%      32.1%       0.0%
