--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main01.twx main01.ncd -o main01.twr main01.pcf -ucf
main01.ucf

Design file:              main01.ncd
Physical constraint file: main01.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rx          |    2.401(R)|      SLOW  |   -0.846(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock but1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sw1         |    0.291(R)|      SLOW  |    2.563(R)|      SLOW  |but1_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data7<0>    |        12.175(R)|      SLOW  |         4.585(R)|      FAST  |CLK_BUFGP         |   0.000|
Data7<1>    |        11.795(R)|      SLOW  |         4.473(R)|      FAST  |CLK_BUFGP         |   0.000|
Data7<2>    |        12.180(R)|      SLOW  |         4.583(R)|      FAST  |CLK_BUFGP         |   0.000|
Data7<3>    |        11.932(R)|      SLOW  |         4.804(R)|      FAST  |CLK_BUFGP         |   0.000|
Data7<4>    |        12.076(R)|      SLOW  |         4.602(R)|      FAST  |CLK_BUFGP         |   0.000|
Data7<5>    |        12.244(R)|      SLOW  |         4.651(R)|      FAST  |CLK_BUFGP         |   0.000|
Data7<6>    |        12.611(R)|      SLOW  |         4.907(R)|      FAST  |CLK_BUFGP         |   0.000|
led1        |        10.245(R)|      SLOW  |         4.343(R)|      FAST  |CLK_BUFGP         |   0.000|
led2        |         9.778(R)|      SLOW  |         4.008(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<0>      |        10.844(R)|      SLOW  |         4.673(R)|      FAST  |CLK_BUFGP         |   0.000|
seg<1>      |        10.225(R)|      SLOW  |         4.367(R)|      FAST  |CLK_BUFGP         |   0.000|
tx          |        10.823(R)|      SLOW  |         4.664(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock but1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data7<0>    |        18.908(R)|      SLOW  |         7.094(R)|      FAST  |but1_BUFGP        |   0.000|
Data7<1>    |        18.656(R)|      SLOW  |         7.230(R)|      FAST  |but1_BUFGP        |   0.000|
Data7<2>    |        19.026(R)|      SLOW  |         7.320(R)|      FAST  |but1_BUFGP        |   0.000|
Data7<3>    |        18.793(R)|      SLOW  |         7.268(R)|      FAST  |but1_BUFGP        |   0.000|
Data7<4>    |        18.937(R)|      SLOW  |         7.362(R)|      FAST  |but1_BUFGP        |   0.000|
Data7<5>    |        19.105(R)|      SLOW  |         7.430(R)|      FAST  |but1_BUFGP        |   0.000|
Data7<6>    |        19.457(R)|      SLOW  |         7.369(R)|      FAST  |but1_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.035|         |         |         |
but1           |    8.127|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock but1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
but1           |    5.110|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 27 20:02:39 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



