
Projeto2-Otimizacao-Energetica.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002b40  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000844  20400000  00402b40  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001a8  20400844  00403384  00020844  2**2
                  ALLOC
  3 .stack        00002004  204009ec  0040352c  00020844  2**0
                  ALLOC
  4 .heap         00000200  204029f0  00405530  00020844  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020844  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020872  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a080  00000000  00000000  000208cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001536  00000000  00000000  0002a94b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006f70  00000000  00000000  0002be81  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b80  00000000  00000000  00032df1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ab0  00000000  00000000  00033971  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000056ab  00000000  00000000  00034421  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000995a  00000000  00000000  00039acc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008a3b5  00000000  00000000  00043426  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003988  00000000  00000000  000cd7dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204029f0 	.word	0x204029f0
  400004:	00400ee1 	.word	0x00400ee1
  400008:	00400f91 	.word	0x00400f91
  40000c:	00400f91 	.word	0x00400f91
  400010:	00400f91 	.word	0x00400f91
  400014:	00400f91 	.word	0x00400f91
  400018:	00400f91 	.word	0x00400f91
	...
  40002c:	00400f91 	.word	0x00400f91
  400030:	00400f91 	.word	0x00400f91
  400034:	00000000 	.word	0x00000000
  400038:	00400f91 	.word	0x00400f91
  40003c:	00400f91 	.word	0x00400f91
  400040:	00400f91 	.word	0x00400f91
  400044:	00400f91 	.word	0x00400f91
  400048:	004016cd 	.word	0x004016cd
  40004c:	00400f91 	.word	0x00400f91
  400050:	00400f91 	.word	0x00400f91
  400054:	00400f91 	.word	0x00400f91
  400058:	00400f91 	.word	0x00400f91
  40005c:	00400f91 	.word	0x00400f91
  400060:	00400f91 	.word	0x00400f91
  400064:	00000000 	.word	0x00000000
  400068:	0040055d 	.word	0x0040055d
  40006c:	00400575 	.word	0x00400575
  400070:	0040058d 	.word	0x0040058d
  400074:	00400f91 	.word	0x00400f91
  400078:	004015ed 	.word	0x004015ed
  40007c:	00400f91 	.word	0x00400f91
  400080:	004005a5 	.word	0x004005a5
  400084:	004005bd 	.word	0x004005bd
  400088:	00400f91 	.word	0x00400f91
  40008c:	00400f91 	.word	0x00400f91
  400090:	00400f91 	.word	0x00400f91
  400094:	00400f91 	.word	0x00400f91
  400098:	00400f91 	.word	0x00400f91
  40009c:	00400f91 	.word	0x00400f91
  4000a0:	00401689 	.word	0x00401689
  4000a4:	00400f91 	.word	0x00400f91
  4000a8:	00400f91 	.word	0x00400f91
  4000ac:	00400f91 	.word	0x00400f91
  4000b0:	00400f91 	.word	0x00400f91
  4000b4:	00400f91 	.word	0x00400f91
  4000b8:	00400f91 	.word	0x00400f91
  4000bc:	00400f91 	.word	0x00400f91
  4000c0:	00400f91 	.word	0x00400f91
  4000c4:	00400f91 	.word	0x00400f91
  4000c8:	00400f91 	.word	0x00400f91
  4000cc:	00400f91 	.word	0x00400f91
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00400f91 	.word	0x00400f91
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00400f91 	.word	0x00400f91
  4000e0:	00400f91 	.word	0x00400f91
  4000e4:	00400f91 	.word	0x00400f91
  4000e8:	00400f91 	.word	0x00400f91
  4000ec:	00400f91 	.word	0x00400f91
  4000f0:	00400f91 	.word	0x00400f91
  4000f4:	00400f91 	.word	0x00400f91
  4000f8:	00400f91 	.word	0x00400f91
  4000fc:	00400f91 	.word	0x00400f91
  400100:	00400f91 	.word	0x00400f91
  400104:	00400f91 	.word	0x00400f91
  400108:	00400f91 	.word	0x00400f91
  40010c:	00400f91 	.word	0x00400f91
  400110:	00400f91 	.word	0x00400f91
	...
  400120:	00400f91 	.word	0x00400f91
  400124:	00400f91 	.word	0x00400f91
  400128:	00400f91 	.word	0x00400f91
  40012c:	00400f91 	.word	0x00400f91
  400130:	00400f91 	.word	0x00400f91
  400134:	00000000 	.word	0x00000000
  400138:	00400f91 	.word	0x00400f91
  40013c:	00400f91 	.word	0x00400f91

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400844 	.word	0x20400844
  40015c:	00000000 	.word	0x00000000
  400160:	00402b40 	.word	0x00402b40

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400848 	.word	0x20400848
  400190:	00402b40 	.word	0x00402b40
  400194:	00402b40 	.word	0x00402b40
  400198:	00000000 	.word	0x00000000

0040019c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b086      	sub	sp, #24
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	60f8      	str	r0, [r7, #12]
  4001a4:	60b9      	str	r1, [r7, #8]
  4001a6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4001a8:	2300      	movs	r3, #0
  4001aa:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  4001ac:	68fb      	ldr	r3, [r7, #12]
  4001ae:	2b00      	cmp	r3, #0
  4001b0:	d012      	beq.n	4001d8 <_read+0x3c>
		return -1;
  4001b2:	f04f 33ff 	mov.w	r3, #4294967295
  4001b6:	e013      	b.n	4001e0 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  4001b8:	4b0b      	ldr	r3, [pc, #44]	; (4001e8 <_read+0x4c>)
  4001ba:	681b      	ldr	r3, [r3, #0]
  4001bc:	4a0b      	ldr	r2, [pc, #44]	; (4001ec <_read+0x50>)
  4001be:	6812      	ldr	r2, [r2, #0]
  4001c0:	68b9      	ldr	r1, [r7, #8]
  4001c2:	4610      	mov	r0, r2
  4001c4:	4798      	blx	r3
		ptr++;
  4001c6:	68bb      	ldr	r3, [r7, #8]
  4001c8:	3301      	adds	r3, #1
  4001ca:	60bb      	str	r3, [r7, #8]
		nChars++;
  4001cc:	697b      	ldr	r3, [r7, #20]
  4001ce:	3301      	adds	r3, #1
  4001d0:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001d2:	687b      	ldr	r3, [r7, #4]
  4001d4:	3b01      	subs	r3, #1
  4001d6:	607b      	str	r3, [r7, #4]
  4001d8:	687b      	ldr	r3, [r7, #4]
  4001da:	2b00      	cmp	r3, #0
  4001dc:	dcec      	bgt.n	4001b8 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001de:	697b      	ldr	r3, [r7, #20]
}
  4001e0:	4618      	mov	r0, r3
  4001e2:	3718      	adds	r7, #24
  4001e4:	46bd      	mov	sp, r7
  4001e6:	bd80      	pop	{r7, pc}
  4001e8:	20400914 	.word	0x20400914
  4001ec:	2040091c 	.word	0x2040091c

004001f0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001f0:	b580      	push	{r7, lr}
  4001f2:	b086      	sub	sp, #24
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	60f8      	str	r0, [r7, #12]
  4001f8:	60b9      	str	r1, [r7, #8]
  4001fa:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4001fc:	2300      	movs	r3, #0
  4001fe:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400200:	68fb      	ldr	r3, [r7, #12]
  400202:	2b01      	cmp	r3, #1
  400204:	d01e      	beq.n	400244 <_write+0x54>
  400206:	68fb      	ldr	r3, [r7, #12]
  400208:	2b02      	cmp	r3, #2
  40020a:	d01b      	beq.n	400244 <_write+0x54>
  40020c:	68fb      	ldr	r3, [r7, #12]
  40020e:	2b03      	cmp	r3, #3
  400210:	d018      	beq.n	400244 <_write+0x54>
		return -1;
  400212:	f04f 33ff 	mov.w	r3, #4294967295
  400216:	e019      	b.n	40024c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400218:	4b0e      	ldr	r3, [pc, #56]	; (400254 <_write+0x64>)
  40021a:	681a      	ldr	r2, [r3, #0]
  40021c:	4b0e      	ldr	r3, [pc, #56]	; (400258 <_write+0x68>)
  40021e:	6818      	ldr	r0, [r3, #0]
  400220:	68bb      	ldr	r3, [r7, #8]
  400222:	1c59      	adds	r1, r3, #1
  400224:	60b9      	str	r1, [r7, #8]
  400226:	781b      	ldrb	r3, [r3, #0]
  400228:	4619      	mov	r1, r3
  40022a:	4790      	blx	r2
  40022c:	4603      	mov	r3, r0
  40022e:	2b00      	cmp	r3, #0
  400230:	da02      	bge.n	400238 <_write+0x48>
			return -1;
  400232:	f04f 33ff 	mov.w	r3, #4294967295
  400236:	e009      	b.n	40024c <_write+0x5c>
		}
		++nChars;
  400238:	697b      	ldr	r3, [r7, #20]
  40023a:	3301      	adds	r3, #1
  40023c:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40023e:	687b      	ldr	r3, [r7, #4]
  400240:	3b01      	subs	r3, #1
  400242:	607b      	str	r3, [r7, #4]
  400244:	687b      	ldr	r3, [r7, #4]
  400246:	2b00      	cmp	r3, #0
  400248:	d1e6      	bne.n	400218 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  40024a:	697b      	ldr	r3, [r7, #20]
}
  40024c:	4618      	mov	r0, r3
  40024e:	3718      	adds	r7, #24
  400250:	46bd      	mov	sp, r7
  400252:	bd80      	pop	{r7, pc}
  400254:	20400918 	.word	0x20400918
  400258:	2040091c 	.word	0x2040091c

0040025c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40025c:	b480      	push	{r7}
  40025e:	b085      	sub	sp, #20
  400260:	af00      	add	r7, sp, #0
  400262:	60f8      	str	r0, [r7, #12]
  400264:	60b9      	str	r1, [r7, #8]
  400266:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400268:	687b      	ldr	r3, [r7, #4]
  40026a:	2b00      	cmp	r3, #0
  40026c:	d003      	beq.n	400276 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40026e:	68fb      	ldr	r3, [r7, #12]
  400270:	68ba      	ldr	r2, [r7, #8]
  400272:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400274:	e002      	b.n	40027c <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400276:	68fb      	ldr	r3, [r7, #12]
  400278:	68ba      	ldr	r2, [r7, #8]
  40027a:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  40027c:	bf00      	nop
  40027e:	3714      	adds	r7, #20
  400280:	46bd      	mov	sp, r7
  400282:	f85d 7b04 	ldr.w	r7, [sp], #4
  400286:	4770      	bx	lr

00400288 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400288:	b480      	push	{r7}
  40028a:	b083      	sub	sp, #12
  40028c:	af00      	add	r7, sp, #0
  40028e:	6078      	str	r0, [r7, #4]
  400290:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400292:	687b      	ldr	r3, [r7, #4]
  400294:	683a      	ldr	r2, [r7, #0]
  400296:	631a      	str	r2, [r3, #48]	; 0x30
}
  400298:	bf00      	nop
  40029a:	370c      	adds	r7, #12
  40029c:	46bd      	mov	sp, r7
  40029e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002a2:	4770      	bx	lr

004002a4 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
  4002ac:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	683a      	ldr	r2, [r7, #0]
  4002b2:	635a      	str	r2, [r3, #52]	; 0x34
}
  4002b4:	bf00      	nop
  4002b6:	370c      	adds	r7, #12
  4002b8:	46bd      	mov	sp, r7
  4002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002be:	4770      	bx	lr

004002c0 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4002c0:	b480      	push	{r7}
  4002c2:	b087      	sub	sp, #28
  4002c4:	af00      	add	r7, sp, #0
  4002c6:	60f8      	str	r0, [r7, #12]
  4002c8:	60b9      	str	r1, [r7, #8]
  4002ca:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4002cc:	68fb      	ldr	r3, [r7, #12]
  4002ce:	687a      	ldr	r2, [r7, #4]
  4002d0:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002d2:	68bb      	ldr	r3, [r7, #8]
  4002d4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4002d8:	d04a      	beq.n	400370 <pio_set_peripheral+0xb0>
  4002da:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4002de:	d808      	bhi.n	4002f2 <pio_set_peripheral+0x32>
  4002e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4002e4:	d016      	beq.n	400314 <pio_set_peripheral+0x54>
  4002e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4002ea:	d02c      	beq.n	400346 <pio_set_peripheral+0x86>
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d069      	beq.n	4003c4 <pio_set_peripheral+0x104>
  4002f0:	e064      	b.n	4003bc <pio_set_peripheral+0xfc>
  4002f2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4002f6:	d065      	beq.n	4003c4 <pio_set_peripheral+0x104>
  4002f8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4002fc:	d803      	bhi.n	400306 <pio_set_peripheral+0x46>
  4002fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400302:	d04a      	beq.n	40039a <pio_set_peripheral+0xda>
  400304:	e05a      	b.n	4003bc <pio_set_peripheral+0xfc>
  400306:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40030a:	d05b      	beq.n	4003c4 <pio_set_peripheral+0x104>
  40030c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400310:	d058      	beq.n	4003c4 <pio_set_peripheral+0x104>
  400312:	e053      	b.n	4003bc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400314:	68fb      	ldr	r3, [r7, #12]
  400316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400318:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40031a:	68fb      	ldr	r3, [r7, #12]
  40031c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40031e:	687b      	ldr	r3, [r7, #4]
  400320:	43d9      	mvns	r1, r3
  400322:	697b      	ldr	r3, [r7, #20]
  400324:	400b      	ands	r3, r1
  400326:	401a      	ands	r2, r3
  400328:	68fb      	ldr	r3, [r7, #12]
  40032a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40032c:	68fb      	ldr	r3, [r7, #12]
  40032e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400330:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400332:	68fb      	ldr	r3, [r7, #12]
  400334:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400336:	687b      	ldr	r3, [r7, #4]
  400338:	43d9      	mvns	r1, r3
  40033a:	697b      	ldr	r3, [r7, #20]
  40033c:	400b      	ands	r3, r1
  40033e:	401a      	ands	r2, r3
  400340:	68fb      	ldr	r3, [r7, #12]
  400342:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400344:	e03a      	b.n	4003bc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400346:	68fb      	ldr	r3, [r7, #12]
  400348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40034a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40034c:	687a      	ldr	r2, [r7, #4]
  40034e:	697b      	ldr	r3, [r7, #20]
  400350:	431a      	orrs	r2, r3
  400352:	68fb      	ldr	r3, [r7, #12]
  400354:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400356:	68fb      	ldr	r3, [r7, #12]
  400358:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40035a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40035c:	68fb      	ldr	r3, [r7, #12]
  40035e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400360:	687b      	ldr	r3, [r7, #4]
  400362:	43d9      	mvns	r1, r3
  400364:	697b      	ldr	r3, [r7, #20]
  400366:	400b      	ands	r3, r1
  400368:	401a      	ands	r2, r3
  40036a:	68fb      	ldr	r3, [r7, #12]
  40036c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40036e:	e025      	b.n	4003bc <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400370:	68fb      	ldr	r3, [r7, #12]
  400372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400374:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40037a:	687b      	ldr	r3, [r7, #4]
  40037c:	43d9      	mvns	r1, r3
  40037e:	697b      	ldr	r3, [r7, #20]
  400380:	400b      	ands	r3, r1
  400382:	401a      	ands	r2, r3
  400384:	68fb      	ldr	r3, [r7, #12]
  400386:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400388:	68fb      	ldr	r3, [r7, #12]
  40038a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40038c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40038e:	687a      	ldr	r2, [r7, #4]
  400390:	697b      	ldr	r3, [r7, #20]
  400392:	431a      	orrs	r2, r3
  400394:	68fb      	ldr	r3, [r7, #12]
  400396:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400398:	e010      	b.n	4003bc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40039e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4003a0:	687a      	ldr	r2, [r7, #4]
  4003a2:	697b      	ldr	r3, [r7, #20]
  4003a4:	431a      	orrs	r2, r3
  4003a6:	68fb      	ldr	r3, [r7, #12]
  4003a8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4003ae:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003b0:	687a      	ldr	r2, [r7, #4]
  4003b2:	697b      	ldr	r3, [r7, #20]
  4003b4:	431a      	orrs	r2, r3
  4003b6:	68fb      	ldr	r3, [r7, #12]
  4003b8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4003ba:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4003bc:	68fb      	ldr	r3, [r7, #12]
  4003be:	687a      	ldr	r2, [r7, #4]
  4003c0:	605a      	str	r2, [r3, #4]
  4003c2:	e000      	b.n	4003c6 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  4003c4:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  4003c6:	371c      	adds	r7, #28
  4003c8:	46bd      	mov	sp, r7
  4003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003ce:	4770      	bx	lr

004003d0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4003d0:	b580      	push	{r7, lr}
  4003d2:	b084      	sub	sp, #16
  4003d4:	af00      	add	r7, sp, #0
  4003d6:	60f8      	str	r0, [r7, #12]
  4003d8:	60b9      	str	r1, [r7, #8]
  4003da:	607a      	str	r2, [r7, #4]
  4003dc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4003de:	68b9      	ldr	r1, [r7, #8]
  4003e0:	68f8      	ldr	r0, [r7, #12]
  4003e2:	4b12      	ldr	r3, [pc, #72]	; (40042c <pio_set_output+0x5c>)
  4003e4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4003e6:	69ba      	ldr	r2, [r7, #24]
  4003e8:	68b9      	ldr	r1, [r7, #8]
  4003ea:	68f8      	ldr	r0, [r7, #12]
  4003ec:	4b10      	ldr	r3, [pc, #64]	; (400430 <pio_set_output+0x60>)
  4003ee:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4003f0:	683b      	ldr	r3, [r7, #0]
  4003f2:	2b00      	cmp	r3, #0
  4003f4:	d003      	beq.n	4003fe <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	68ba      	ldr	r2, [r7, #8]
  4003fa:	651a      	str	r2, [r3, #80]	; 0x50
  4003fc:	e002      	b.n	400404 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4003fe:	68fb      	ldr	r3, [r7, #12]
  400400:	68ba      	ldr	r2, [r7, #8]
  400402:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400404:	687b      	ldr	r3, [r7, #4]
  400406:	2b00      	cmp	r3, #0
  400408:	d003      	beq.n	400412 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40040a:	68fb      	ldr	r3, [r7, #12]
  40040c:	68ba      	ldr	r2, [r7, #8]
  40040e:	631a      	str	r2, [r3, #48]	; 0x30
  400410:	e002      	b.n	400418 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400412:	68fb      	ldr	r3, [r7, #12]
  400414:	68ba      	ldr	r2, [r7, #8]
  400416:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400418:	68fb      	ldr	r3, [r7, #12]
  40041a:	68ba      	ldr	r2, [r7, #8]
  40041c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	68ba      	ldr	r2, [r7, #8]
  400422:	601a      	str	r2, [r3, #0]
}
  400424:	bf00      	nop
  400426:	3710      	adds	r7, #16
  400428:	46bd      	mov	sp, r7
  40042a:	bd80      	pop	{r7, pc}
  40042c:	0040045d 	.word	0x0040045d
  400430:	0040025d 	.word	0x0040025d

00400434 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400434:	b480      	push	{r7}
  400436:	b083      	sub	sp, #12
  400438:	af00      	add	r7, sp, #0
  40043a:	6078      	str	r0, [r7, #4]
  40043c:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40043e:	687b      	ldr	r3, [r7, #4]
  400440:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400442:	683b      	ldr	r3, [r7, #0]
  400444:	4013      	ands	r3, r2
  400446:	2b00      	cmp	r3, #0
  400448:	d101      	bne.n	40044e <pio_get_output_data_status+0x1a>
		return 0;
  40044a:	2300      	movs	r3, #0
  40044c:	e000      	b.n	400450 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40044e:	2301      	movs	r3, #1
	}
}
  400450:	4618      	mov	r0, r3
  400452:	370c      	adds	r7, #12
  400454:	46bd      	mov	sp, r7
  400456:	f85d 7b04 	ldr.w	r7, [sp], #4
  40045a:	4770      	bx	lr

0040045c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40045c:	b480      	push	{r7}
  40045e:	b083      	sub	sp, #12
  400460:	af00      	add	r7, sp, #0
  400462:	6078      	str	r0, [r7, #4]
  400464:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400466:	687b      	ldr	r3, [r7, #4]
  400468:	683a      	ldr	r2, [r7, #0]
  40046a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40046c:	bf00      	nop
  40046e:	370c      	adds	r7, #12
  400470:	46bd      	mov	sp, r7
  400472:	f85d 7b04 	ldr.w	r7, [sp], #4
  400476:	4770      	bx	lr

00400478 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400478:	b480      	push	{r7}
  40047a:	b083      	sub	sp, #12
  40047c:	af00      	add	r7, sp, #0
  40047e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400480:	687b      	ldr	r3, [r7, #4]
  400482:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400484:	4618      	mov	r0, r3
  400486:	370c      	adds	r7, #12
  400488:	46bd      	mov	sp, r7
  40048a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40048e:	4770      	bx	lr

00400490 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400490:	b480      	push	{r7}
  400492:	b083      	sub	sp, #12
  400494:	af00      	add	r7, sp, #0
  400496:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400498:	687b      	ldr	r3, [r7, #4]
  40049a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40049c:	4618      	mov	r0, r3
  40049e:	370c      	adds	r7, #12
  4004a0:	46bd      	mov	sp, r7
  4004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004a6:	4770      	bx	lr

004004a8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4004a8:	b580      	push	{r7, lr}
  4004aa:	b084      	sub	sp, #16
  4004ac:	af00      	add	r7, sp, #0
  4004ae:	6078      	str	r0, [r7, #4]
  4004b0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4004b2:	6878      	ldr	r0, [r7, #4]
  4004b4:	4b26      	ldr	r3, [pc, #152]	; (400550 <pio_handler_process+0xa8>)
  4004b6:	4798      	blx	r3
  4004b8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4004ba:	6878      	ldr	r0, [r7, #4]
  4004bc:	4b25      	ldr	r3, [pc, #148]	; (400554 <pio_handler_process+0xac>)
  4004be:	4798      	blx	r3
  4004c0:	4602      	mov	r2, r0
  4004c2:	68fb      	ldr	r3, [r7, #12]
  4004c4:	4013      	ands	r3, r2
  4004c6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4004c8:	68fb      	ldr	r3, [r7, #12]
  4004ca:	2b00      	cmp	r3, #0
  4004cc:	d03c      	beq.n	400548 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4004ce:	2300      	movs	r3, #0
  4004d0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4004d2:	e034      	b.n	40053e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4004d4:	4a20      	ldr	r2, [pc, #128]	; (400558 <pio_handler_process+0xb0>)
  4004d6:	68bb      	ldr	r3, [r7, #8]
  4004d8:	011b      	lsls	r3, r3, #4
  4004da:	4413      	add	r3, r2
  4004dc:	681a      	ldr	r2, [r3, #0]
  4004de:	683b      	ldr	r3, [r7, #0]
  4004e0:	429a      	cmp	r2, r3
  4004e2:	d126      	bne.n	400532 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4004e4:	4a1c      	ldr	r2, [pc, #112]	; (400558 <pio_handler_process+0xb0>)
  4004e6:	68bb      	ldr	r3, [r7, #8]
  4004e8:	011b      	lsls	r3, r3, #4
  4004ea:	4413      	add	r3, r2
  4004ec:	3304      	adds	r3, #4
  4004ee:	681a      	ldr	r2, [r3, #0]
  4004f0:	68fb      	ldr	r3, [r7, #12]
  4004f2:	4013      	ands	r3, r2
  4004f4:	2b00      	cmp	r3, #0
  4004f6:	d01c      	beq.n	400532 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4004f8:	4a17      	ldr	r2, [pc, #92]	; (400558 <pio_handler_process+0xb0>)
  4004fa:	68bb      	ldr	r3, [r7, #8]
  4004fc:	011b      	lsls	r3, r3, #4
  4004fe:	4413      	add	r3, r2
  400500:	330c      	adds	r3, #12
  400502:	681b      	ldr	r3, [r3, #0]
  400504:	4914      	ldr	r1, [pc, #80]	; (400558 <pio_handler_process+0xb0>)
  400506:	68ba      	ldr	r2, [r7, #8]
  400508:	0112      	lsls	r2, r2, #4
  40050a:	440a      	add	r2, r1
  40050c:	6810      	ldr	r0, [r2, #0]
  40050e:	4912      	ldr	r1, [pc, #72]	; (400558 <pio_handler_process+0xb0>)
  400510:	68ba      	ldr	r2, [r7, #8]
  400512:	0112      	lsls	r2, r2, #4
  400514:	440a      	add	r2, r1
  400516:	3204      	adds	r2, #4
  400518:	6812      	ldr	r2, [r2, #0]
  40051a:	4611      	mov	r1, r2
  40051c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40051e:	4a0e      	ldr	r2, [pc, #56]	; (400558 <pio_handler_process+0xb0>)
  400520:	68bb      	ldr	r3, [r7, #8]
  400522:	011b      	lsls	r3, r3, #4
  400524:	4413      	add	r3, r2
  400526:	3304      	adds	r3, #4
  400528:	681b      	ldr	r3, [r3, #0]
  40052a:	43db      	mvns	r3, r3
  40052c:	68fa      	ldr	r2, [r7, #12]
  40052e:	4013      	ands	r3, r2
  400530:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400532:	68bb      	ldr	r3, [r7, #8]
  400534:	3301      	adds	r3, #1
  400536:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400538:	68bb      	ldr	r3, [r7, #8]
  40053a:	2b06      	cmp	r3, #6
  40053c:	d803      	bhi.n	400546 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40053e:	68fb      	ldr	r3, [r7, #12]
  400540:	2b00      	cmp	r3, #0
  400542:	d1c7      	bne.n	4004d4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400544:	e000      	b.n	400548 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  400546:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400548:	bf00      	nop
  40054a:	3710      	adds	r7, #16
  40054c:	46bd      	mov	sp, r7
  40054e:	bd80      	pop	{r7, pc}
  400550:	00400479 	.word	0x00400479
  400554:	00400491 	.word	0x00400491
  400558:	20400860 	.word	0x20400860

0040055c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40055c:	b580      	push	{r7, lr}
  40055e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400560:	210a      	movs	r1, #10
  400562:	4802      	ldr	r0, [pc, #8]	; (40056c <PIOA_Handler+0x10>)
  400564:	4b02      	ldr	r3, [pc, #8]	; (400570 <PIOA_Handler+0x14>)
  400566:	4798      	blx	r3
}
  400568:	bf00      	nop
  40056a:	bd80      	pop	{r7, pc}
  40056c:	400e0e00 	.word	0x400e0e00
  400570:	004004a9 	.word	0x004004a9

00400574 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400574:	b580      	push	{r7, lr}
  400576:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400578:	210b      	movs	r1, #11
  40057a:	4802      	ldr	r0, [pc, #8]	; (400584 <PIOB_Handler+0x10>)
  40057c:	4b02      	ldr	r3, [pc, #8]	; (400588 <PIOB_Handler+0x14>)
  40057e:	4798      	blx	r3
}
  400580:	bf00      	nop
  400582:	bd80      	pop	{r7, pc}
  400584:	400e1000 	.word	0x400e1000
  400588:	004004a9 	.word	0x004004a9

0040058c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40058c:	b580      	push	{r7, lr}
  40058e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400590:	210c      	movs	r1, #12
  400592:	4802      	ldr	r0, [pc, #8]	; (40059c <PIOC_Handler+0x10>)
  400594:	4b02      	ldr	r3, [pc, #8]	; (4005a0 <PIOC_Handler+0x14>)
  400596:	4798      	blx	r3
}
  400598:	bf00      	nop
  40059a:	bd80      	pop	{r7, pc}
  40059c:	400e1200 	.word	0x400e1200
  4005a0:	004004a9 	.word	0x004004a9

004005a4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4005a4:	b580      	push	{r7, lr}
  4005a6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4005a8:	2110      	movs	r1, #16
  4005aa:	4802      	ldr	r0, [pc, #8]	; (4005b4 <PIOD_Handler+0x10>)
  4005ac:	4b02      	ldr	r3, [pc, #8]	; (4005b8 <PIOD_Handler+0x14>)
  4005ae:	4798      	blx	r3
}
  4005b0:	bf00      	nop
  4005b2:	bd80      	pop	{r7, pc}
  4005b4:	400e1400 	.word	0x400e1400
  4005b8:	004004a9 	.word	0x004004a9

004005bc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4005bc:	b580      	push	{r7, lr}
  4005be:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4005c0:	2111      	movs	r1, #17
  4005c2:	4802      	ldr	r0, [pc, #8]	; (4005cc <PIOE_Handler+0x10>)
  4005c4:	4b02      	ldr	r3, [pc, #8]	; (4005d0 <PIOE_Handler+0x14>)
  4005c6:	4798      	blx	r3
}
  4005c8:	bf00      	nop
  4005ca:	bd80      	pop	{r7, pc}
  4005cc:	400e1600 	.word	0x400e1600
  4005d0:	004004a9 	.word	0x004004a9

004005d4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4005d4:	b480      	push	{r7}
  4005d6:	b083      	sub	sp, #12
  4005d8:	af00      	add	r7, sp, #0
  4005da:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4005dc:	687b      	ldr	r3, [r7, #4]
  4005de:	2b3f      	cmp	r3, #63	; 0x3f
  4005e0:	d901      	bls.n	4005e6 <pmc_enable_periph_clk+0x12>
		return 1;
  4005e2:	2301      	movs	r3, #1
  4005e4:	e02f      	b.n	400646 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4005e6:	687b      	ldr	r3, [r7, #4]
  4005e8:	2b1f      	cmp	r3, #31
  4005ea:	d813      	bhi.n	400614 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4005ec:	4b19      	ldr	r3, [pc, #100]	; (400654 <pmc_enable_periph_clk+0x80>)
  4005ee:	699a      	ldr	r2, [r3, #24]
  4005f0:	2101      	movs	r1, #1
  4005f2:	687b      	ldr	r3, [r7, #4]
  4005f4:	fa01 f303 	lsl.w	r3, r1, r3
  4005f8:	401a      	ands	r2, r3
  4005fa:	2101      	movs	r1, #1
  4005fc:	687b      	ldr	r3, [r7, #4]
  4005fe:	fa01 f303 	lsl.w	r3, r1, r3
  400602:	429a      	cmp	r2, r3
  400604:	d01e      	beq.n	400644 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400606:	4a13      	ldr	r2, [pc, #76]	; (400654 <pmc_enable_periph_clk+0x80>)
  400608:	2101      	movs	r1, #1
  40060a:	687b      	ldr	r3, [r7, #4]
  40060c:	fa01 f303 	lsl.w	r3, r1, r3
  400610:	6113      	str	r3, [r2, #16]
  400612:	e017      	b.n	400644 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400614:	687b      	ldr	r3, [r7, #4]
  400616:	3b20      	subs	r3, #32
  400618:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40061a:	4b0e      	ldr	r3, [pc, #56]	; (400654 <pmc_enable_periph_clk+0x80>)
  40061c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400620:	2101      	movs	r1, #1
  400622:	687b      	ldr	r3, [r7, #4]
  400624:	fa01 f303 	lsl.w	r3, r1, r3
  400628:	401a      	ands	r2, r3
  40062a:	2101      	movs	r1, #1
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	fa01 f303 	lsl.w	r3, r1, r3
  400632:	429a      	cmp	r2, r3
  400634:	d006      	beq.n	400644 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400636:	4a07      	ldr	r2, [pc, #28]	; (400654 <pmc_enable_periph_clk+0x80>)
  400638:	2101      	movs	r1, #1
  40063a:	687b      	ldr	r3, [r7, #4]
  40063c:	fa01 f303 	lsl.w	r3, r1, r3
  400640:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400644:	2300      	movs	r3, #0
}
  400646:	4618      	mov	r0, r3
  400648:	370c      	adds	r7, #12
  40064a:	46bd      	mov	sp, r7
  40064c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400650:	4770      	bx	lr
  400652:	bf00      	nop
  400654:	400e0600 	.word	0x400e0600

00400658 <pmc_enable_sleepmode>:
 * \param uc_type 0 for wait for interrupt, 1 for wait for event.
 * \note For SAM4S, SAM4C, SAM4CM, SAM4CP, SAMV71 and SAM4E series,
 * since only WFI is effective, uc_type = 1 will be treated as uc_type = 0.
 */
void pmc_enable_sleepmode(uint8_t uc_type)
{
  400658:	b480      	push	{r7}
  40065a:	b083      	sub	sp, #12
  40065c:	af00      	add	r7, sp, #0
  40065e:	4603      	mov	r3, r0
  400660:	71fb      	strb	r3, [r7, #7]
#if !(SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70)
	PMC->PMC_FSMR &= (uint32_t) ~ PMC_FSMR_LPM; // Enter Sleep mode
#endif
	SCB->SCR &= (uint32_t) ~ SCB_SCR_SLEEPDEEP_Msk; // Deep sleep
  400662:	4a06      	ldr	r2, [pc, #24]	; (40067c <pmc_enable_sleepmode+0x24>)
  400664:	4b05      	ldr	r3, [pc, #20]	; (40067c <pmc_enable_sleepmode+0x24>)
  400666:	691b      	ldr	r3, [r3, #16]
  400668:	f023 0304 	bic.w	r3, r3, #4
  40066c:	6113      	str	r3, [r2, #16]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  40066e:	bf30      	wfi
		__WFI();
	} else {
		__WFE();
	}
#endif
}
  400670:	bf00      	nop
  400672:	370c      	adds	r7, #12
  400674:	46bd      	mov	sp, r7
  400676:	f85d 7b04 	ldr.w	r7, [sp], #4
  40067a:	4770      	bx	lr
  40067c:	e000ed00 	.word	0xe000ed00

00400680 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  400680:	b480      	push	{r7}
  400682:	b083      	sub	sp, #12
  400684:	af00      	add	r7, sp, #0
  400686:	6078      	str	r0, [r7, #4]
  400688:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  40068a:	683b      	ldr	r3, [r7, #0]
  40068c:	2b00      	cmp	r3, #0
  40068e:	d006      	beq.n	40069e <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400690:	687b      	ldr	r3, [r7, #4]
  400692:	685b      	ldr	r3, [r3, #4]
  400694:	f043 0201 	orr.w	r2, r3, #1
  400698:	687b      	ldr	r3, [r7, #4]
  40069a:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  40069c:	e005      	b.n	4006aa <rtc_set_hour_mode+0x2a>
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  40069e:	687b      	ldr	r3, [r7, #4]
  4006a0:	685b      	ldr	r3, [r3, #4]
  4006a2:	f023 0201 	bic.w	r2, r3, #1
  4006a6:	687b      	ldr	r3, [r7, #4]
  4006a8:	605a      	str	r2, [r3, #4]
	}
}
  4006aa:	bf00      	nop
  4006ac:	370c      	adds	r7, #12
  4006ae:	46bd      	mov	sp, r7
  4006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006b4:	4770      	bx	lr
  4006b6:	bf00      	nop

004006b8 <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  4006b8:	b480      	push	{r7}
  4006ba:	b083      	sub	sp, #12
  4006bc:	af00      	add	r7, sp, #0
  4006be:	6078      	str	r0, [r7, #4]
  4006c0:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  4006c2:	687b      	ldr	r3, [r7, #4]
  4006c4:	683a      	ldr	r2, [r7, #0]
  4006c6:	621a      	str	r2, [r3, #32]
}
  4006c8:	bf00      	nop
  4006ca:	370c      	adds	r7, #12
  4006cc:	46bd      	mov	sp, r7
  4006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006d2:	4770      	bx	lr

004006d4 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4006d4:	b480      	push	{r7}
  4006d6:	b087      	sub	sp, #28
  4006d8:	af00      	add	r7, sp, #0
  4006da:	60f8      	str	r0, [r7, #12]
  4006dc:	60b9      	str	r1, [r7, #8]
  4006de:	607a      	str	r2, [r7, #4]
  4006e0:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  4006e2:	2300      	movs	r3, #0
  4006e4:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	685b      	ldr	r3, [r3, #4]
  4006ea:	f003 0301 	and.w	r3, r3, #1
  4006ee:	2b00      	cmp	r3, #0
  4006f0:	d009      	beq.n	400706 <rtc_set_time+0x32>
		if (ul_hour > 12) {
  4006f2:	68bb      	ldr	r3, [r7, #8]
  4006f4:	2b0c      	cmp	r3, #12
  4006f6:	d906      	bls.n	400706 <rtc_set_time+0x32>
			ul_hour -= 12;
  4006f8:	68bb      	ldr	r3, [r7, #8]
  4006fa:	3b0c      	subs	r3, #12
  4006fc:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  4006fe:	697b      	ldr	r3, [r7, #20]
  400700:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400704:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400706:	68bb      	ldr	r3, [r7, #8]
  400708:	4a33      	ldr	r2, [pc, #204]	; (4007d8 <rtc_set_time+0x104>)
  40070a:	fba2 2303 	umull	r2, r3, r2, r3
  40070e:	08db      	lsrs	r3, r3, #3
  400710:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400712:	68b9      	ldr	r1, [r7, #8]
  400714:	4b30      	ldr	r3, [pc, #192]	; (4007d8 <rtc_set_time+0x104>)
  400716:	fba3 2301 	umull	r2, r3, r3, r1
  40071a:	08da      	lsrs	r2, r3, #3
  40071c:	4613      	mov	r3, r2
  40071e:	009b      	lsls	r3, r3, #2
  400720:	4413      	add	r3, r2
  400722:	005b      	lsls	r3, r3, #1
  400724:	1aca      	subs	r2, r1, r3
  400726:	0413      	lsls	r3, r2, #16
			ul_time |= RTC_TIMR_AMPM;
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400728:	4303      	orrs	r3, r0
  40072a:	697a      	ldr	r2, [r7, #20]
  40072c:	4313      	orrs	r3, r2
  40072e:	617b      	str	r3, [r7, #20]
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400730:	687b      	ldr	r3, [r7, #4]
  400732:	4a29      	ldr	r2, [pc, #164]	; (4007d8 <rtc_set_time+0x104>)
  400734:	fba2 2303 	umull	r2, r3, r2, r3
  400738:	08db      	lsrs	r3, r3, #3
  40073a:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40073c:	6879      	ldr	r1, [r7, #4]
  40073e:	4b26      	ldr	r3, [pc, #152]	; (4007d8 <rtc_set_time+0x104>)
  400740:	fba3 2301 	umull	r2, r3, r3, r1
  400744:	08da      	lsrs	r2, r3, #3
  400746:	4613      	mov	r3, r2
  400748:	009b      	lsls	r3, r3, #2
  40074a:	4413      	add	r3, r2
  40074c:	005b      	lsls	r3, r3, #1
  40074e:	1aca      	subs	r2, r1, r3
  400750:	0213      	lsls	r3, r2, #8
	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400752:	4303      	orrs	r3, r0
  400754:	697a      	ldr	r2, [r7, #20]
  400756:	4313      	orrs	r3, r2
  400758:	617b      	str	r3, [r7, #20]
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40075a:	683b      	ldr	r3, [r7, #0]
  40075c:	4a1e      	ldr	r2, [pc, #120]	; (4007d8 <rtc_set_time+0x104>)
  40075e:	fba2 2303 	umull	r2, r3, r2, r3
  400762:	08db      	lsrs	r3, r3, #3
  400764:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400766:	6839      	ldr	r1, [r7, #0]
  400768:	4b1b      	ldr	r3, [pc, #108]	; (4007d8 <rtc_set_time+0x104>)
  40076a:	fba3 2301 	umull	r2, r3, r3, r1
  40076e:	08da      	lsrs	r2, r3, #3
  400770:	4613      	mov	r3, r2
  400772:	009b      	lsls	r3, r3, #2
  400774:	4413      	add	r3, r2
  400776:	005b      	lsls	r3, r3, #1
  400778:	1aca      	subs	r2, r1, r3
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40077a:	ea40 0302 	orr.w	r3, r0, r2
  40077e:	697a      	ldr	r2, [r7, #20]
  400780:	4313      	orrs	r3, r2
  400782:	617b      	str	r3, [r7, #20]
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400784:	68fb      	ldr	r3, [r7, #12]
  400786:	681b      	ldr	r3, [r3, #0]
  400788:	f043 0201 	orr.w	r2, r3, #1
  40078c:	68fb      	ldr	r3, [r7, #12]
  40078e:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400790:	bf00      	nop
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	699b      	ldr	r3, [r3, #24]
  400796:	f003 0301 	and.w	r3, r3, #1
  40079a:	2b00      	cmp	r3, #0
  40079c:	d0f9      	beq.n	400792 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40079e:	68fb      	ldr	r3, [r7, #12]
  4007a0:	2201      	movs	r2, #1
  4007a2:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  4007a4:	68fb      	ldr	r3, [r7, #12]
  4007a6:	697a      	ldr	r2, [r7, #20]
  4007a8:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4007aa:	68fb      	ldr	r3, [r7, #12]
  4007ac:	681b      	ldr	r3, [r3, #0]
  4007ae:	f023 0201 	bic.w	r2, r3, #1
  4007b2:	68fb      	ldr	r3, [r7, #12]
  4007b4:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4007b6:	68fb      	ldr	r3, [r7, #12]
  4007b8:	69db      	ldr	r3, [r3, #28]
  4007ba:	f043 0204 	orr.w	r2, r3, #4
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4007c2:	68fb      	ldr	r3, [r7, #12]
  4007c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4007c6:	f003 0301 	and.w	r3, r3, #1
}
  4007ca:	4618      	mov	r0, r3
  4007cc:	371c      	adds	r7, #28
  4007ce:	46bd      	mov	sp, r7
  4007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007d4:	4770      	bx	lr
  4007d6:	bf00      	nop
  4007d8:	cccccccd 	.word	0xcccccccd

004007dc <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4007dc:	b480      	push	{r7}
  4007de:	b087      	sub	sp, #28
  4007e0:	af00      	add	r7, sp, #0
  4007e2:	60f8      	str	r0, [r7, #12]
  4007e4:	60b9      	str	r1, [r7, #8]
  4007e6:	607a      	str	r2, [r7, #4]
  4007e8:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  4007ea:	2300      	movs	r3, #0
  4007ec:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4007ee:	68bb      	ldr	r3, [r7, #8]
  4007f0:	4a46      	ldr	r2, [pc, #280]	; (40090c <rtc_set_date+0x130>)
  4007f2:	fba2 2303 	umull	r2, r3, r2, r3
  4007f6:	099b      	lsrs	r3, r3, #6
  4007f8:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4007fa:	68bb      	ldr	r3, [r7, #8]
  4007fc:	4a44      	ldr	r2, [pc, #272]	; (400910 <rtc_set_date+0x134>)
  4007fe:	fba2 2303 	umull	r2, r3, r2, r3
  400802:	0959      	lsrs	r1, r3, #5
  400804:	4b43      	ldr	r3, [pc, #268]	; (400914 <rtc_set_date+0x138>)
  400806:	fba3 2301 	umull	r2, r3, r3, r1
  40080a:	08da      	lsrs	r2, r3, #3
  40080c:	4613      	mov	r3, r2
  40080e:	009b      	lsls	r3, r3, #2
  400810:	4413      	add	r3, r2
  400812:	005b      	lsls	r3, r3, #1
  400814:	1aca      	subs	r2, r1, r3
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  400816:	ea40 0302 	orr.w	r3, r0, r2
		uint32_t ul_day, uint32_t ul_week)
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40081a:	697a      	ldr	r2, [r7, #20]
  40081c:	4313      	orrs	r3, r2
  40081e:	617b      	str	r3, [r7, #20]
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400820:	68bb      	ldr	r3, [r7, #8]
  400822:	4a3c      	ldr	r2, [pc, #240]	; (400914 <rtc_set_date+0x138>)
  400824:	fba2 2303 	umull	r2, r3, r2, r3
  400828:	08d9      	lsrs	r1, r3, #3
  40082a:	4b3a      	ldr	r3, [pc, #232]	; (400914 <rtc_set_date+0x138>)
  40082c:	fba3 2301 	umull	r2, r3, r3, r1
  400830:	08da      	lsrs	r2, r3, #3
  400832:	4613      	mov	r3, r2
  400834:	009b      	lsls	r3, r3, #2
  400836:	4413      	add	r3, r2
  400838:	005b      	lsls	r3, r3, #1
  40083a:	1aca      	subs	r2, r1, r3
  40083c:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40083e:	68b9      	ldr	r1, [r7, #8]
  400840:	4b34      	ldr	r3, [pc, #208]	; (400914 <rtc_set_date+0x138>)
  400842:	fba3 2301 	umull	r2, r3, r3, r1
  400846:	08da      	lsrs	r2, r3, #3
  400848:	4613      	mov	r3, r2
  40084a:	009b      	lsls	r3, r3, #2
  40084c:	4413      	add	r3, r2
  40084e:	005b      	lsls	r3, r3, #1
  400850:	1aca      	subs	r2, r1, r3
  400852:	0213      	lsls	r3, r2, #8
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  400854:	4303      	orrs	r3, r0
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400856:	697a      	ldr	r2, [r7, #20]
  400858:	4313      	orrs	r3, r2
  40085a:	617b      	str	r3, [r7, #20]
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40085c:	687b      	ldr	r3, [r7, #4]
  40085e:	4a2d      	ldr	r2, [pc, #180]	; (400914 <rtc_set_date+0x138>)
  400860:	fba2 2303 	umull	r2, r3, r2, r3
  400864:	08db      	lsrs	r3, r3, #3
  400866:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400868:	6879      	ldr	r1, [r7, #4]
  40086a:	4b2a      	ldr	r3, [pc, #168]	; (400914 <rtc_set_date+0x138>)
  40086c:	fba3 2301 	umull	r2, r3, r3, r1
  400870:	08da      	lsrs	r2, r3, #3
  400872:	4613      	mov	r3, r2
  400874:	009b      	lsls	r3, r3, #2
  400876:	4413      	add	r3, r2
  400878:	005b      	lsls	r3, r3, #1
  40087a:	1aca      	subs	r2, r1, r3
  40087c:	0413      	lsls	r3, r2, #16
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40087e:	4303      	orrs	r3, r0
  400880:	697a      	ldr	r2, [r7, #20]
  400882:	4313      	orrs	r3, r2
  400884:	617b      	str	r3, [r7, #20]
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  400886:	6a3b      	ldr	r3, [r7, #32]
  400888:	055b      	lsls	r3, r3, #21
  40088a:	697a      	ldr	r2, [r7, #20]
  40088c:	4313      	orrs	r3, r2
  40088e:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400890:	683b      	ldr	r3, [r7, #0]
  400892:	4a20      	ldr	r2, [pc, #128]	; (400914 <rtc_set_date+0x138>)
  400894:	fba2 2303 	umull	r2, r3, r2, r3
  400898:	08db      	lsrs	r3, r3, #3
  40089a:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  40089c:	6839      	ldr	r1, [r7, #0]
  40089e:	4b1d      	ldr	r3, [pc, #116]	; (400914 <rtc_set_date+0x138>)
  4008a0:	fba3 2301 	umull	r2, r3, r3, r1
  4008a4:	08da      	lsrs	r2, r3, #3
  4008a6:	4613      	mov	r3, r2
  4008a8:	009b      	lsls	r3, r3, #2
  4008aa:	4413      	add	r3, r2
  4008ac:	005b      	lsls	r3, r3, #1
  4008ae:	1aca      	subs	r2, r1, r3
  4008b0:	0613      	lsls	r3, r2, #24

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4008b2:	4303      	orrs	r3, r0
  4008b4:	697a      	ldr	r2, [r7, #20]
  4008b6:	4313      	orrs	r3, r2
  4008b8:	617b      	str	r3, [r7, #20]
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4008ba:	68fb      	ldr	r3, [r7, #12]
  4008bc:	681b      	ldr	r3, [r3, #0]
  4008be:	f043 0202 	orr.w	r2, r3, #2
  4008c2:	68fb      	ldr	r3, [r7, #12]
  4008c4:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4008c6:	bf00      	nop
  4008c8:	68fb      	ldr	r3, [r7, #12]
  4008ca:	699b      	ldr	r3, [r3, #24]
  4008cc:	f003 0301 	and.w	r3, r3, #1
  4008d0:	2b00      	cmp	r3, #0
  4008d2:	d0f9      	beq.n	4008c8 <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4008d4:	68fb      	ldr	r3, [r7, #12]
  4008d6:	2201      	movs	r2, #1
  4008d8:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  4008da:	68fb      	ldr	r3, [r7, #12]
  4008dc:	697a      	ldr	r2, [r7, #20]
  4008de:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4008e0:	68fb      	ldr	r3, [r7, #12]
  4008e2:	681b      	ldr	r3, [r3, #0]
  4008e4:	f023 0202 	bic.w	r2, r3, #2
  4008e8:	68fb      	ldr	r3, [r7, #12]
  4008ea:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4008ec:	68fb      	ldr	r3, [r7, #12]
  4008ee:	69db      	ldr	r3, [r3, #28]
  4008f0:	f043 0204 	orr.w	r2, r3, #4
  4008f4:	68fb      	ldr	r3, [r7, #12]
  4008f6:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4008f8:	68fb      	ldr	r3, [r7, #12]
  4008fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4008fc:	f003 0302 	and.w	r3, r3, #2
}
  400900:	4618      	mov	r0, r3
  400902:	371c      	adds	r7, #28
  400904:	46bd      	mov	sp, r7
  400906:	f85d 7b04 	ldr.w	r7, [sp], #4
  40090a:	4770      	bx	lr
  40090c:	10624dd3 	.word	0x10624dd3
  400910:	51eb851f 	.word	0x51eb851f
  400914:	cccccccd 	.word	0xcccccccd

00400918 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  400918:	b480      	push	{r7}
  40091a:	b083      	sub	sp, #12
  40091c:	af00      	add	r7, sp, #0
  40091e:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  400920:	687b      	ldr	r3, [r7, #4]
  400922:	699b      	ldr	r3, [r3, #24]
}
  400924:	4618      	mov	r0, r3
  400926:	370c      	adds	r7, #12
  400928:	46bd      	mov	sp, r7
  40092a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40092e:	4770      	bx	lr

00400930 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  400930:	b480      	push	{r7}
  400932:	b083      	sub	sp, #12
  400934:	af00      	add	r7, sp, #0
  400936:	6078      	str	r0, [r7, #4]
  400938:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  40093a:	687b      	ldr	r3, [r7, #4]
  40093c:	683a      	ldr	r2, [r7, #0]
  40093e:	61da      	str	r2, [r3, #28]
}
  400940:	bf00      	nop
  400942:	370c      	adds	r7, #12
  400944:	46bd      	mov	sp, r7
  400946:	f85d 7b04 	ldr.w	r7, [sp], #4
  40094a:	4770      	bx	lr

0040094c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40094c:	b480      	push	{r7}
  40094e:	b087      	sub	sp, #28
  400950:	af00      	add	r7, sp, #0
  400952:	60f8      	str	r0, [r7, #12]
  400954:	60b9      	str	r1, [r7, #8]
  400956:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400958:	68fa      	ldr	r2, [r7, #12]
  40095a:	68bb      	ldr	r3, [r7, #8]
  40095c:	019b      	lsls	r3, r3, #6
  40095e:	4413      	add	r3, r2
  400960:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400962:	697b      	ldr	r3, [r7, #20]
  400964:	2202      	movs	r2, #2
  400966:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400968:	697b      	ldr	r3, [r7, #20]
  40096a:	f04f 32ff 	mov.w	r2, #4294967295
  40096e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400970:	697b      	ldr	r3, [r7, #20]
  400972:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400974:	697b      	ldr	r3, [r7, #20]
  400976:	687a      	ldr	r2, [r7, #4]
  400978:	605a      	str	r2, [r3, #4]
}
  40097a:	bf00      	nop
  40097c:	371c      	adds	r7, #28
  40097e:	46bd      	mov	sp, r7
  400980:	f85d 7b04 	ldr.w	r7, [sp], #4
  400984:	4770      	bx	lr
  400986:	bf00      	nop

00400988 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400988:	b480      	push	{r7}
  40098a:	b083      	sub	sp, #12
  40098c:	af00      	add	r7, sp, #0
  40098e:	6078      	str	r0, [r7, #4]
  400990:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400992:	687a      	ldr	r2, [r7, #4]
  400994:	683b      	ldr	r3, [r7, #0]
  400996:	019b      	lsls	r3, r3, #6
  400998:	4413      	add	r3, r2
  40099a:	2205      	movs	r2, #5
  40099c:	601a      	str	r2, [r3, #0]
}
  40099e:	bf00      	nop
  4009a0:	370c      	adds	r7, #12
  4009a2:	46bd      	mov	sp, r7
  4009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009a8:	4770      	bx	lr
  4009aa:	bf00      	nop

004009ac <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4009ac:	b480      	push	{r7}
  4009ae:	b085      	sub	sp, #20
  4009b0:	af00      	add	r7, sp, #0
  4009b2:	60f8      	str	r0, [r7, #12]
  4009b4:	60b9      	str	r1, [r7, #8]
  4009b6:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4009b8:	68fa      	ldr	r2, [r7, #12]
  4009ba:	68bb      	ldr	r3, [r7, #8]
  4009bc:	019b      	lsls	r3, r3, #6
  4009be:	4413      	add	r3, r2
  4009c0:	331c      	adds	r3, #28
  4009c2:	687a      	ldr	r2, [r7, #4]
  4009c4:	601a      	str	r2, [r3, #0]
}
  4009c6:	bf00      	nop
  4009c8:	3714      	adds	r7, #20
  4009ca:	46bd      	mov	sp, r7
  4009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009d0:	4770      	bx	lr
  4009d2:	bf00      	nop

004009d4 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4009d4:	b480      	push	{r7}
  4009d6:	b087      	sub	sp, #28
  4009d8:	af00      	add	r7, sp, #0
  4009da:	60f8      	str	r0, [r7, #12]
  4009dc:	60b9      	str	r1, [r7, #8]
  4009de:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4009e0:	68fa      	ldr	r2, [r7, #12]
  4009e2:	68bb      	ldr	r3, [r7, #8]
  4009e4:	019b      	lsls	r3, r3, #6
  4009e6:	4413      	add	r3, r2
  4009e8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4009ea:	697b      	ldr	r3, [r7, #20]
  4009ec:	687a      	ldr	r2, [r7, #4]
  4009ee:	625a      	str	r2, [r3, #36]	; 0x24
}
  4009f0:	bf00      	nop
  4009f2:	371c      	adds	r7, #28
  4009f4:	46bd      	mov	sp, r7
  4009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009fa:	4770      	bx	lr

004009fc <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4009fc:	b480      	push	{r7}
  4009fe:	b085      	sub	sp, #20
  400a00:	af00      	add	r7, sp, #0
  400a02:	6078      	str	r0, [r7, #4]
  400a04:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a06:	687a      	ldr	r2, [r7, #4]
  400a08:	683b      	ldr	r3, [r7, #0]
  400a0a:	019b      	lsls	r3, r3, #6
  400a0c:	4413      	add	r3, r2
  400a0e:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400a10:	68fb      	ldr	r3, [r7, #12]
  400a12:	6a1b      	ldr	r3, [r3, #32]
}
  400a14:	4618      	mov	r0, r3
  400a16:	3714      	adds	r7, #20
  400a18:	46bd      	mov	sp, r7
  400a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a1e:	4770      	bx	lr

00400a20 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400a20:	b480      	push	{r7}
  400a22:	b08d      	sub	sp, #52	; 0x34
  400a24:	af00      	add	r7, sp, #0
  400a26:	60f8      	str	r0, [r7, #12]
  400a28:	60b9      	str	r1, [r7, #8]
  400a2a:	607a      	str	r2, [r7, #4]
  400a2c:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400a2e:	2302      	movs	r3, #2
  400a30:	613b      	str	r3, [r7, #16]
  400a32:	2308      	movs	r3, #8
  400a34:	617b      	str	r3, [r7, #20]
  400a36:	2320      	movs	r3, #32
  400a38:	61bb      	str	r3, [r7, #24]
  400a3a:	2380      	movs	r3, #128	; 0x80
  400a3c:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400a40:	0bdb      	lsrs	r3, r3, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400a42:	623b      	str	r3, [r7, #32]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400a44:	2300      	movs	r3, #0
  400a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  400a48:	e01a      	b.n	400a80 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400a4c:	009b      	lsls	r3, r3, #2
  400a4e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400a52:	4413      	add	r3, r2
  400a54:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400a58:	68ba      	ldr	r2, [r7, #8]
  400a5a:	fbb2 f3f3 	udiv	r3, r2, r3
  400a5e:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400a62:	0c1b      	lsrs	r3, r3, #16
  400a64:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400a66:	68fa      	ldr	r2, [r7, #12]
  400a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400a6a:	429a      	cmp	r2, r3
  400a6c:	d901      	bls.n	400a72 <tc_find_mck_divisor+0x52>
			return 0;
  400a6e:	2300      	movs	r3, #0
  400a70:	e023      	b.n	400aba <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400a72:	68fa      	ldr	r2, [r7, #12]
  400a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400a76:	429a      	cmp	r2, r3
  400a78:	d206      	bcs.n	400a88 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400a7c:	3301      	adds	r3, #1
  400a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400a82:	2b04      	cmp	r3, #4
  400a84:	d9e1      	bls.n	400a4a <tc_find_mck_divisor+0x2a>
  400a86:	e000      	b.n	400a8a <tc_find_mck_divisor+0x6a>
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
		} else if (ul_freq >= ul_low) {
			break;
  400a88:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400a8c:	2b04      	cmp	r3, #4
  400a8e:	d901      	bls.n	400a94 <tc_find_mck_divisor+0x74>
		return 0;
  400a90:	2300      	movs	r3, #0
  400a92:	e012      	b.n	400aba <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400a94:	687b      	ldr	r3, [r7, #4]
  400a96:	2b00      	cmp	r3, #0
  400a98:	d008      	beq.n	400aac <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400a9c:	009b      	lsls	r3, r3, #2
  400a9e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400aa2:	4413      	add	r3, r2
  400aa4:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400aa8:	687b      	ldr	r3, [r7, #4]
  400aaa:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400aac:	683b      	ldr	r3, [r7, #0]
  400aae:	2b00      	cmp	r3, #0
  400ab0:	d002      	beq.n	400ab8 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400ab2:	683b      	ldr	r3, [r7, #0]
  400ab4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400ab6:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400ab8:	2301      	movs	r3, #1
}
  400aba:	4618      	mov	r0, r3
  400abc:	3734      	adds	r7, #52	; 0x34
  400abe:	46bd      	mov	sp, r7
  400ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ac4:	4770      	bx	lr
  400ac6:	bf00      	nop

00400ac8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400ac8:	b480      	push	{r7}
  400aca:	b085      	sub	sp, #20
  400acc:	af00      	add	r7, sp, #0
  400ace:	6078      	str	r0, [r7, #4]
  400ad0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400ad2:	2300      	movs	r3, #0
  400ad4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400ad6:	687b      	ldr	r3, [r7, #4]
  400ad8:	22ac      	movs	r2, #172	; 0xac
  400ada:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400adc:	683b      	ldr	r3, [r7, #0]
  400ade:	681a      	ldr	r2, [r3, #0]
  400ae0:	683b      	ldr	r3, [r7, #0]
  400ae2:	685b      	ldr	r3, [r3, #4]
  400ae4:	fbb2 f3f3 	udiv	r3, r2, r3
  400ae8:	091b      	lsrs	r3, r3, #4
  400aea:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400aec:	68fb      	ldr	r3, [r7, #12]
  400aee:	2b00      	cmp	r3, #0
  400af0:	d003      	beq.n	400afa <uart_init+0x32>
  400af2:	68fb      	ldr	r3, [r7, #12]
  400af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400af8:	d301      	bcc.n	400afe <uart_init+0x36>
		return 1;
  400afa:	2301      	movs	r3, #1
  400afc:	e00a      	b.n	400b14 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  400afe:	687b      	ldr	r3, [r7, #4]
  400b00:	68fa      	ldr	r2, [r7, #12]
  400b02:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400b04:	683b      	ldr	r3, [r7, #0]
  400b06:	689a      	ldr	r2, [r3, #8]
  400b08:	687b      	ldr	r3, [r7, #4]
  400b0a:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400b0c:	687b      	ldr	r3, [r7, #4]
  400b0e:	2250      	movs	r2, #80	; 0x50
  400b10:	601a      	str	r2, [r3, #0]

	return 0;
  400b12:	2300      	movs	r3, #0
}
  400b14:	4618      	mov	r0, r3
  400b16:	3714      	adds	r7, #20
  400b18:	46bd      	mov	sp, r7
  400b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b1e:	4770      	bx	lr

00400b20 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  400b20:	b480      	push	{r7}
  400b22:	b083      	sub	sp, #12
  400b24:	af00      	add	r7, sp, #0
  400b26:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400b28:	687b      	ldr	r3, [r7, #4]
  400b2a:	695b      	ldr	r3, [r3, #20]
  400b2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400b30:	2b00      	cmp	r3, #0
  400b32:	bf14      	ite	ne
  400b34:	2301      	movne	r3, #1
  400b36:	2300      	moveq	r3, #0
  400b38:	b2db      	uxtb	r3, r3
}
  400b3a:	4618      	mov	r0, r3
  400b3c:	370c      	adds	r7, #12
  400b3e:	46bd      	mov	sp, r7
  400b40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b44:	4770      	bx	lr
  400b46:	bf00      	nop

00400b48 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400b48:	b480      	push	{r7}
  400b4a:	b083      	sub	sp, #12
  400b4c:	af00      	add	r7, sp, #0
  400b4e:	6078      	str	r0, [r7, #4]
  400b50:	460b      	mov	r3, r1
  400b52:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400b54:	687b      	ldr	r3, [r7, #4]
  400b56:	695b      	ldr	r3, [r3, #20]
  400b58:	f003 0302 	and.w	r3, r3, #2
  400b5c:	2b00      	cmp	r3, #0
  400b5e:	d101      	bne.n	400b64 <uart_write+0x1c>
		return 1;
  400b60:	2301      	movs	r3, #1
  400b62:	e003      	b.n	400b6c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400b64:	78fa      	ldrb	r2, [r7, #3]
  400b66:	687b      	ldr	r3, [r7, #4]
  400b68:	61da      	str	r2, [r3, #28]
	return 0;
  400b6a:	2300      	movs	r3, #0
}
  400b6c:	4618      	mov	r0, r3
  400b6e:	370c      	adds	r7, #12
  400b70:	46bd      	mov	sp, r7
  400b72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b76:	4770      	bx	lr

00400b78 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400b78:	b480      	push	{r7}
  400b7a:	b083      	sub	sp, #12
  400b7c:	af00      	add	r7, sp, #0
  400b7e:	6078      	str	r0, [r7, #4]
  400b80:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400b82:	687b      	ldr	r3, [r7, #4]
  400b84:	695b      	ldr	r3, [r3, #20]
  400b86:	f003 0301 	and.w	r3, r3, #1
  400b8a:	2b00      	cmp	r3, #0
  400b8c:	d101      	bne.n	400b92 <uart_read+0x1a>
		return 1;
  400b8e:	2301      	movs	r3, #1
  400b90:	e005      	b.n	400b9e <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400b92:	687b      	ldr	r3, [r7, #4]
  400b94:	699b      	ldr	r3, [r3, #24]
  400b96:	b2da      	uxtb	r2, r3
  400b98:	683b      	ldr	r3, [r7, #0]
  400b9a:	701a      	strb	r2, [r3, #0]
	return 0;
  400b9c:	2300      	movs	r3, #0
}
  400b9e:	4618      	mov	r0, r3
  400ba0:	370c      	adds	r7, #12
  400ba2:	46bd      	mov	sp, r7
  400ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ba8:	4770      	bx	lr
  400baa:	bf00      	nop

00400bac <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400bac:	b480      	push	{r7}
  400bae:	b089      	sub	sp, #36	; 0x24
  400bb0:	af00      	add	r7, sp, #0
  400bb2:	60f8      	str	r0, [r7, #12]
  400bb4:	60b9      	str	r1, [r7, #8]
  400bb6:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400bb8:	68bb      	ldr	r3, [r7, #8]
  400bba:	011a      	lsls	r2, r3, #4
  400bbc:	687b      	ldr	r3, [r7, #4]
  400bbe:	429a      	cmp	r2, r3
  400bc0:	d802      	bhi.n	400bc8 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400bc2:	2310      	movs	r3, #16
  400bc4:	61fb      	str	r3, [r7, #28]
  400bc6:	e001      	b.n	400bcc <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400bc8:	2308      	movs	r3, #8
  400bca:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400bcc:	687b      	ldr	r3, [r7, #4]
  400bce:	00da      	lsls	r2, r3, #3
  400bd0:	69fb      	ldr	r3, [r7, #28]
  400bd2:	68b9      	ldr	r1, [r7, #8]
  400bd4:	fb01 f303 	mul.w	r3, r1, r3
  400bd8:	085b      	lsrs	r3, r3, #1
  400bda:	441a      	add	r2, r3
  400bdc:	69fb      	ldr	r3, [r7, #28]
  400bde:	68b9      	ldr	r1, [r7, #8]
  400be0:	fb01 f303 	mul.w	r3, r1, r3
  400be4:	fbb2 f3f3 	udiv	r3, r2, r3
  400be8:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400bea:	69bb      	ldr	r3, [r7, #24]
  400bec:	08db      	lsrs	r3, r3, #3
  400bee:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400bf0:	69bb      	ldr	r3, [r7, #24]
  400bf2:	f003 0307 	and.w	r3, r3, #7
  400bf6:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400bf8:	697b      	ldr	r3, [r7, #20]
  400bfa:	2b00      	cmp	r3, #0
  400bfc:	d003      	beq.n	400c06 <usart_set_async_baudrate+0x5a>
  400bfe:	697b      	ldr	r3, [r7, #20]
  400c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400c04:	d301      	bcc.n	400c0a <usart_set_async_baudrate+0x5e>
		return 1;
  400c06:	2301      	movs	r3, #1
  400c08:	e00f      	b.n	400c2a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400c0a:	69fb      	ldr	r3, [r7, #28]
  400c0c:	2b08      	cmp	r3, #8
  400c0e:	d105      	bne.n	400c1c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400c10:	68fb      	ldr	r3, [r7, #12]
  400c12:	685b      	ldr	r3, [r3, #4]
  400c14:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400c18:	68fb      	ldr	r3, [r7, #12]
  400c1a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400c1c:	693b      	ldr	r3, [r7, #16]
  400c1e:	041a      	lsls	r2, r3, #16
  400c20:	697b      	ldr	r3, [r7, #20]
  400c22:	431a      	orrs	r2, r3
  400c24:	68fb      	ldr	r3, [r7, #12]
  400c26:	621a      	str	r2, [r3, #32]

	return 0;
  400c28:	2300      	movs	r3, #0
}
  400c2a:	4618      	mov	r0, r3
  400c2c:	3724      	adds	r7, #36	; 0x24
  400c2e:	46bd      	mov	sp, r7
  400c30:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c34:	4770      	bx	lr
  400c36:	bf00      	nop

00400c38 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400c38:	b580      	push	{r7, lr}
  400c3a:	b082      	sub	sp, #8
  400c3c:	af00      	add	r7, sp, #0
  400c3e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400c40:	6878      	ldr	r0, [r7, #4]
  400c42:	4b0d      	ldr	r3, [pc, #52]	; (400c78 <usart_reset+0x40>)
  400c44:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400c46:	687b      	ldr	r3, [r7, #4]
  400c48:	2200      	movs	r2, #0
  400c4a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400c4c:	687b      	ldr	r3, [r7, #4]
  400c4e:	2200      	movs	r2, #0
  400c50:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400c52:	687b      	ldr	r3, [r7, #4]
  400c54:	2200      	movs	r2, #0
  400c56:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400c58:	6878      	ldr	r0, [r7, #4]
  400c5a:	4b08      	ldr	r3, [pc, #32]	; (400c7c <usart_reset+0x44>)
  400c5c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400c5e:	6878      	ldr	r0, [r7, #4]
  400c60:	4b07      	ldr	r3, [pc, #28]	; (400c80 <usart_reset+0x48>)
  400c62:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400c64:	6878      	ldr	r0, [r7, #4]
  400c66:	4b07      	ldr	r3, [pc, #28]	; (400c84 <usart_reset+0x4c>)
  400c68:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400c6a:	6878      	ldr	r0, [r7, #4]
  400c6c:	4b06      	ldr	r3, [pc, #24]	; (400c88 <usart_reset+0x50>)
  400c6e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400c70:	bf00      	nop
  400c72:	3708      	adds	r7, #8
  400c74:	46bd      	mov	sp, r7
  400c76:	bd80      	pop	{r7, pc}
  400c78:	00400e39 	.word	0x00400e39
  400c7c:	00400d2d 	.word	0x00400d2d
  400c80:	00400d65 	.word	0x00400d65
  400c84:	00400d99 	.word	0x00400d99
  400c88:	00400db5 	.word	0x00400db5

00400c8c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400c8c:	b580      	push	{r7, lr}
  400c8e:	b084      	sub	sp, #16
  400c90:	af00      	add	r7, sp, #0
  400c92:	60f8      	str	r0, [r7, #12]
  400c94:	60b9      	str	r1, [r7, #8]
  400c96:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400c98:	68f8      	ldr	r0, [r7, #12]
  400c9a:	4b1a      	ldr	r3, [pc, #104]	; (400d04 <usart_init_rs232+0x78>)
  400c9c:	4798      	blx	r3

	ul_reg_val = 0;
  400c9e:	4b1a      	ldr	r3, [pc, #104]	; (400d08 <usart_init_rs232+0x7c>)
  400ca0:	2200      	movs	r2, #0
  400ca2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400ca4:	68bb      	ldr	r3, [r7, #8]
  400ca6:	2b00      	cmp	r3, #0
  400ca8:	d009      	beq.n	400cbe <usart_init_rs232+0x32>
  400caa:	68bb      	ldr	r3, [r7, #8]
  400cac:	681b      	ldr	r3, [r3, #0]
  400cae:	687a      	ldr	r2, [r7, #4]
  400cb0:	4619      	mov	r1, r3
  400cb2:	68f8      	ldr	r0, [r7, #12]
  400cb4:	4b15      	ldr	r3, [pc, #84]	; (400d0c <usart_init_rs232+0x80>)
  400cb6:	4798      	blx	r3
  400cb8:	4603      	mov	r3, r0
  400cba:	2b00      	cmp	r3, #0
  400cbc:	d001      	beq.n	400cc2 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400cbe:	2301      	movs	r3, #1
  400cc0:	e01b      	b.n	400cfa <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400cc2:	68bb      	ldr	r3, [r7, #8]
  400cc4:	685a      	ldr	r2, [r3, #4]
  400cc6:	68bb      	ldr	r3, [r7, #8]
  400cc8:	689b      	ldr	r3, [r3, #8]
  400cca:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ccc:	68bb      	ldr	r3, [r7, #8]
  400cce:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400cd0:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400cd2:	68bb      	ldr	r3, [r7, #8]
  400cd4:	68db      	ldr	r3, [r3, #12]
  400cd6:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400cd8:	4b0b      	ldr	r3, [pc, #44]	; (400d08 <usart_init_rs232+0x7c>)
  400cda:	681b      	ldr	r3, [r3, #0]
  400cdc:	4313      	orrs	r3, r2
  400cde:	4a0a      	ldr	r2, [pc, #40]	; (400d08 <usart_init_rs232+0x7c>)
  400ce0:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400ce2:	4b09      	ldr	r3, [pc, #36]	; (400d08 <usart_init_rs232+0x7c>)
  400ce4:	681b      	ldr	r3, [r3, #0]
  400ce6:	4a08      	ldr	r2, [pc, #32]	; (400d08 <usart_init_rs232+0x7c>)
  400ce8:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400cea:	68fb      	ldr	r3, [r7, #12]
  400cec:	685a      	ldr	r2, [r3, #4]
  400cee:	4b06      	ldr	r3, [pc, #24]	; (400d08 <usart_init_rs232+0x7c>)
  400cf0:	681b      	ldr	r3, [r3, #0]
  400cf2:	431a      	orrs	r2, r3
  400cf4:	68fb      	ldr	r3, [r7, #12]
  400cf6:	605a      	str	r2, [r3, #4]

	return 0;
  400cf8:	2300      	movs	r3, #0
}
  400cfa:	4618      	mov	r0, r3
  400cfc:	3710      	adds	r7, #16
  400cfe:	46bd      	mov	sp, r7
  400d00:	bd80      	pop	{r7, pc}
  400d02:	bf00      	nop
  400d04:	00400c39 	.word	0x00400c39
  400d08:	204008d0 	.word	0x204008d0
  400d0c:	00400bad 	.word	0x00400bad

00400d10 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400d10:	b480      	push	{r7}
  400d12:	b083      	sub	sp, #12
  400d14:	af00      	add	r7, sp, #0
  400d16:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400d18:	687b      	ldr	r3, [r7, #4]
  400d1a:	2240      	movs	r2, #64	; 0x40
  400d1c:	601a      	str	r2, [r3, #0]
}
  400d1e:	bf00      	nop
  400d20:	370c      	adds	r7, #12
  400d22:	46bd      	mov	sp, r7
  400d24:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d28:	4770      	bx	lr
  400d2a:	bf00      	nop

00400d2c <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400d2c:	b480      	push	{r7}
  400d2e:	b083      	sub	sp, #12
  400d30:	af00      	add	r7, sp, #0
  400d32:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400d34:	687b      	ldr	r3, [r7, #4]
  400d36:	2288      	movs	r2, #136	; 0x88
  400d38:	601a      	str	r2, [r3, #0]
}
  400d3a:	bf00      	nop
  400d3c:	370c      	adds	r7, #12
  400d3e:	46bd      	mov	sp, r7
  400d40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d44:	4770      	bx	lr
  400d46:	bf00      	nop

00400d48 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400d48:	b480      	push	{r7}
  400d4a:	b083      	sub	sp, #12
  400d4c:	af00      	add	r7, sp, #0
  400d4e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400d50:	687b      	ldr	r3, [r7, #4]
  400d52:	2210      	movs	r2, #16
  400d54:	601a      	str	r2, [r3, #0]
}
  400d56:	bf00      	nop
  400d58:	370c      	adds	r7, #12
  400d5a:	46bd      	mov	sp, r7
  400d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop

00400d64 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400d64:	b480      	push	{r7}
  400d66:	b083      	sub	sp, #12
  400d68:	af00      	add	r7, sp, #0
  400d6a:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400d6c:	687b      	ldr	r3, [r7, #4]
  400d6e:	2224      	movs	r2, #36	; 0x24
  400d70:	601a      	str	r2, [r3, #0]
}
  400d72:	bf00      	nop
  400d74:	370c      	adds	r7, #12
  400d76:	46bd      	mov	sp, r7
  400d78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d7c:	4770      	bx	lr
  400d7e:	bf00      	nop

00400d80 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400d80:	b480      	push	{r7}
  400d82:	b083      	sub	sp, #12
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400d88:	687b      	ldr	r3, [r7, #4]
  400d8a:	695b      	ldr	r3, [r3, #20]
}
  400d8c:	4618      	mov	r0, r3
  400d8e:	370c      	adds	r7, #12
  400d90:	46bd      	mov	sp, r7
  400d92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d96:	4770      	bx	lr

00400d98 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400d98:	b480      	push	{r7}
  400d9a:	b083      	sub	sp, #12
  400d9c:	af00      	add	r7, sp, #0
  400d9e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400da0:	687b      	ldr	r3, [r7, #4]
  400da2:	f44f 7280 	mov.w	r2, #256	; 0x100
  400da6:	601a      	str	r2, [r3, #0]
}
  400da8:	bf00      	nop
  400daa:	370c      	adds	r7, #12
  400dac:	46bd      	mov	sp, r7
  400dae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db2:	4770      	bx	lr

00400db4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400db4:	b480      	push	{r7}
  400db6:	b083      	sub	sp, #12
  400db8:	af00      	add	r7, sp, #0
  400dba:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400dbc:	687b      	ldr	r3, [r7, #4]
  400dbe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400dc2:	601a      	str	r2, [r3, #0]
}
  400dc4:	bf00      	nop
  400dc6:	370c      	adds	r7, #12
  400dc8:	46bd      	mov	sp, r7
  400dca:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dce:	4770      	bx	lr

00400dd0 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  400dd0:	b480      	push	{r7}
  400dd2:	b083      	sub	sp, #12
  400dd4:	af00      	add	r7, sp, #0
  400dd6:	6078      	str	r0, [r7, #4]
  400dd8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400dda:	687b      	ldr	r3, [r7, #4]
  400ddc:	695b      	ldr	r3, [r3, #20]
  400dde:	f003 0302 	and.w	r3, r3, #2
  400de2:	2b00      	cmp	r3, #0
  400de4:	d101      	bne.n	400dea <usart_write+0x1a>
		return 1;
  400de6:	2301      	movs	r3, #1
  400de8:	e005      	b.n	400df6 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400dea:	683b      	ldr	r3, [r7, #0]
  400dec:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400df0:	687b      	ldr	r3, [r7, #4]
  400df2:	61da      	str	r2, [r3, #28]
	return 0;
  400df4:	2300      	movs	r3, #0
}
  400df6:	4618      	mov	r0, r3
  400df8:	370c      	adds	r7, #12
  400dfa:	46bd      	mov	sp, r7
  400dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e00:	4770      	bx	lr
  400e02:	bf00      	nop

00400e04 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  400e04:	b480      	push	{r7}
  400e06:	b083      	sub	sp, #12
  400e08:	af00      	add	r7, sp, #0
  400e0a:	6078      	str	r0, [r7, #4]
  400e0c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400e0e:	687b      	ldr	r3, [r7, #4]
  400e10:	695b      	ldr	r3, [r3, #20]
  400e12:	f003 0301 	and.w	r3, r3, #1
  400e16:	2b00      	cmp	r3, #0
  400e18:	d101      	bne.n	400e1e <usart_read+0x1a>
		return 1;
  400e1a:	2301      	movs	r3, #1
  400e1c:	e006      	b.n	400e2c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400e1e:	687b      	ldr	r3, [r7, #4]
  400e20:	699b      	ldr	r3, [r3, #24]
  400e22:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400e26:	683b      	ldr	r3, [r7, #0]
  400e28:	601a      	str	r2, [r3, #0]

	return 0;
  400e2a:	2300      	movs	r3, #0
}
  400e2c:	4618      	mov	r0, r3
  400e2e:	370c      	adds	r7, #12
  400e30:	46bd      	mov	sp, r7
  400e32:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e36:	4770      	bx	lr

00400e38 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  400e38:	b480      	push	{r7}
  400e3a:	b083      	sub	sp, #12
  400e3c:	af00      	add	r7, sp, #0
  400e3e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400e40:	687b      	ldr	r3, [r7, #4]
  400e42:	4a04      	ldr	r2, [pc, #16]	; (400e54 <usart_disable_writeprotect+0x1c>)
  400e44:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  400e48:	bf00      	nop
  400e4a:	370c      	adds	r7, #12
  400e4c:	46bd      	mov	sp, r7
  400e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e52:	4770      	bx	lr
  400e54:	55534100 	.word	0x55534100

00400e58 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  400e58:	b480      	push	{r7}
  400e5a:	b083      	sub	sp, #12
  400e5c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e5e:	f3ef 8310 	mrs	r3, PRIMASK
  400e62:	607b      	str	r3, [r7, #4]
  return(result);
  400e64:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e66:	2b00      	cmp	r3, #0
  400e68:	bf0c      	ite	eq
  400e6a:	2301      	moveq	r3, #1
  400e6c:	2300      	movne	r3, #0
  400e6e:	b2db      	uxtb	r3, r3
  400e70:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400e72:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400e74:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e78:	4b04      	ldr	r3, [pc, #16]	; (400e8c <cpu_irq_save+0x34>)
  400e7a:	2200      	movs	r2, #0
  400e7c:	701a      	strb	r2, [r3, #0]
	return flags;
  400e7e:	683b      	ldr	r3, [r7, #0]
}
  400e80:	4618      	mov	r0, r3
  400e82:	370c      	adds	r7, #12
  400e84:	46bd      	mov	sp, r7
  400e86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e8a:	4770      	bx	lr
  400e8c:	20400000 	.word	0x20400000

00400e90 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  400e90:	b480      	push	{r7}
  400e92:	b083      	sub	sp, #12
  400e94:	af00      	add	r7, sp, #0
  400e96:	6078      	str	r0, [r7, #4]
	return (flags);
  400e98:	687b      	ldr	r3, [r7, #4]
  400e9a:	2b00      	cmp	r3, #0
  400e9c:	bf14      	ite	ne
  400e9e:	2301      	movne	r3, #1
  400ea0:	2300      	moveq	r3, #0
  400ea2:	b2db      	uxtb	r3, r3
}
  400ea4:	4618      	mov	r0, r3
  400ea6:	370c      	adds	r7, #12
  400ea8:	46bd      	mov	sp, r7
  400eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eae:	4770      	bx	lr

00400eb0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  400eb0:	b580      	push	{r7, lr}
  400eb2:	b082      	sub	sp, #8
  400eb4:	af00      	add	r7, sp, #0
  400eb6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  400eb8:	6878      	ldr	r0, [r7, #4]
  400eba:	4b07      	ldr	r3, [pc, #28]	; (400ed8 <cpu_irq_restore+0x28>)
  400ebc:	4798      	blx	r3
  400ebe:	4603      	mov	r3, r0
  400ec0:	2b00      	cmp	r3, #0
  400ec2:	d005      	beq.n	400ed0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  400ec4:	4b05      	ldr	r3, [pc, #20]	; (400edc <cpu_irq_restore+0x2c>)
  400ec6:	2201      	movs	r2, #1
  400ec8:	701a      	strb	r2, [r3, #0]
  400eca:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400ece:	b662      	cpsie	i
}
  400ed0:	bf00      	nop
  400ed2:	3708      	adds	r7, #8
  400ed4:	46bd      	mov	sp, r7
  400ed6:	bd80      	pop	{r7, pc}
  400ed8:	00400e91 	.word	0x00400e91
  400edc:	20400000 	.word	0x20400000

00400ee0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400ee0:	b580      	push	{r7, lr}
  400ee2:	b084      	sub	sp, #16
  400ee4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  400ee6:	4b1e      	ldr	r3, [pc, #120]	; (400f60 <Reset_Handler+0x80>)
  400ee8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  400eea:	4b1e      	ldr	r3, [pc, #120]	; (400f64 <Reset_Handler+0x84>)
  400eec:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  400eee:	68fa      	ldr	r2, [r7, #12]
  400ef0:	68bb      	ldr	r3, [r7, #8]
  400ef2:	429a      	cmp	r2, r3
  400ef4:	d00c      	beq.n	400f10 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  400ef6:	e007      	b.n	400f08 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  400ef8:	68bb      	ldr	r3, [r7, #8]
  400efa:	1d1a      	adds	r2, r3, #4
  400efc:	60ba      	str	r2, [r7, #8]
  400efe:	68fa      	ldr	r2, [r7, #12]
  400f00:	1d11      	adds	r1, r2, #4
  400f02:	60f9      	str	r1, [r7, #12]
  400f04:	6812      	ldr	r2, [r2, #0]
  400f06:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  400f08:	68bb      	ldr	r3, [r7, #8]
  400f0a:	4a17      	ldr	r2, [pc, #92]	; (400f68 <Reset_Handler+0x88>)
  400f0c:	4293      	cmp	r3, r2
  400f0e:	d3f3      	bcc.n	400ef8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400f10:	4b16      	ldr	r3, [pc, #88]	; (400f6c <Reset_Handler+0x8c>)
  400f12:	60bb      	str	r3, [r7, #8]
  400f14:	e004      	b.n	400f20 <Reset_Handler+0x40>
                *pDest++ = 0;
  400f16:	68bb      	ldr	r3, [r7, #8]
  400f18:	1d1a      	adds	r2, r3, #4
  400f1a:	60ba      	str	r2, [r7, #8]
  400f1c:	2200      	movs	r2, #0
  400f1e:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400f20:	68bb      	ldr	r3, [r7, #8]
  400f22:	4a13      	ldr	r2, [pc, #76]	; (400f70 <Reset_Handler+0x90>)
  400f24:	4293      	cmp	r3, r2
  400f26:	d3f6      	bcc.n	400f16 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  400f28:	4b12      	ldr	r3, [pc, #72]	; (400f74 <Reset_Handler+0x94>)
  400f2a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400f2c:	4a12      	ldr	r2, [pc, #72]	; (400f78 <Reset_Handler+0x98>)
  400f2e:	68fb      	ldr	r3, [r7, #12]
  400f30:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400f34:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  400f36:	4b11      	ldr	r3, [pc, #68]	; (400f7c <Reset_Handler+0x9c>)
  400f38:	4798      	blx	r3
  400f3a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  400f3c:	4a10      	ldr	r2, [pc, #64]	; (400f80 <Reset_Handler+0xa0>)
  400f3e:	4b10      	ldr	r3, [pc, #64]	; (400f80 <Reset_Handler+0xa0>)
  400f40:	681b      	ldr	r3, [r3, #0]
  400f42:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f46:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400f48:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400f4c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  400f50:	6878      	ldr	r0, [r7, #4]
  400f52:	4b0c      	ldr	r3, [pc, #48]	; (400f84 <Reset_Handler+0xa4>)
  400f54:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400f56:	4b0c      	ldr	r3, [pc, #48]	; (400f88 <Reset_Handler+0xa8>)
  400f58:	4798      	blx	r3

        /* Branch to main function */
        main();
  400f5a:	4b0c      	ldr	r3, [pc, #48]	; (400f8c <Reset_Handler+0xac>)
  400f5c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  400f5e:	e7fe      	b.n	400f5e <Reset_Handler+0x7e>
  400f60:	00402b40 	.word	0x00402b40
  400f64:	20400000 	.word	0x20400000
  400f68:	20400844 	.word	0x20400844
  400f6c:	20400844 	.word	0x20400844
  400f70:	204009ec 	.word	0x204009ec
  400f74:	00400000 	.word	0x00400000
  400f78:	e000ed00 	.word	0xe000ed00
  400f7c:	00400e59 	.word	0x00400e59
  400f80:	e000ed88 	.word	0xe000ed88
  400f84:	00400eb1 	.word	0x00400eb1
  400f88:	00401a59 	.word	0x00401a59
  400f8c:	004019e9 	.word	0x004019e9

00400f90 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f90:	b480      	push	{r7}
  400f92:	af00      	add	r7, sp, #0
        while (1) {
        }
  400f94:	e7fe      	b.n	400f94 <Dummy_Handler+0x4>
  400f96:	bf00      	nop

00400f98 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  400f98:	b480      	push	{r7}
  400f9a:	b085      	sub	sp, #20
  400f9c:	af00      	add	r7, sp, #0
  400f9e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  400fa0:	4b10      	ldr	r3, [pc, #64]	; (400fe4 <_sbrk+0x4c>)
  400fa2:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  400fa4:	4b10      	ldr	r3, [pc, #64]	; (400fe8 <_sbrk+0x50>)
  400fa6:	681b      	ldr	r3, [r3, #0]
  400fa8:	2b00      	cmp	r3, #0
  400faa:	d102      	bne.n	400fb2 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  400fac:	4b0e      	ldr	r3, [pc, #56]	; (400fe8 <_sbrk+0x50>)
  400fae:	4a0f      	ldr	r2, [pc, #60]	; (400fec <_sbrk+0x54>)
  400fb0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400fb2:	4b0d      	ldr	r3, [pc, #52]	; (400fe8 <_sbrk+0x50>)
  400fb4:	681b      	ldr	r3, [r3, #0]
  400fb6:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  400fb8:	68ba      	ldr	r2, [r7, #8]
  400fba:	687b      	ldr	r3, [r7, #4]
  400fbc:	441a      	add	r2, r3
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	429a      	cmp	r2, r3
  400fc2:	dd02      	ble.n	400fca <_sbrk+0x32>
		return (caddr_t) -1;	
  400fc4:	f04f 33ff 	mov.w	r3, #4294967295
  400fc8:	e006      	b.n	400fd8 <_sbrk+0x40>
	}

	heap += incr;
  400fca:	4b07      	ldr	r3, [pc, #28]	; (400fe8 <_sbrk+0x50>)
  400fcc:	681a      	ldr	r2, [r3, #0]
  400fce:	687b      	ldr	r3, [r7, #4]
  400fd0:	4413      	add	r3, r2
  400fd2:	4a05      	ldr	r2, [pc, #20]	; (400fe8 <_sbrk+0x50>)
  400fd4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  400fd6:	68bb      	ldr	r3, [r7, #8]
}
  400fd8:	4618      	mov	r0, r3
  400fda:	3714      	adds	r7, #20
  400fdc:	46bd      	mov	sp, r7
  400fde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe2:	4770      	bx	lr
  400fe4:	2045fffc 	.word	0x2045fffc
  400fe8:	204008d4 	.word	0x204008d4
  400fec:	20402bf0 	.word	0x20402bf0

00400ff0 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  400ff0:	b480      	push	{r7}
  400ff2:	b083      	sub	sp, #12
  400ff4:	af00      	add	r7, sp, #0
  400ff6:	6078      	str	r0, [r7, #4]
	return -1;
  400ff8:	f04f 33ff 	mov.w	r3, #4294967295
}
  400ffc:	4618      	mov	r0, r3
  400ffe:	370c      	adds	r7, #12
  401000:	46bd      	mov	sp, r7
  401002:	f85d 7b04 	ldr.w	r7, [sp], #4
  401006:	4770      	bx	lr

00401008 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401008:	b480      	push	{r7}
  40100a:	b083      	sub	sp, #12
  40100c:	af00      	add	r7, sp, #0
  40100e:	6078      	str	r0, [r7, #4]
  401010:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401012:	683b      	ldr	r3, [r7, #0]
  401014:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401018:	605a      	str	r2, [r3, #4]

	return 0;
  40101a:	2300      	movs	r3, #0
}
  40101c:	4618      	mov	r0, r3
  40101e:	370c      	adds	r7, #12
  401020:	46bd      	mov	sp, r7
  401022:	f85d 7b04 	ldr.w	r7, [sp], #4
  401026:	4770      	bx	lr

00401028 <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  401028:	b480      	push	{r7}
  40102a:	b085      	sub	sp, #20
  40102c:	af00      	add	r7, sp, #0
  40102e:	60f8      	str	r0, [r7, #12]
  401030:	60b9      	str	r1, [r7, #8]
  401032:	607a      	str	r2, [r7, #4]
	return 0;
  401034:	2300      	movs	r3, #0
}
  401036:	4618      	mov	r0, r3
  401038:	3714      	adds	r7, #20
  40103a:	46bd      	mov	sp, r7
  40103c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401040:	4770      	bx	lr
  401042:	bf00      	nop

00401044 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401044:	b480      	push	{r7}
  401046:	b083      	sub	sp, #12
  401048:	af00      	add	r7, sp, #0
  40104a:	4603      	mov	r3, r0
  40104c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40104e:	4909      	ldr	r1, [pc, #36]	; (401074 <NVIC_EnableIRQ+0x30>)
  401050:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401054:	095b      	lsrs	r3, r3, #5
  401056:	79fa      	ldrb	r2, [r7, #7]
  401058:	f002 021f 	and.w	r2, r2, #31
  40105c:	2001      	movs	r0, #1
  40105e:	fa00 f202 	lsl.w	r2, r0, r2
  401062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401066:	bf00      	nop
  401068:	370c      	adds	r7, #12
  40106a:	46bd      	mov	sp, r7
  40106c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401070:	4770      	bx	lr
  401072:	bf00      	nop
  401074:	e000e100 	.word	0xe000e100

00401078 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  401078:	b480      	push	{r7}
  40107a:	b083      	sub	sp, #12
  40107c:	af00      	add	r7, sp, #0
  40107e:	4603      	mov	r3, r0
  401080:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401082:	4909      	ldr	r1, [pc, #36]	; (4010a8 <NVIC_DisableIRQ+0x30>)
  401084:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401088:	095b      	lsrs	r3, r3, #5
  40108a:	79fa      	ldrb	r2, [r7, #7]
  40108c:	f002 021f 	and.w	r2, r2, #31
  401090:	2001      	movs	r0, #1
  401092:	fa00 f202 	lsl.w	r2, r0, r2
  401096:	3320      	adds	r3, #32
  401098:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40109c:	bf00      	nop
  40109e:	370c      	adds	r7, #12
  4010a0:	46bd      	mov	sp, r7
  4010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010a6:	4770      	bx	lr
  4010a8:	e000e100 	.word	0xe000e100

004010ac <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4010ac:	b480      	push	{r7}
  4010ae:	b083      	sub	sp, #12
  4010b0:	af00      	add	r7, sp, #0
  4010b2:	4603      	mov	r3, r0
  4010b4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4010b6:	4909      	ldr	r1, [pc, #36]	; (4010dc <NVIC_ClearPendingIRQ+0x30>)
  4010b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4010bc:	095b      	lsrs	r3, r3, #5
  4010be:	79fa      	ldrb	r2, [r7, #7]
  4010c0:	f002 021f 	and.w	r2, r2, #31
  4010c4:	2001      	movs	r0, #1
  4010c6:	fa00 f202 	lsl.w	r2, r0, r2
  4010ca:	3360      	adds	r3, #96	; 0x60
  4010cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4010d0:	bf00      	nop
  4010d2:	370c      	adds	r7, #12
  4010d4:	46bd      	mov	sp, r7
  4010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010da:	4770      	bx	lr
  4010dc:	e000e100 	.word	0xe000e100

004010e0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4010e0:	b480      	push	{r7}
  4010e2:	b083      	sub	sp, #12
  4010e4:	af00      	add	r7, sp, #0
  4010e6:	4603      	mov	r3, r0
  4010e8:	6039      	str	r1, [r7, #0]
  4010ea:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4010f0:	2b00      	cmp	r3, #0
  4010f2:	da0b      	bge.n	40110c <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4010f4:	490d      	ldr	r1, [pc, #52]	; (40112c <NVIC_SetPriority+0x4c>)
  4010f6:	79fb      	ldrb	r3, [r7, #7]
  4010f8:	f003 030f 	and.w	r3, r3, #15
  4010fc:	3b04      	subs	r3, #4
  4010fe:	683a      	ldr	r2, [r7, #0]
  401100:	b2d2      	uxtb	r2, r2
  401102:	0152      	lsls	r2, r2, #5
  401104:	b2d2      	uxtb	r2, r2
  401106:	440b      	add	r3, r1
  401108:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40110a:	e009      	b.n	401120 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40110c:	4908      	ldr	r1, [pc, #32]	; (401130 <NVIC_SetPriority+0x50>)
  40110e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401112:	683a      	ldr	r2, [r7, #0]
  401114:	b2d2      	uxtb	r2, r2
  401116:	0152      	lsls	r2, r2, #5
  401118:	b2d2      	uxtb	r2, r2
  40111a:	440b      	add	r3, r1
  40111c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401120:	bf00      	nop
  401122:	370c      	adds	r7, #12
  401124:	46bd      	mov	sp, r7
  401126:	f85d 7b04 	ldr.w	r7, [sp], #4
  40112a:	4770      	bx	lr
  40112c:	e000ed00 	.word	0xe000ed00
  401130:	e000e100 	.word	0xe000e100

00401134 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401134:	b480      	push	{r7}
  401136:	b083      	sub	sp, #12
  401138:	af00      	add	r7, sp, #0
  40113a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40113c:	687b      	ldr	r3, [r7, #4]
  40113e:	2b07      	cmp	r3, #7
  401140:	d825      	bhi.n	40118e <osc_get_rate+0x5a>
  401142:	a201      	add	r2, pc, #4	; (adr r2, 401148 <osc_get_rate+0x14>)
  401144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401148:	00401169 	.word	0x00401169
  40114c:	0040116f 	.word	0x0040116f
  401150:	00401175 	.word	0x00401175
  401154:	0040117b 	.word	0x0040117b
  401158:	0040117f 	.word	0x0040117f
  40115c:	00401183 	.word	0x00401183
  401160:	00401187 	.word	0x00401187
  401164:	0040118b 	.word	0x0040118b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401168:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40116c:	e010      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40116e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401172:	e00d      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401174:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401178:	e00a      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40117a:	4b08      	ldr	r3, [pc, #32]	; (40119c <osc_get_rate+0x68>)
  40117c:	e008      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40117e:	4b08      	ldr	r3, [pc, #32]	; (4011a0 <osc_get_rate+0x6c>)
  401180:	e006      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401182:	4b08      	ldr	r3, [pc, #32]	; (4011a4 <osc_get_rate+0x70>)
  401184:	e004      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401186:	4b07      	ldr	r3, [pc, #28]	; (4011a4 <osc_get_rate+0x70>)
  401188:	e002      	b.n	401190 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40118a:	4b06      	ldr	r3, [pc, #24]	; (4011a4 <osc_get_rate+0x70>)
  40118c:	e000      	b.n	401190 <osc_get_rate+0x5c>
	}

	return 0;
  40118e:	2300      	movs	r3, #0
}
  401190:	4618      	mov	r0, r3
  401192:	370c      	adds	r7, #12
  401194:	46bd      	mov	sp, r7
  401196:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119a:	4770      	bx	lr
  40119c:	003d0900 	.word	0x003d0900
  4011a0:	007a1200 	.word	0x007a1200
  4011a4:	00b71b00 	.word	0x00b71b00

004011a8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4011a8:	b580      	push	{r7, lr}
  4011aa:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4011ac:	2006      	movs	r0, #6
  4011ae:	4b05      	ldr	r3, [pc, #20]	; (4011c4 <sysclk_get_main_hz+0x1c>)
  4011b0:	4798      	blx	r3
  4011b2:	4602      	mov	r2, r0
  4011b4:	4613      	mov	r3, r2
  4011b6:	009b      	lsls	r3, r3, #2
  4011b8:	4413      	add	r3, r2
  4011ba:	009a      	lsls	r2, r3, #2
  4011bc:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4011be:	4618      	mov	r0, r3
  4011c0:	bd80      	pop	{r7, pc}
  4011c2:	bf00      	nop
  4011c4:	00401135 	.word	0x00401135

004011c8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4011c8:	b580      	push	{r7, lr}
  4011ca:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4011cc:	4b02      	ldr	r3, [pc, #8]	; (4011d8 <sysclk_get_cpu_hz+0x10>)
  4011ce:	4798      	blx	r3
  4011d0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4011d2:	4618      	mov	r0, r3
  4011d4:	bd80      	pop	{r7, pc}
  4011d6:	bf00      	nop
  4011d8:	004011a9 	.word	0x004011a9

004011dc <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4011dc:	b580      	push	{r7, lr}
  4011de:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4011e0:	4b02      	ldr	r3, [pc, #8]	; (4011ec <sysclk_get_peripheral_hz+0x10>)
  4011e2:	4798      	blx	r3
  4011e4:	4603      	mov	r3, r0
  4011e6:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  4011e8:	4618      	mov	r0, r3
  4011ea:	bd80      	pop	{r7, pc}
  4011ec:	004011a9 	.word	0x004011a9

004011f0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4011f0:	b580      	push	{r7, lr}
  4011f2:	b082      	sub	sp, #8
  4011f4:	af00      	add	r7, sp, #0
  4011f6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4011f8:	6878      	ldr	r0, [r7, #4]
  4011fa:	4b03      	ldr	r3, [pc, #12]	; (401208 <sysclk_enable_peripheral_clock+0x18>)
  4011fc:	4798      	blx	r3
}
  4011fe:	bf00      	nop
  401200:	3708      	adds	r7, #8
  401202:	46bd      	mov	sp, r7
  401204:	bd80      	pop	{r7, pc}
  401206:	bf00      	nop
  401208:	004005d5 	.word	0x004005d5

0040120c <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40120c:	b580      	push	{r7, lr}
  40120e:	b08c      	sub	sp, #48	; 0x30
  401210:	af00      	add	r7, sp, #0
  401212:	6078      	str	r0, [r7, #4]
  401214:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401216:	4b49      	ldr	r3, [pc, #292]	; (40133c <usart_serial_init+0x130>)
  401218:	4798      	blx	r3
  40121a:	4603      	mov	r3, r0
  40121c:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40121e:	683b      	ldr	r3, [r7, #0]
  401220:	681b      	ldr	r3, [r3, #0]
  401222:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401224:	683b      	ldr	r3, [r7, #0]
  401226:	689b      	ldr	r3, [r3, #8]
  401228:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40122a:	683b      	ldr	r3, [r7, #0]
  40122c:	681b      	ldr	r3, [r3, #0]
  40122e:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401230:	683b      	ldr	r3, [r7, #0]
  401232:	685b      	ldr	r3, [r3, #4]
  401234:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401236:	683b      	ldr	r3, [r7, #0]
  401238:	689b      	ldr	r3, [r3, #8]
  40123a:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  40123c:	683b      	ldr	r3, [r7, #0]
  40123e:	68db      	ldr	r3, [r3, #12]
  401240:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401242:	2300      	movs	r3, #0
  401244:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401246:	687b      	ldr	r3, [r7, #4]
  401248:	4a3d      	ldr	r2, [pc, #244]	; (401340 <usart_serial_init+0x134>)
  40124a:	4293      	cmp	r3, r2
  40124c:	d108      	bne.n	401260 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40124e:	2007      	movs	r0, #7
  401250:	4b3c      	ldr	r3, [pc, #240]	; (401344 <usart_serial_init+0x138>)
  401252:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401254:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401258:	4619      	mov	r1, r3
  40125a:	6878      	ldr	r0, [r7, #4]
  40125c:	4b3a      	ldr	r3, [pc, #232]	; (401348 <usart_serial_init+0x13c>)
  40125e:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401260:	687b      	ldr	r3, [r7, #4]
  401262:	4a3a      	ldr	r2, [pc, #232]	; (40134c <usart_serial_init+0x140>)
  401264:	4293      	cmp	r3, r2
  401266:	d108      	bne.n	40127a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401268:	2008      	movs	r0, #8
  40126a:	4b36      	ldr	r3, [pc, #216]	; (401344 <usart_serial_init+0x138>)
  40126c:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40126e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401272:	4619      	mov	r1, r3
  401274:	6878      	ldr	r0, [r7, #4]
  401276:	4b34      	ldr	r3, [pc, #208]	; (401348 <usart_serial_init+0x13c>)
  401278:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40127a:	687b      	ldr	r3, [r7, #4]
  40127c:	4a34      	ldr	r2, [pc, #208]	; (401350 <usart_serial_init+0x144>)
  40127e:	4293      	cmp	r3, r2
  401280:	d108      	bne.n	401294 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401282:	202c      	movs	r0, #44	; 0x2c
  401284:	4b2f      	ldr	r3, [pc, #188]	; (401344 <usart_serial_init+0x138>)
  401286:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401288:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40128c:	4619      	mov	r1, r3
  40128e:	6878      	ldr	r0, [r7, #4]
  401290:	4b2d      	ldr	r3, [pc, #180]	; (401348 <usart_serial_init+0x13c>)
  401292:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401294:	687b      	ldr	r3, [r7, #4]
  401296:	4a2f      	ldr	r2, [pc, #188]	; (401354 <usart_serial_init+0x148>)
  401298:	4293      	cmp	r3, r2
  40129a:	d108      	bne.n	4012ae <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  40129c:	202d      	movs	r0, #45	; 0x2d
  40129e:	4b29      	ldr	r3, [pc, #164]	; (401344 <usart_serial_init+0x138>)
  4012a0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4012a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4012a6:	4619      	mov	r1, r3
  4012a8:	6878      	ldr	r0, [r7, #4]
  4012aa:	4b27      	ldr	r3, [pc, #156]	; (401348 <usart_serial_init+0x13c>)
  4012ac:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4012ae:	687b      	ldr	r3, [r7, #4]
  4012b0:	4a29      	ldr	r2, [pc, #164]	; (401358 <usart_serial_init+0x14c>)
  4012b2:	4293      	cmp	r3, r2
  4012b4:	d111      	bne.n	4012da <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4012b6:	200d      	movs	r0, #13
  4012b8:	4b22      	ldr	r3, [pc, #136]	; (401344 <usart_serial_init+0x138>)
  4012ba:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4012bc:	4b1f      	ldr	r3, [pc, #124]	; (40133c <usart_serial_init+0x130>)
  4012be:	4798      	blx	r3
  4012c0:	4602      	mov	r2, r0
  4012c2:	f107 030c 	add.w	r3, r7, #12
  4012c6:	4619      	mov	r1, r3
  4012c8:	6878      	ldr	r0, [r7, #4]
  4012ca:	4b24      	ldr	r3, [pc, #144]	; (40135c <usart_serial_init+0x150>)
  4012cc:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4012ce:	6878      	ldr	r0, [r7, #4]
  4012d0:	4b23      	ldr	r3, [pc, #140]	; (401360 <usart_serial_init+0x154>)
  4012d2:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4012d4:	6878      	ldr	r0, [r7, #4]
  4012d6:	4b23      	ldr	r3, [pc, #140]	; (401364 <usart_serial_init+0x158>)
  4012d8:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4012da:	687b      	ldr	r3, [r7, #4]
  4012dc:	4a22      	ldr	r2, [pc, #136]	; (401368 <usart_serial_init+0x15c>)
  4012de:	4293      	cmp	r3, r2
  4012e0:	d111      	bne.n	401306 <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4012e2:	200e      	movs	r0, #14
  4012e4:	4b17      	ldr	r3, [pc, #92]	; (401344 <usart_serial_init+0x138>)
  4012e6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4012e8:	4b14      	ldr	r3, [pc, #80]	; (40133c <usart_serial_init+0x130>)
  4012ea:	4798      	blx	r3
  4012ec:	4602      	mov	r2, r0
  4012ee:	f107 030c 	add.w	r3, r7, #12
  4012f2:	4619      	mov	r1, r3
  4012f4:	6878      	ldr	r0, [r7, #4]
  4012f6:	4b19      	ldr	r3, [pc, #100]	; (40135c <usart_serial_init+0x150>)
  4012f8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4012fa:	6878      	ldr	r0, [r7, #4]
  4012fc:	4b18      	ldr	r3, [pc, #96]	; (401360 <usart_serial_init+0x154>)
  4012fe:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401300:	6878      	ldr	r0, [r7, #4]
  401302:	4b18      	ldr	r3, [pc, #96]	; (401364 <usart_serial_init+0x158>)
  401304:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401306:	687b      	ldr	r3, [r7, #4]
  401308:	4a18      	ldr	r2, [pc, #96]	; (40136c <usart_serial_init+0x160>)
  40130a:	4293      	cmp	r3, r2
  40130c:	d111      	bne.n	401332 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  40130e:	200f      	movs	r0, #15
  401310:	4b0c      	ldr	r3, [pc, #48]	; (401344 <usart_serial_init+0x138>)
  401312:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401314:	4b09      	ldr	r3, [pc, #36]	; (40133c <usart_serial_init+0x130>)
  401316:	4798      	blx	r3
  401318:	4602      	mov	r2, r0
  40131a:	f107 030c 	add.w	r3, r7, #12
  40131e:	4619      	mov	r1, r3
  401320:	6878      	ldr	r0, [r7, #4]
  401322:	4b0e      	ldr	r3, [pc, #56]	; (40135c <usart_serial_init+0x150>)
  401324:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401326:	6878      	ldr	r0, [r7, #4]
  401328:	4b0d      	ldr	r3, [pc, #52]	; (401360 <usart_serial_init+0x154>)
  40132a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40132c:	6878      	ldr	r0, [r7, #4]
  40132e:	4b0d      	ldr	r3, [pc, #52]	; (401364 <usart_serial_init+0x158>)
  401330:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401332:	bf00      	nop
  401334:	3730      	adds	r7, #48	; 0x30
  401336:	46bd      	mov	sp, r7
  401338:	bd80      	pop	{r7, pc}
  40133a:	bf00      	nop
  40133c:	004011dd 	.word	0x004011dd
  401340:	400e0800 	.word	0x400e0800
  401344:	004011f1 	.word	0x004011f1
  401348:	00400ac9 	.word	0x00400ac9
  40134c:	400e0a00 	.word	0x400e0a00
  401350:	400e1a00 	.word	0x400e1a00
  401354:	400e1c00 	.word	0x400e1c00
  401358:	40024000 	.word	0x40024000
  40135c:	00400c8d 	.word	0x00400c8d
  401360:	00400d11 	.word	0x00400d11
  401364:	00400d49 	.word	0x00400d49
  401368:	40028000 	.word	0x40028000
  40136c:	4002c000 	.word	0x4002c000

00401370 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401370:	b580      	push	{r7, lr}
  401372:	b082      	sub	sp, #8
  401374:	af00      	add	r7, sp, #0
  401376:	6078      	str	r0, [r7, #4]
  401378:	460b      	mov	r3, r1
  40137a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40137c:	687b      	ldr	r3, [r7, #4]
  40137e:	4a36      	ldr	r2, [pc, #216]	; (401458 <usart_serial_putchar+0xe8>)
  401380:	4293      	cmp	r3, r2
  401382:	d10a      	bne.n	40139a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401384:	bf00      	nop
  401386:	78fb      	ldrb	r3, [r7, #3]
  401388:	4619      	mov	r1, r3
  40138a:	6878      	ldr	r0, [r7, #4]
  40138c:	4b33      	ldr	r3, [pc, #204]	; (40145c <usart_serial_putchar+0xec>)
  40138e:	4798      	blx	r3
  401390:	4603      	mov	r3, r0
  401392:	2b00      	cmp	r3, #0
  401394:	d1f7      	bne.n	401386 <usart_serial_putchar+0x16>
		return 1;
  401396:	2301      	movs	r3, #1
  401398:	e05a      	b.n	401450 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40139a:	687b      	ldr	r3, [r7, #4]
  40139c:	4a30      	ldr	r2, [pc, #192]	; (401460 <usart_serial_putchar+0xf0>)
  40139e:	4293      	cmp	r3, r2
  4013a0:	d10a      	bne.n	4013b8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4013a2:	bf00      	nop
  4013a4:	78fb      	ldrb	r3, [r7, #3]
  4013a6:	4619      	mov	r1, r3
  4013a8:	6878      	ldr	r0, [r7, #4]
  4013aa:	4b2c      	ldr	r3, [pc, #176]	; (40145c <usart_serial_putchar+0xec>)
  4013ac:	4798      	blx	r3
  4013ae:	4603      	mov	r3, r0
  4013b0:	2b00      	cmp	r3, #0
  4013b2:	d1f7      	bne.n	4013a4 <usart_serial_putchar+0x34>
		return 1;
  4013b4:	2301      	movs	r3, #1
  4013b6:	e04b      	b.n	401450 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4013b8:	687b      	ldr	r3, [r7, #4]
  4013ba:	4a2a      	ldr	r2, [pc, #168]	; (401464 <usart_serial_putchar+0xf4>)
  4013bc:	4293      	cmp	r3, r2
  4013be:	d10a      	bne.n	4013d6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4013c0:	bf00      	nop
  4013c2:	78fb      	ldrb	r3, [r7, #3]
  4013c4:	4619      	mov	r1, r3
  4013c6:	6878      	ldr	r0, [r7, #4]
  4013c8:	4b24      	ldr	r3, [pc, #144]	; (40145c <usart_serial_putchar+0xec>)
  4013ca:	4798      	blx	r3
  4013cc:	4603      	mov	r3, r0
  4013ce:	2b00      	cmp	r3, #0
  4013d0:	d1f7      	bne.n	4013c2 <usart_serial_putchar+0x52>
		return 1;
  4013d2:	2301      	movs	r3, #1
  4013d4:	e03c      	b.n	401450 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4013d6:	687b      	ldr	r3, [r7, #4]
  4013d8:	4a23      	ldr	r2, [pc, #140]	; (401468 <usart_serial_putchar+0xf8>)
  4013da:	4293      	cmp	r3, r2
  4013dc:	d10a      	bne.n	4013f4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4013de:	bf00      	nop
  4013e0:	78fb      	ldrb	r3, [r7, #3]
  4013e2:	4619      	mov	r1, r3
  4013e4:	6878      	ldr	r0, [r7, #4]
  4013e6:	4b1d      	ldr	r3, [pc, #116]	; (40145c <usart_serial_putchar+0xec>)
  4013e8:	4798      	blx	r3
  4013ea:	4603      	mov	r3, r0
  4013ec:	2b00      	cmp	r3, #0
  4013ee:	d1f7      	bne.n	4013e0 <usart_serial_putchar+0x70>
		return 1;
  4013f0:	2301      	movs	r3, #1
  4013f2:	e02d      	b.n	401450 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4013f4:	687b      	ldr	r3, [r7, #4]
  4013f6:	4a1d      	ldr	r2, [pc, #116]	; (40146c <usart_serial_putchar+0xfc>)
  4013f8:	4293      	cmp	r3, r2
  4013fa:	d10a      	bne.n	401412 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4013fc:	bf00      	nop
  4013fe:	78fb      	ldrb	r3, [r7, #3]
  401400:	4619      	mov	r1, r3
  401402:	6878      	ldr	r0, [r7, #4]
  401404:	4b1a      	ldr	r3, [pc, #104]	; (401470 <usart_serial_putchar+0x100>)
  401406:	4798      	blx	r3
  401408:	4603      	mov	r3, r0
  40140a:	2b00      	cmp	r3, #0
  40140c:	d1f7      	bne.n	4013fe <usart_serial_putchar+0x8e>
		return 1;
  40140e:	2301      	movs	r3, #1
  401410:	e01e      	b.n	401450 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401412:	687b      	ldr	r3, [r7, #4]
  401414:	4a17      	ldr	r2, [pc, #92]	; (401474 <usart_serial_putchar+0x104>)
  401416:	4293      	cmp	r3, r2
  401418:	d10a      	bne.n	401430 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40141a:	bf00      	nop
  40141c:	78fb      	ldrb	r3, [r7, #3]
  40141e:	4619      	mov	r1, r3
  401420:	6878      	ldr	r0, [r7, #4]
  401422:	4b13      	ldr	r3, [pc, #76]	; (401470 <usart_serial_putchar+0x100>)
  401424:	4798      	blx	r3
  401426:	4603      	mov	r3, r0
  401428:	2b00      	cmp	r3, #0
  40142a:	d1f7      	bne.n	40141c <usart_serial_putchar+0xac>
		return 1;
  40142c:	2301      	movs	r3, #1
  40142e:	e00f      	b.n	401450 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401430:	687b      	ldr	r3, [r7, #4]
  401432:	4a11      	ldr	r2, [pc, #68]	; (401478 <usart_serial_putchar+0x108>)
  401434:	4293      	cmp	r3, r2
  401436:	d10a      	bne.n	40144e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401438:	bf00      	nop
  40143a:	78fb      	ldrb	r3, [r7, #3]
  40143c:	4619      	mov	r1, r3
  40143e:	6878      	ldr	r0, [r7, #4]
  401440:	4b0b      	ldr	r3, [pc, #44]	; (401470 <usart_serial_putchar+0x100>)
  401442:	4798      	blx	r3
  401444:	4603      	mov	r3, r0
  401446:	2b00      	cmp	r3, #0
  401448:	d1f7      	bne.n	40143a <usart_serial_putchar+0xca>
		return 1;
  40144a:	2301      	movs	r3, #1
  40144c:	e000      	b.n	401450 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40144e:	2300      	movs	r3, #0
}
  401450:	4618      	mov	r0, r3
  401452:	3708      	adds	r7, #8
  401454:	46bd      	mov	sp, r7
  401456:	bd80      	pop	{r7, pc}
  401458:	400e0800 	.word	0x400e0800
  40145c:	00400b49 	.word	0x00400b49
  401460:	400e0a00 	.word	0x400e0a00
  401464:	400e1a00 	.word	0x400e1a00
  401468:	400e1c00 	.word	0x400e1c00
  40146c:	40024000 	.word	0x40024000
  401470:	00400dd1 	.word	0x00400dd1
  401474:	40028000 	.word	0x40028000
  401478:	4002c000 	.word	0x4002c000

0040147c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40147c:	b580      	push	{r7, lr}
  40147e:	b084      	sub	sp, #16
  401480:	af00      	add	r7, sp, #0
  401482:	6078      	str	r0, [r7, #4]
  401484:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401486:	2300      	movs	r3, #0
  401488:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40148a:	687b      	ldr	r3, [r7, #4]
  40148c:	4a34      	ldr	r2, [pc, #208]	; (401560 <usart_serial_getchar+0xe4>)
  40148e:	4293      	cmp	r3, r2
  401490:	d107      	bne.n	4014a2 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401492:	bf00      	nop
  401494:	6839      	ldr	r1, [r7, #0]
  401496:	6878      	ldr	r0, [r7, #4]
  401498:	4b32      	ldr	r3, [pc, #200]	; (401564 <usart_serial_getchar+0xe8>)
  40149a:	4798      	blx	r3
  40149c:	4603      	mov	r3, r0
  40149e:	2b00      	cmp	r3, #0
  4014a0:	d1f8      	bne.n	401494 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4014a2:	687b      	ldr	r3, [r7, #4]
  4014a4:	4a30      	ldr	r2, [pc, #192]	; (401568 <usart_serial_getchar+0xec>)
  4014a6:	4293      	cmp	r3, r2
  4014a8:	d107      	bne.n	4014ba <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4014aa:	bf00      	nop
  4014ac:	6839      	ldr	r1, [r7, #0]
  4014ae:	6878      	ldr	r0, [r7, #4]
  4014b0:	4b2c      	ldr	r3, [pc, #176]	; (401564 <usart_serial_getchar+0xe8>)
  4014b2:	4798      	blx	r3
  4014b4:	4603      	mov	r3, r0
  4014b6:	2b00      	cmp	r3, #0
  4014b8:	d1f8      	bne.n	4014ac <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4014ba:	687b      	ldr	r3, [r7, #4]
  4014bc:	4a2b      	ldr	r2, [pc, #172]	; (40156c <usart_serial_getchar+0xf0>)
  4014be:	4293      	cmp	r3, r2
  4014c0:	d107      	bne.n	4014d2 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4014c2:	bf00      	nop
  4014c4:	6839      	ldr	r1, [r7, #0]
  4014c6:	6878      	ldr	r0, [r7, #4]
  4014c8:	4b26      	ldr	r3, [pc, #152]	; (401564 <usart_serial_getchar+0xe8>)
  4014ca:	4798      	blx	r3
  4014cc:	4603      	mov	r3, r0
  4014ce:	2b00      	cmp	r3, #0
  4014d0:	d1f8      	bne.n	4014c4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4014d2:	687b      	ldr	r3, [r7, #4]
  4014d4:	4a26      	ldr	r2, [pc, #152]	; (401570 <usart_serial_getchar+0xf4>)
  4014d6:	4293      	cmp	r3, r2
  4014d8:	d107      	bne.n	4014ea <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4014da:	bf00      	nop
  4014dc:	6839      	ldr	r1, [r7, #0]
  4014de:	6878      	ldr	r0, [r7, #4]
  4014e0:	4b20      	ldr	r3, [pc, #128]	; (401564 <usart_serial_getchar+0xe8>)
  4014e2:	4798      	blx	r3
  4014e4:	4603      	mov	r3, r0
  4014e6:	2b00      	cmp	r3, #0
  4014e8:	d1f8      	bne.n	4014dc <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4014ea:	687b      	ldr	r3, [r7, #4]
  4014ec:	4a21      	ldr	r2, [pc, #132]	; (401574 <usart_serial_getchar+0xf8>)
  4014ee:	4293      	cmp	r3, r2
  4014f0:	d10d      	bne.n	40150e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4014f2:	bf00      	nop
  4014f4:	f107 030c 	add.w	r3, r7, #12
  4014f8:	4619      	mov	r1, r3
  4014fa:	6878      	ldr	r0, [r7, #4]
  4014fc:	4b1e      	ldr	r3, [pc, #120]	; (401578 <usart_serial_getchar+0xfc>)
  4014fe:	4798      	blx	r3
  401500:	4603      	mov	r3, r0
  401502:	2b00      	cmp	r3, #0
  401504:	d1f6      	bne.n	4014f4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401506:	68fb      	ldr	r3, [r7, #12]
  401508:	b2da      	uxtb	r2, r3
  40150a:	683b      	ldr	r3, [r7, #0]
  40150c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40150e:	687b      	ldr	r3, [r7, #4]
  401510:	4a1a      	ldr	r2, [pc, #104]	; (40157c <usart_serial_getchar+0x100>)
  401512:	4293      	cmp	r3, r2
  401514:	d10d      	bne.n	401532 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401516:	bf00      	nop
  401518:	f107 030c 	add.w	r3, r7, #12
  40151c:	4619      	mov	r1, r3
  40151e:	6878      	ldr	r0, [r7, #4]
  401520:	4b15      	ldr	r3, [pc, #84]	; (401578 <usart_serial_getchar+0xfc>)
  401522:	4798      	blx	r3
  401524:	4603      	mov	r3, r0
  401526:	2b00      	cmp	r3, #0
  401528:	d1f6      	bne.n	401518 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40152a:	68fb      	ldr	r3, [r7, #12]
  40152c:	b2da      	uxtb	r2, r3
  40152e:	683b      	ldr	r3, [r7, #0]
  401530:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401532:	687b      	ldr	r3, [r7, #4]
  401534:	4a12      	ldr	r2, [pc, #72]	; (401580 <usart_serial_getchar+0x104>)
  401536:	4293      	cmp	r3, r2
  401538:	d10d      	bne.n	401556 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40153a:	bf00      	nop
  40153c:	f107 030c 	add.w	r3, r7, #12
  401540:	4619      	mov	r1, r3
  401542:	6878      	ldr	r0, [r7, #4]
  401544:	4b0c      	ldr	r3, [pc, #48]	; (401578 <usart_serial_getchar+0xfc>)
  401546:	4798      	blx	r3
  401548:	4603      	mov	r3, r0
  40154a:	2b00      	cmp	r3, #0
  40154c:	d1f6      	bne.n	40153c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40154e:	68fb      	ldr	r3, [r7, #12]
  401550:	b2da      	uxtb	r2, r3
  401552:	683b      	ldr	r3, [r7, #0]
  401554:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401556:	bf00      	nop
  401558:	3710      	adds	r7, #16
  40155a:	46bd      	mov	sp, r7
  40155c:	bd80      	pop	{r7, pc}
  40155e:	bf00      	nop
  401560:	400e0800 	.word	0x400e0800
  401564:	00400b79 	.word	0x00400b79
  401568:	400e0a00 	.word	0x400e0a00
  40156c:	400e1a00 	.word	0x400e1a00
  401570:	400e1c00 	.word	0x400e1c00
  401574:	40024000 	.word	0x40024000
  401578:	00400e05 	.word	0x00400e05
  40157c:	40028000 	.word	0x40028000
  401580:	4002c000 	.word	0x4002c000

00401584 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401584:	b580      	push	{r7, lr}
  401586:	b082      	sub	sp, #8
  401588:	af00      	add	r7, sp, #0
  40158a:	6078      	str	r0, [r7, #4]
  40158c:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40158e:	4a0f      	ldr	r2, [pc, #60]	; (4015cc <stdio_serial_init+0x48>)
  401590:	687b      	ldr	r3, [r7, #4]
  401592:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401594:	4b0e      	ldr	r3, [pc, #56]	; (4015d0 <stdio_serial_init+0x4c>)
  401596:	4a0f      	ldr	r2, [pc, #60]	; (4015d4 <stdio_serial_init+0x50>)
  401598:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40159a:	4b0f      	ldr	r3, [pc, #60]	; (4015d8 <stdio_serial_init+0x54>)
  40159c:	4a0f      	ldr	r2, [pc, #60]	; (4015dc <stdio_serial_init+0x58>)
  40159e:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4015a0:	6839      	ldr	r1, [r7, #0]
  4015a2:	6878      	ldr	r0, [r7, #4]
  4015a4:	4b0e      	ldr	r3, [pc, #56]	; (4015e0 <stdio_serial_init+0x5c>)
  4015a6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4015a8:	4b0e      	ldr	r3, [pc, #56]	; (4015e4 <stdio_serial_init+0x60>)
  4015aa:	681b      	ldr	r3, [r3, #0]
  4015ac:	689b      	ldr	r3, [r3, #8]
  4015ae:	2100      	movs	r1, #0
  4015b0:	4618      	mov	r0, r3
  4015b2:	4b0d      	ldr	r3, [pc, #52]	; (4015e8 <stdio_serial_init+0x64>)
  4015b4:	4798      	blx	r3
	setbuf(stdin, NULL);
  4015b6:	4b0b      	ldr	r3, [pc, #44]	; (4015e4 <stdio_serial_init+0x60>)
  4015b8:	681b      	ldr	r3, [r3, #0]
  4015ba:	685b      	ldr	r3, [r3, #4]
  4015bc:	2100      	movs	r1, #0
  4015be:	4618      	mov	r0, r3
  4015c0:	4b09      	ldr	r3, [pc, #36]	; (4015e8 <stdio_serial_init+0x64>)
  4015c2:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4015c4:	bf00      	nop
  4015c6:	3708      	adds	r7, #8
  4015c8:	46bd      	mov	sp, r7
  4015ca:	bd80      	pop	{r7, pc}
  4015cc:	2040091c 	.word	0x2040091c
  4015d0:	20400918 	.word	0x20400918
  4015d4:	00401371 	.word	0x00401371
  4015d8:	20400914 	.word	0x20400914
  4015dc:	0040147d 	.word	0x0040147d
  4015e0:	0040120d 	.word	0x0040120d
  4015e4:	20400430 	.word	0x20400430
  4015e8:	00401b45 	.word	0x00401b45

004015ec <USART1_Handler>:
/************************************************************************/

/**
 *  Handle Interrupcao USART
 */
void USART1_Handler(void){
  4015ec:	b590      	push	{r4, r7, lr}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af02      	add	r7, sp, #8
	
	// If data arrived
	if((usart_get_status(USART_COM)) & US_IER_RXRDY) {
  4015f2:	4819      	ldr	r0, [pc, #100]	; (401658 <USART1_Handler+0x6c>)
  4015f4:	4b19      	ldr	r3, [pc, #100]	; (40165c <USART1_Handler+0x70>)
  4015f6:	4798      	blx	r3
  4015f8:	4603      	mov	r3, r0
  4015fa:	f003 0301 	and.w	r3, r3, #1
  4015fe:	2b00      	cmp	r3, #0
  401600:	d026      	beq.n	401650 <USART1_Handler+0x64>
		
		usart_puts("Menu:\n* Ligar pisca LED: l \n* Desligar pisca LED: d \n");
  401602:	4817      	ldr	r0, [pc, #92]	; (401660 <USART1_Handler+0x74>)
  401604:	4b17      	ldr	r3, [pc, #92]	; (401664 <USART1_Handler+0x78>)
  401606:	4798      	blx	r3
		usart_gets(bufferRX);
  401608:	4817      	ldr	r0, [pc, #92]	; (401668 <USART1_Handler+0x7c>)
  40160a:	4b18      	ldr	r3, [pc, #96]	; (40166c <USART1_Handler+0x80>)
  40160c:	4798      	blx	r3
		
		if (bufferRX[0]=='l'){
  40160e:	4b16      	ldr	r3, [pc, #88]	; (401668 <USART1_Handler+0x7c>)
  401610:	781b      	ldrb	r3, [r3, #0]
  401612:	2b6c      	cmp	r3, #108	; 0x6c
  401614:	d105      	bne.n	401622 <USART1_Handler+0x36>
			usart_puts("Pisca LED ON\n");
  401616:	4816      	ldr	r0, [pc, #88]	; (401670 <USART1_Handler+0x84>)
  401618:	4b12      	ldr	r3, [pc, #72]	; (401664 <USART1_Handler+0x78>)
  40161a:	4798      	blx	r3
			g_ledBlinkOn = true;
  40161c:	4b15      	ldr	r3, [pc, #84]	; (401674 <USART1_Handler+0x88>)
  40161e:	2201      	movs	r2, #1
  401620:	701a      	strb	r2, [r3, #0]
		}
		
		if (bufferRX[0]=='d'){
  401622:	4b11      	ldr	r3, [pc, #68]	; (401668 <USART1_Handler+0x7c>)
  401624:	781b      	ldrb	r3, [r3, #0]
  401626:	2b64      	cmp	r3, #100	; 0x64
  401628:	d10f      	bne.n	40164a <USART1_Handler+0x5e>
			usart_puts("Pisca LED OFF\n");
  40162a:	4813      	ldr	r0, [pc, #76]	; (401678 <USART1_Handler+0x8c>)
  40162c:	4b0d      	ldr	r3, [pc, #52]	; (401664 <USART1_Handler+0x78>)
  40162e:	4798      	blx	r3
			g_ledBlinkOn = false;
  401630:	4b10      	ldr	r3, [pc, #64]	; (401674 <USART1_Handler+0x88>)
  401632:	2200      	movs	r2, #0
  401634:	701a      	strb	r2, [r3, #0]
			pio_set_output(LED_PIO, LED_PIN_MASK, 0, 0, 0 );
  401636:	2300      	movs	r3, #0
  401638:	9300      	str	r3, [sp, #0]
  40163a:	2300      	movs	r3, #0
  40163c:	2200      	movs	r2, #0
  40163e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401642:	480e      	ldr	r0, [pc, #56]	; (40167c <USART1_Handler+0x90>)
  401644:	4c0e      	ldr	r4, [pc, #56]	; (401680 <USART1_Handler+0x94>)
  401646:	47a0      	blx	r4
		}
		else {
			usart_transmission = 1;
		}
	}
}
  401648:	e002      	b.n	401650 <USART1_Handler+0x64>
			usart_puts("Pisca LED OFF\n");
			g_ledBlinkOn = false;
			pio_set_output(LED_PIO, LED_PIN_MASK, 0, 0, 0 );
		}
		else {
			usart_transmission = 1;
  40164a:	4b0e      	ldr	r3, [pc, #56]	; (401684 <USART1_Handler+0x98>)
  40164c:	2201      	movs	r2, #1
  40164e:	601a      	str	r2, [r3, #0]
		}
	}
}
  401650:	bf00      	nop
  401652:	3704      	adds	r7, #4
  401654:	46bd      	mov	sp, r7
  401656:	bd90      	pop	{r4, r7, pc}
  401658:	40028000 	.word	0x40028000
  40165c:	00400d81 	.word	0x00400d81
  401660:	00402abc 	.word	0x00402abc
  401664:	00401939 	.word	0x00401939
  401668:	20400920 	.word	0x20400920
  40166c:	0040198d 	.word	0x0040198d
  401670:	00402af4 	.word	0x00402af4
  401674:	204008d8 	.word	0x204008d8
  401678:	00402b04 	.word	0x00402b04
  40167c:	400e1400 	.word	0x400e1400
  401680:	004003d1 	.word	0x004003d1
  401684:	204008dc 	.word	0x204008dc

00401688 <TC1_Handler>:
/**
 *  Interrupt handler for TC1 interrupt. 
 */
void TC1_Handler(void){
  401688:	b580      	push	{r7, lr}
  40168a:	b082      	sub	sp, #8
  40168c:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  40168e:	2101      	movs	r1, #1
  401690:	4809      	ldr	r0, [pc, #36]	; (4016b8 <TC1_Handler+0x30>)
  401692:	4b0a      	ldr	r3, [pc, #40]	; (4016bc <TC1_Handler+0x34>)
  401694:	4798      	blx	r3
  401696:	4603      	mov	r3, r0
  401698:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40169a:	687b      	ldr	r3, [r7, #4]
		
	if(g_ledBlinkOn){
  40169c:	4b08      	ldr	r3, [pc, #32]	; (4016c0 <TC1_Handler+0x38>)
  40169e:	781b      	ldrb	r3, [r3, #0]
  4016a0:	b2db      	uxtb	r3, r3
  4016a2:	2b00      	cmp	r3, #0
  4016a4:	d004      	beq.n	4016b0 <TC1_Handler+0x28>
		pin_toggle(LED_PIO, LED_PIN_MASK);
  4016a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4016aa:	4806      	ldr	r0, [pc, #24]	; (4016c4 <TC1_Handler+0x3c>)
  4016ac:	4b06      	ldr	r3, [pc, #24]	; (4016c8 <TC1_Handler+0x40>)
  4016ae:	4798      	blx	r3
	}
 }
  4016b0:	bf00      	nop
  4016b2:	3708      	adds	r7, #8
  4016b4:	46bd      	mov	sp, r7
  4016b6:	bd80      	pop	{r7, pc}
  4016b8:	4000c000 	.word	0x4000c000
  4016bc:	004009fd 	.word	0x004009fd
  4016c0:	204008d8 	.word	0x204008d8
  4016c4:	400e1400 	.word	0x400e1400
  4016c8:	00401715 	.word	0x00401715

004016cc <RTC_Handler>:

/**
 * \brief Interrupt handler for the RTC. Refresh the display.
 */
void RTC_Handler(void)
{
  4016cc:	b580      	push	{r7, lr}
  4016ce:	b082      	sub	sp, #8
  4016d0:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  4016d2:	480d      	ldr	r0, [pc, #52]	; (401708 <RTC_Handler+0x3c>)
  4016d4:	4b0d      	ldr	r3, [pc, #52]	; (40170c <RTC_Handler+0x40>)
  4016d6:	4798      	blx	r3
  4016d8:	6078      	str	r0, [r7, #4]

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  4016da:	687b      	ldr	r3, [r7, #4]
  4016dc:	f003 0304 	and.w	r3, r3, #4
  4016e0:	2b00      	cmp	r3, #0
  4016e2:	d004      	beq.n	4016ee <RTC_Handler+0x22>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  4016e4:	2104      	movs	r1, #4
  4016e6:	4808      	ldr	r0, [pc, #32]	; (401708 <RTC_Handler+0x3c>)
  4016e8:	4b09      	ldr	r3, [pc, #36]	; (401710 <RTC_Handler+0x44>)
  4016ea:	4798      	blx	r3
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
      
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
		}
	}
}
  4016ec:	e008      	b.n	401700 <RTC_Handler+0x34>
	
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);

	} else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  4016ee:	687b      	ldr	r3, [r7, #4]
  4016f0:	f003 0302 	and.w	r3, r3, #2
  4016f4:	2b00      	cmp	r3, #0
  4016f6:	d003      	beq.n	401700 <RTC_Handler+0x34>
      
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  4016f8:	2102      	movs	r1, #2
  4016fa:	4803      	ldr	r0, [pc, #12]	; (401708 <RTC_Handler+0x3c>)
  4016fc:	4b04      	ldr	r3, [pc, #16]	; (401710 <RTC_Handler+0x44>)
  4016fe:	4798      	blx	r3
		}
	}
}
  401700:	bf00      	nop
  401702:	3708      	adds	r7, #8
  401704:	46bd      	mov	sp, r7
  401706:	bd80      	pop	{r7, pc}
  401708:	400e1860 	.word	0x400e1860
  40170c:	00400919 	.word	0x00400919
  401710:	00400931 	.word	0x00400931

00401714 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401714:	b580      	push	{r7, lr}
  401716:	b082      	sub	sp, #8
  401718:	af00      	add	r7, sp, #0
  40171a:	6078      	str	r0, [r7, #4]
  40171c:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask)){
  40171e:	6839      	ldr	r1, [r7, #0]
  401720:	6878      	ldr	r0, [r7, #4]
  401722:	4b09      	ldr	r3, [pc, #36]	; (401748 <pin_toggle+0x34>)
  401724:	4798      	blx	r3
  401726:	4603      	mov	r3, r0
  401728:	2b00      	cmp	r3, #0
  40172a:	d004      	beq.n	401736 <pin_toggle+0x22>
    pio_clear(pio, mask);
  40172c:	6839      	ldr	r1, [r7, #0]
  40172e:	6878      	ldr	r0, [r7, #4]
  401730:	4b06      	ldr	r3, [pc, #24]	; (40174c <pin_toggle+0x38>)
  401732:	4798      	blx	r3
   }
   else {
    pio_set(pio,mask);
   }
}
  401734:	e003      	b.n	40173e <pin_toggle+0x2a>
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask)){
    pio_clear(pio, mask);
   }
   else {
    pio_set(pio,mask);
  401736:	6839      	ldr	r1, [r7, #0]
  401738:	6878      	ldr	r0, [r7, #4]
  40173a:	4b05      	ldr	r3, [pc, #20]	; (401750 <pin_toggle+0x3c>)
  40173c:	4798      	blx	r3
   }
}
  40173e:	bf00      	nop
  401740:	3708      	adds	r7, #8
  401742:	46bd      	mov	sp, r7
  401744:	bd80      	pop	{r7, pc}
  401746:	bf00      	nop
  401748:	00400435 	.word	0x00400435
  40174c:	004002a5 	.word	0x004002a5
  401750:	00400289 	.word	0x00400289

00401754 <LED_init>:


/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401754:	b590      	push	{r4, r7, lr}
  401756:	b085      	sub	sp, #20
  401758:	af02      	add	r7, sp, #8
  40175a:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  40175c:	2010      	movs	r0, #16
  40175e:	4b07      	ldr	r3, [pc, #28]	; (40177c <LED_init+0x28>)
  401760:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401762:	687a      	ldr	r2, [r7, #4]
  401764:	2300      	movs	r3, #0
  401766:	9300      	str	r3, [sp, #0]
  401768:	2300      	movs	r3, #0
  40176a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40176e:	4804      	ldr	r0, [pc, #16]	; (401780 <LED_init+0x2c>)
  401770:	4c04      	ldr	r4, [pc, #16]	; (401784 <LED_init+0x30>)
  401772:	47a0      	blx	r4
};
  401774:	bf00      	nop
  401776:	370c      	adds	r7, #12
  401778:	46bd      	mov	sp, r7
  40177a:	bd90      	pop	{r4, r7, pc}
  40177c:	004005d5 	.word	0x004005d5
  401780:	400e1400 	.word	0x400e1400
  401784:	004003d1 	.word	0x004003d1

00401788 <TC1_init>:

/**
 * Configura TimerCounter (TC0) para gerar uma interrupcao no canal 0-(ID_TC1) 
 * a cada 250 ms (4Hz)
 */
void TC1_init(int freq){   
  401788:	b590      	push	{r4, r7, lr}
  40178a:	b089      	sub	sp, #36	; 0x24
  40178c:	af02      	add	r7, sp, #8
  40178e:	6078      	str	r0, [r7, #4]
    uint32_t ul_div;
    uint32_t ul_tcclks;
    uint32_t ul_sysclk = sysclk_get_cpu_hz();
  401790:	4b1b      	ldr	r3, [pc, #108]	; (401800 <TC1_init+0x78>)
  401792:	4798      	blx	r3
  401794:	6178      	str	r0, [r7, #20]
    
    uint32_t channel = 1;
  401796:	2301      	movs	r3, #1
  401798:	613b      	str	r3, [r7, #16]
    
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_TC1);    
  40179a:	2018      	movs	r0, #24
  40179c:	4b19      	ldr	r3, [pc, #100]	; (401804 <TC1_init+0x7c>)
  40179e:	4798      	blx	r3

    /** Configura o TC para operar em  4Mhz e interrupco no RC compare */
    tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4017a0:	6878      	ldr	r0, [r7, #4]
  4017a2:	f107 0108 	add.w	r1, r7, #8
  4017a6:	f107 020c 	add.w	r2, r7, #12
  4017aa:	697b      	ldr	r3, [r7, #20]
  4017ac:	9300      	str	r3, [sp, #0]
  4017ae:	460b      	mov	r3, r1
  4017b0:	6979      	ldr	r1, [r7, #20]
  4017b2:	4c15      	ldr	r4, [pc, #84]	; (401808 <TC1_init+0x80>)
  4017b4:	47a0      	blx	r4
    tc_init(TC0, channel, ul_tcclks | TC_CMR_CPCTRG);
  4017b6:	68bb      	ldr	r3, [r7, #8]
  4017b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4017bc:	461a      	mov	r2, r3
  4017be:	6939      	ldr	r1, [r7, #16]
  4017c0:	4812      	ldr	r0, [pc, #72]	; (40180c <TC1_init+0x84>)
  4017c2:	4b13      	ldr	r3, [pc, #76]	; (401810 <TC1_init+0x88>)
  4017c4:	4798      	blx	r3
    tc_write_rc(TC0, channel, (ul_sysclk / ul_div) / freq);
  4017c6:	68fb      	ldr	r3, [r7, #12]
  4017c8:	697a      	ldr	r2, [r7, #20]
  4017ca:	fbb2 f2f3 	udiv	r2, r2, r3
  4017ce:	687b      	ldr	r3, [r7, #4]
  4017d0:	fbb2 f3f3 	udiv	r3, r2, r3
  4017d4:	461a      	mov	r2, r3
  4017d6:	6939      	ldr	r1, [r7, #16]
  4017d8:	480c      	ldr	r0, [pc, #48]	; (40180c <TC1_init+0x84>)
  4017da:	4b0e      	ldr	r3, [pc, #56]	; (401814 <TC1_init+0x8c>)
  4017dc:	4798      	blx	r3

    /* Configura e ativa interrupco no TC canal 0 */
    NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  4017de:	2018      	movs	r0, #24
  4017e0:	4b0d      	ldr	r3, [pc, #52]	; (401818 <TC1_init+0x90>)
  4017e2:	4798      	blx	r3
    tc_enable_interrupt(TC0, channel, TC_IER_CPCS);
  4017e4:	2210      	movs	r2, #16
  4017e6:	6939      	ldr	r1, [r7, #16]
  4017e8:	4808      	ldr	r0, [pc, #32]	; (40180c <TC1_init+0x84>)
  4017ea:	4b0c      	ldr	r3, [pc, #48]	; (40181c <TC1_init+0x94>)
  4017ec:	4798      	blx	r3

    /* Inicializa o canal 0 do TC */
    tc_start(TC0, channel);
  4017ee:	6939      	ldr	r1, [r7, #16]
  4017f0:	4806      	ldr	r0, [pc, #24]	; (40180c <TC1_init+0x84>)
  4017f2:	4b0b      	ldr	r3, [pc, #44]	; (401820 <TC1_init+0x98>)
  4017f4:	4798      	blx	r3
}
  4017f6:	bf00      	nop
  4017f8:	371c      	adds	r7, #28
  4017fa:	46bd      	mov	sp, r7
  4017fc:	bd90      	pop	{r4, r7, pc}
  4017fe:	bf00      	nop
  401800:	004011c9 	.word	0x004011c9
  401804:	004005d5 	.word	0x004005d5
  401808:	00400a21 	.word	0x00400a21
  40180c:	4000c000 	.word	0x4000c000
  401810:	0040094d 	.word	0x0040094d
  401814:	004009ad 	.word	0x004009ad
  401818:	00401045 	.word	0x00401045
  40181c:	004009d5 	.word	0x004009d5
  401820:	00400989 	.word	0x00400989

00401824 <RTC_init>:

/**
 * Configura o RTC para funcionar com interrupcao de alarme
 */
void RTC_init(){
  401824:	b590      	push	{r4, r7, lr}
  401826:	b083      	sub	sp, #12
  401828:	af02      	add	r7, sp, #8
    /* Configura o PMC */
    pmc_enable_periph_clk(ID_RTC);
  40182a:	2002      	movs	r0, #2
  40182c:	4b14      	ldr	r3, [pc, #80]	; (401880 <RTC_init+0x5c>)
  40182e:	4798      	blx	r3
        
    /* Default RTC configuration, 24-hour mode */
    rtc_set_hour_mode(RTC, 0);
  401830:	2100      	movs	r1, #0
  401832:	4814      	ldr	r0, [pc, #80]	; (401884 <RTC_init+0x60>)
  401834:	4b14      	ldr	r3, [pc, #80]	; (401888 <RTC_init+0x64>)
  401836:	4798      	blx	r3

    /* Configura data e hora manualmente */
    rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  401838:	230d      	movs	r3, #13
  40183a:	9300      	str	r3, [sp, #0]
  40183c:	231b      	movs	r3, #27
  40183e:	2203      	movs	r2, #3
  401840:	f240 71e1 	movw	r1, #2017	; 0x7e1
  401844:	480f      	ldr	r0, [pc, #60]	; (401884 <RTC_init+0x60>)
  401846:	4c11      	ldr	r4, [pc, #68]	; (40188c <RTC_init+0x68>)
  401848:	47a0      	blx	r4
    rtc_set_time(RTC, HOUR, MINUTE, SECOND);
  40184a:	2300      	movs	r3, #0
  40184c:	2205      	movs	r2, #5
  40184e:	2109      	movs	r1, #9
  401850:	480c      	ldr	r0, [pc, #48]	; (401884 <RTC_init+0x60>)
  401852:	4c0f      	ldr	r4, [pc, #60]	; (401890 <RTC_init+0x6c>)
  401854:	47a0      	blx	r4

    /* Configure RTC interrupts */
    NVIC_DisableIRQ(RTC_IRQn);
  401856:	2002      	movs	r0, #2
  401858:	4b0e      	ldr	r3, [pc, #56]	; (401894 <RTC_init+0x70>)
  40185a:	4798      	blx	r3
    NVIC_ClearPendingIRQ(RTC_IRQn);
  40185c:	2002      	movs	r0, #2
  40185e:	4b0e      	ldr	r3, [pc, #56]	; (401898 <RTC_init+0x74>)
  401860:	4798      	blx	r3
    NVIC_SetPriority(RTC_IRQn, 0);
  401862:	2100      	movs	r1, #0
  401864:	2002      	movs	r0, #2
  401866:	4b0d      	ldr	r3, [pc, #52]	; (40189c <RTC_init+0x78>)
  401868:	4798      	blx	r3
    NVIC_EnableIRQ(RTC_IRQn);
  40186a:	2002      	movs	r0, #2
  40186c:	4b0c      	ldr	r3, [pc, #48]	; (4018a0 <RTC_init+0x7c>)
  40186e:	4798      	blx	r3
    
    /* Ativa interrupcao via alarme */
    rtc_enable_interrupt(RTC,  RTC_IER_ALREN); 
  401870:	2102      	movs	r1, #2
  401872:	4804      	ldr	r0, [pc, #16]	; (401884 <RTC_init+0x60>)
  401874:	4b0b      	ldr	r3, [pc, #44]	; (4018a4 <RTC_init+0x80>)
  401876:	4798      	blx	r3
    
}
  401878:	bf00      	nop
  40187a:	3704      	adds	r7, #4
  40187c:	46bd      	mov	sp, r7
  40187e:	bd90      	pop	{r4, r7, pc}
  401880:	004005d5 	.word	0x004005d5
  401884:	400e1860 	.word	0x400e1860
  401888:	00400681 	.word	0x00400681
  40188c:	004007dd 	.word	0x004007dd
  401890:	004006d5 	.word	0x004006d5
  401894:	00401079 	.word	0x00401079
  401898:	004010ad 	.word	0x004010ad
  40189c:	004010e1 	.word	0x004010e1
  4018a0:	00401045 	.word	0x00401045
  4018a4:	004006b9 	.word	0x004006b9

004018a8 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  4018a8:	b580      	push	{r7, lr}
  4018aa:	b086      	sub	sp, #24
  4018ac:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  4018ae:	200b      	movs	r0, #11
  4018b0:	4b1a      	ldr	r3, [pc, #104]	; (40191c <USART1_init+0x74>)
  4018b2:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  4018b4:	200a      	movs	r0, #10
  4018b6:	4b19      	ldr	r3, [pc, #100]	; (40191c <USART1_init+0x74>)
  4018b8:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  4018ba:	2210      	movs	r2, #16
  4018bc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4018c0:	4817      	ldr	r0, [pc, #92]	; (401920 <USART1_init+0x78>)
  4018c2:	4b18      	ldr	r3, [pc, #96]	; (401924 <USART1_init+0x7c>)
  4018c4:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  4018c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4018ca:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4018ce:	4816      	ldr	r0, [pc, #88]	; (401928 <USART1_init+0x80>)
  4018d0:	4b14      	ldr	r3, [pc, #80]	; (401924 <USART1_init+0x7c>)
  4018d2:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4018d4:	4a15      	ldr	r2, [pc, #84]	; (40192c <USART1_init+0x84>)
  4018d6:	4b15      	ldr	r3, [pc, #84]	; (40192c <USART1_init+0x84>)
  4018d8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4018dc:	f043 0310 	orr.w	r3, r3, #16
  4018e0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  4018e4:	463b      	mov	r3, r7
  4018e6:	2200      	movs	r2, #0
  4018e8:	601a      	str	r2, [r3, #0]
  4018ea:	605a      	str	r2, [r3, #4]
  4018ec:	609a      	str	r2, [r3, #8]
  4018ee:	60da      	str	r2, [r3, #12]
  4018f0:	611a      	str	r2, [r3, #16]
  4018f2:	615a      	str	r2, [r3, #20]
  4018f4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4018f8:	603b      	str	r3, [r7, #0]
  4018fa:	23c0      	movs	r3, #192	; 0xc0
  4018fc:	607b      	str	r3, [r7, #4]
  4018fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401902:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID); 
  401904:	200e      	movs	r0, #14
  401906:	4b05      	ldr	r3, [pc, #20]	; (40191c <USART1_init+0x74>)
  401908:	4798      	blx	r3
  stdio_serial_init(CONF_UART, &usart_settings);
  40190a:	463b      	mov	r3, r7
  40190c:	4619      	mov	r1, r3
  40190e:	4808      	ldr	r0, [pc, #32]	; (401930 <USART1_init+0x88>)
  401910:	4b08      	ldr	r3, [pc, #32]	; (401934 <USART1_init+0x8c>)
  401912:	4798      	blx	r3

 }
  401914:	bf00      	nop
  401916:	3718      	adds	r7, #24
  401918:	46bd      	mov	sp, r7
  40191a:	bd80      	pop	{r7, pc}
  40191c:	004011f1 	.word	0x004011f1
  401920:	400e1000 	.word	0x400e1000
  401924:	004002c1 	.word	0x004002c1
  401928:	400e0e00 	.word	0x400e0e00
  40192c:	40088000 	.word	0x40088000
  401930:	40028000 	.word	0x40028000
  401934:	00401585 	.word	0x00401585

00401938 <usart_puts>:
 
 uint32_t usart_puts(uint8_t *pstring){
  401938:	b580      	push	{r7, lr}
  40193a:	b084      	sub	sp, #16
  40193c:	af00      	add	r7, sp, #0
  40193e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0 ;
  401940:	2300      	movs	r3, #0
  401942:	60fb      	str	r3, [r7, #12]

  while(*(pstring + i)){
  401944:	e010      	b.n	401968 <usart_puts+0x30>
    usart_serial_putchar(USART_COM, *(pstring+i++));
  401946:	68fb      	ldr	r3, [r7, #12]
  401948:	1c5a      	adds	r2, r3, #1
  40194a:	60fa      	str	r2, [r7, #12]
  40194c:	687a      	ldr	r2, [r7, #4]
  40194e:	4413      	add	r3, r2
  401950:	781b      	ldrb	r3, [r3, #0]
  401952:	4619      	mov	r1, r3
  401954:	480a      	ldr	r0, [pc, #40]	; (401980 <usart_puts+0x48>)
  401956:	4b0b      	ldr	r3, [pc, #44]	; (401984 <usart_puts+0x4c>)
  401958:	4798      	blx	r3
    while(!uart_is_tx_empty(USART_COM)){};
  40195a:	bf00      	nop
  40195c:	4808      	ldr	r0, [pc, #32]	; (401980 <usart_puts+0x48>)
  40195e:	4b0a      	ldr	r3, [pc, #40]	; (401988 <usart_puts+0x50>)
  401960:	4798      	blx	r3
  401962:	4603      	mov	r3, r0
  401964:	2b00      	cmp	r3, #0
  401966:	d0f9      	beq.n	40195c <usart_puts+0x24>
 }
 
 uint32_t usart_puts(uint8_t *pstring){
  uint32_t i = 0 ;

  while(*(pstring + i)){
  401968:	687a      	ldr	r2, [r7, #4]
  40196a:	68fb      	ldr	r3, [r7, #12]
  40196c:	4413      	add	r3, r2
  40196e:	781b      	ldrb	r3, [r3, #0]
  401970:	2b00      	cmp	r3, #0
  401972:	d1e8      	bne.n	401946 <usart_puts+0xe>
    usart_serial_putchar(USART_COM, *(pstring+i++));
    while(!uart_is_tx_empty(USART_COM)){};
  }
  return(i);
  401974:	68fb      	ldr	r3, [r7, #12]
}
  401976:	4618      	mov	r0, r3
  401978:	3710      	adds	r7, #16
  40197a:	46bd      	mov	sp, r7
  40197c:	bd80      	pop	{r7, pc}
  40197e:	bf00      	nop
  401980:	40028000 	.word	0x40028000
  401984:	00401371 	.word	0x00401371
  401988:	00400b21 	.word	0x00400b21

0040198c <usart_gets>:

uint32_t usart_gets(uint8_t *pstring){
  40198c:	b580      	push	{r7, lr}
  40198e:	b084      	sub	sp, #16
  401990:	af00      	add	r7, sp, #0
  401992:	6078      	str	r0, [r7, #4]
  uint32_t i = 0 ;
  401994:	2300      	movs	r3, #0
  401996:	60fb      	str	r3, [r7, #12]
  usart_serial_getchar(USART_COM, (pstring+i));
  401998:	687a      	ldr	r2, [r7, #4]
  40199a:	68fb      	ldr	r3, [r7, #12]
  40199c:	4413      	add	r3, r2
  40199e:	4619      	mov	r1, r3
  4019a0:	480f      	ldr	r0, [pc, #60]	; (4019e0 <usart_gets+0x54>)
  4019a2:	4b10      	ldr	r3, [pc, #64]	; (4019e4 <usart_gets+0x58>)
  4019a4:	4798      	blx	r3
  while(*(pstring+i) != '\n'){
  4019a6:	e009      	b.n	4019bc <usart_gets+0x30>
    usart_serial_getchar(USART_COM, (pstring+(++i)));
  4019a8:	68fb      	ldr	r3, [r7, #12]
  4019aa:	3301      	adds	r3, #1
  4019ac:	60fb      	str	r3, [r7, #12]
  4019ae:	687a      	ldr	r2, [r7, #4]
  4019b0:	68fb      	ldr	r3, [r7, #12]
  4019b2:	4413      	add	r3, r2
  4019b4:	4619      	mov	r1, r3
  4019b6:	480a      	ldr	r0, [pc, #40]	; (4019e0 <usart_gets+0x54>)
  4019b8:	4b0a      	ldr	r3, [pc, #40]	; (4019e4 <usart_gets+0x58>)
  4019ba:	4798      	blx	r3
}

uint32_t usart_gets(uint8_t *pstring){
  uint32_t i = 0 ;
  usart_serial_getchar(USART_COM, (pstring+i));
  while(*(pstring+i) != '\n'){
  4019bc:	687a      	ldr	r2, [r7, #4]
  4019be:	68fb      	ldr	r3, [r7, #12]
  4019c0:	4413      	add	r3, r2
  4019c2:	781b      	ldrb	r3, [r3, #0]
  4019c4:	2b0a      	cmp	r3, #10
  4019c6:	d1ef      	bne.n	4019a8 <usart_gets+0x1c>
    usart_serial_getchar(USART_COM, (pstring+(++i)));
  }
  *(pstring+i+1)= 0x00;
  4019c8:	68fb      	ldr	r3, [r7, #12]
  4019ca:	3301      	adds	r3, #1
  4019cc:	687a      	ldr	r2, [r7, #4]
  4019ce:	4413      	add	r3, r2
  4019d0:	2200      	movs	r2, #0
  4019d2:	701a      	strb	r2, [r3, #0]
  return(i);
  4019d4:	68fb      	ldr	r3, [r7, #12]

}
  4019d6:	4618      	mov	r0, r3
  4019d8:	3710      	adds	r7, #16
  4019da:	46bd      	mov	sp, r7
  4019dc:	bd80      	pop	{r7, pc}
  4019de:	bf00      	nop
  4019e0:	40028000 	.word	0x40028000
  4019e4:	0040147d 	.word	0x0040147d

004019e8 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4019e8:	b580      	push	{r7, lr}
  4019ea:	af00      	add	r7, sp, #0
	/* Initialize the SAM system */
	//sysclk_init();

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4019ec:	4b10      	ldr	r3, [pc, #64]	; (401a30 <main+0x48>)
  4019ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4019f2:	605a      	str	r2, [r3, #4]

	/* Configura Leds */
    LED_init(0);   
  4019f4:	2000      	movs	r0, #0
  4019f6:	4b0f      	ldr	r3, [pc, #60]	; (401a34 <main+0x4c>)
  4019f8:	4798      	blx	r3
    
    /** Configura timer 0 */
    TC1_init(freq);
  4019fa:	4b0f      	ldr	r3, [pc, #60]	; (401a38 <main+0x50>)
  4019fc:	681b      	ldr	r3, [r3, #0]
  4019fe:	4618      	mov	r0, r3
  401a00:	4b0e      	ldr	r3, [pc, #56]	; (401a3c <main+0x54>)
  401a02:	4798      	blx	r3
    
    /** Configura RTC */
    RTC_init();
  401a04:	4b0e      	ldr	r3, [pc, #56]	; (401a40 <main+0x58>)
  401a06:	4798      	blx	r3
  
	/** Inicializa USART como printf */
	USART1_init();
  401a08:	4b0e      	ldr	r3, [pc, #56]	; (401a44 <main+0x5c>)
  401a0a:	4798      	blx	r3
  
	while (1) {
		
		/* entra em modo sleep */
		pmc_enable_sleepmode(SLEEPMGR_SLEEP_WFI);
  401a0c:	2002      	movs	r0, #2
  401a0e:	4b0e      	ldr	r3, [pc, #56]	; (401a48 <main+0x60>)
  401a10:	4798      	blx	r3
		pmc_enable_sleepmode(SUPC_CR_VROFF);
  401a12:	2004      	movs	r0, #4
  401a14:	4b0c      	ldr	r3, [pc, #48]	; (401a48 <main+0x60>)
  401a16:	4798      	blx	r3
		
		if(usart_transmission) {
  401a18:	4b0c      	ldr	r3, [pc, #48]	; (401a4c <main+0x64>)
  401a1a:	681b      	ldr	r3, [r3, #0]
  401a1c:	2b00      	cmp	r3, #0
  401a1e:	d0f5      	beq.n	401a0c <main+0x24>
			usart_puts(bufferRX);
  401a20:	480b      	ldr	r0, [pc, #44]	; (401a50 <main+0x68>)
  401a22:	4b0c      	ldr	r3, [pc, #48]	; (401a54 <main+0x6c>)
  401a24:	4798      	blx	r3
			usart_transmission = 0;
  401a26:	4b09      	ldr	r3, [pc, #36]	; (401a4c <main+0x64>)
  401a28:	2200      	movs	r2, #0
  401a2a:	601a      	str	r2, [r3, #0]
		}
	}
  401a2c:	e7ee      	b.n	401a0c <main+0x24>
  401a2e:	bf00      	nop
  401a30:	400e1850 	.word	0x400e1850
  401a34:	00401755 	.word	0x00401755
  401a38:	20400004 	.word	0x20400004
  401a3c:	00401789 	.word	0x00401789
  401a40:	00401825 	.word	0x00401825
  401a44:	004018a9 	.word	0x004018a9
  401a48:	00400659 	.word	0x00400659
  401a4c:	204008dc 	.word	0x204008dc
  401a50:	20400920 	.word	0x20400920
  401a54:	00401939 	.word	0x00401939

00401a58 <__libc_init_array>:
  401a58:	b570      	push	{r4, r5, r6, lr}
  401a5a:	4e0f      	ldr	r6, [pc, #60]	; (401a98 <__libc_init_array+0x40>)
  401a5c:	4d0f      	ldr	r5, [pc, #60]	; (401a9c <__libc_init_array+0x44>)
  401a5e:	1b76      	subs	r6, r6, r5
  401a60:	10b6      	asrs	r6, r6, #2
  401a62:	bf18      	it	ne
  401a64:	2400      	movne	r4, #0
  401a66:	d005      	beq.n	401a74 <__libc_init_array+0x1c>
  401a68:	3401      	adds	r4, #1
  401a6a:	f855 3b04 	ldr.w	r3, [r5], #4
  401a6e:	4798      	blx	r3
  401a70:	42a6      	cmp	r6, r4
  401a72:	d1f9      	bne.n	401a68 <__libc_init_array+0x10>
  401a74:	4e0a      	ldr	r6, [pc, #40]	; (401aa0 <__libc_init_array+0x48>)
  401a76:	4d0b      	ldr	r5, [pc, #44]	; (401aa4 <__libc_init_array+0x4c>)
  401a78:	1b76      	subs	r6, r6, r5
  401a7a:	f001 f84f 	bl	402b1c <_init>
  401a7e:	10b6      	asrs	r6, r6, #2
  401a80:	bf18      	it	ne
  401a82:	2400      	movne	r4, #0
  401a84:	d006      	beq.n	401a94 <__libc_init_array+0x3c>
  401a86:	3401      	adds	r4, #1
  401a88:	f855 3b04 	ldr.w	r3, [r5], #4
  401a8c:	4798      	blx	r3
  401a8e:	42a6      	cmp	r6, r4
  401a90:	d1f9      	bne.n	401a86 <__libc_init_array+0x2e>
  401a92:	bd70      	pop	{r4, r5, r6, pc}
  401a94:	bd70      	pop	{r4, r5, r6, pc}
  401a96:	bf00      	nop
  401a98:	00402b28 	.word	0x00402b28
  401a9c:	00402b28 	.word	0x00402b28
  401aa0:	00402b30 	.word	0x00402b30
  401aa4:	00402b28 	.word	0x00402b28

00401aa8 <memset>:
  401aa8:	b470      	push	{r4, r5, r6}
  401aaa:	0784      	lsls	r4, r0, #30
  401aac:	d046      	beq.n	401b3c <memset+0x94>
  401aae:	1e54      	subs	r4, r2, #1
  401ab0:	2a00      	cmp	r2, #0
  401ab2:	d041      	beq.n	401b38 <memset+0x90>
  401ab4:	b2cd      	uxtb	r5, r1
  401ab6:	4603      	mov	r3, r0
  401ab8:	e002      	b.n	401ac0 <memset+0x18>
  401aba:	1e62      	subs	r2, r4, #1
  401abc:	b3e4      	cbz	r4, 401b38 <memset+0x90>
  401abe:	4614      	mov	r4, r2
  401ac0:	f803 5b01 	strb.w	r5, [r3], #1
  401ac4:	079a      	lsls	r2, r3, #30
  401ac6:	d1f8      	bne.n	401aba <memset+0x12>
  401ac8:	2c03      	cmp	r4, #3
  401aca:	d92e      	bls.n	401b2a <memset+0x82>
  401acc:	b2cd      	uxtb	r5, r1
  401ace:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401ad2:	2c0f      	cmp	r4, #15
  401ad4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401ad8:	d919      	bls.n	401b0e <memset+0x66>
  401ada:	f103 0210 	add.w	r2, r3, #16
  401ade:	4626      	mov	r6, r4
  401ae0:	3e10      	subs	r6, #16
  401ae2:	2e0f      	cmp	r6, #15
  401ae4:	f842 5c10 	str.w	r5, [r2, #-16]
  401ae8:	f842 5c0c 	str.w	r5, [r2, #-12]
  401aec:	f842 5c08 	str.w	r5, [r2, #-8]
  401af0:	f842 5c04 	str.w	r5, [r2, #-4]
  401af4:	f102 0210 	add.w	r2, r2, #16
  401af8:	d8f2      	bhi.n	401ae0 <memset+0x38>
  401afa:	f1a4 0210 	sub.w	r2, r4, #16
  401afe:	f022 020f 	bic.w	r2, r2, #15
  401b02:	f004 040f 	and.w	r4, r4, #15
  401b06:	3210      	adds	r2, #16
  401b08:	2c03      	cmp	r4, #3
  401b0a:	4413      	add	r3, r2
  401b0c:	d90d      	bls.n	401b2a <memset+0x82>
  401b0e:	461e      	mov	r6, r3
  401b10:	4622      	mov	r2, r4
  401b12:	3a04      	subs	r2, #4
  401b14:	2a03      	cmp	r2, #3
  401b16:	f846 5b04 	str.w	r5, [r6], #4
  401b1a:	d8fa      	bhi.n	401b12 <memset+0x6a>
  401b1c:	1f22      	subs	r2, r4, #4
  401b1e:	f022 0203 	bic.w	r2, r2, #3
  401b22:	3204      	adds	r2, #4
  401b24:	4413      	add	r3, r2
  401b26:	f004 0403 	and.w	r4, r4, #3
  401b2a:	b12c      	cbz	r4, 401b38 <memset+0x90>
  401b2c:	b2c9      	uxtb	r1, r1
  401b2e:	441c      	add	r4, r3
  401b30:	f803 1b01 	strb.w	r1, [r3], #1
  401b34:	42a3      	cmp	r3, r4
  401b36:	d1fb      	bne.n	401b30 <memset+0x88>
  401b38:	bc70      	pop	{r4, r5, r6}
  401b3a:	4770      	bx	lr
  401b3c:	4614      	mov	r4, r2
  401b3e:	4603      	mov	r3, r0
  401b40:	e7c2      	b.n	401ac8 <memset+0x20>
  401b42:	bf00      	nop

00401b44 <setbuf>:
  401b44:	2900      	cmp	r1, #0
  401b46:	bf0c      	ite	eq
  401b48:	2202      	moveq	r2, #2
  401b4a:	2200      	movne	r2, #0
  401b4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401b50:	f000 b800 	b.w	401b54 <setvbuf>

00401b54 <setvbuf>:
  401b54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401b58:	4c51      	ldr	r4, [pc, #324]	; (401ca0 <setvbuf+0x14c>)
  401b5a:	6825      	ldr	r5, [r4, #0]
  401b5c:	b083      	sub	sp, #12
  401b5e:	4604      	mov	r4, r0
  401b60:	460f      	mov	r7, r1
  401b62:	4690      	mov	r8, r2
  401b64:	461e      	mov	r6, r3
  401b66:	b115      	cbz	r5, 401b6e <setvbuf+0x1a>
  401b68:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401b6a:	2b00      	cmp	r3, #0
  401b6c:	d079      	beq.n	401c62 <setvbuf+0x10e>
  401b6e:	f1b8 0f02 	cmp.w	r8, #2
  401b72:	d004      	beq.n	401b7e <setvbuf+0x2a>
  401b74:	f1b8 0f01 	cmp.w	r8, #1
  401b78:	d87f      	bhi.n	401c7a <setvbuf+0x126>
  401b7a:	2e00      	cmp	r6, #0
  401b7c:	db7d      	blt.n	401c7a <setvbuf+0x126>
  401b7e:	4621      	mov	r1, r4
  401b80:	4628      	mov	r0, r5
  401b82:	f000 f943 	bl	401e0c <_fflush_r>
  401b86:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401b88:	b141      	cbz	r1, 401b9c <setvbuf+0x48>
  401b8a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401b8e:	4299      	cmp	r1, r3
  401b90:	d002      	beq.n	401b98 <setvbuf+0x44>
  401b92:	4628      	mov	r0, r5
  401b94:	f000 fa3a 	bl	40200c <_free_r>
  401b98:	2300      	movs	r3, #0
  401b9a:	6323      	str	r3, [r4, #48]	; 0x30
  401b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401ba0:	2200      	movs	r2, #0
  401ba2:	61a2      	str	r2, [r4, #24]
  401ba4:	6062      	str	r2, [r4, #4]
  401ba6:	061a      	lsls	r2, r3, #24
  401ba8:	d454      	bmi.n	401c54 <setvbuf+0x100>
  401baa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401bae:	f023 0303 	bic.w	r3, r3, #3
  401bb2:	f1b8 0f02 	cmp.w	r8, #2
  401bb6:	81a3      	strh	r3, [r4, #12]
  401bb8:	d039      	beq.n	401c2e <setvbuf+0xda>
  401bba:	ab01      	add	r3, sp, #4
  401bbc:	466a      	mov	r2, sp
  401bbe:	4621      	mov	r1, r4
  401bc0:	4628      	mov	r0, r5
  401bc2:	f000 fb35 	bl	402230 <__swhatbuf_r>
  401bc6:	89a3      	ldrh	r3, [r4, #12]
  401bc8:	4318      	orrs	r0, r3
  401bca:	81a0      	strh	r0, [r4, #12]
  401bcc:	b326      	cbz	r6, 401c18 <setvbuf+0xc4>
  401bce:	b327      	cbz	r7, 401c1a <setvbuf+0xc6>
  401bd0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401bd2:	2b00      	cmp	r3, #0
  401bd4:	d04d      	beq.n	401c72 <setvbuf+0x11e>
  401bd6:	9b00      	ldr	r3, [sp, #0]
  401bd8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  401bdc:	6027      	str	r7, [r4, #0]
  401bde:	429e      	cmp	r6, r3
  401be0:	bf1c      	itt	ne
  401be2:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  401be6:	81a0      	strhne	r0, [r4, #12]
  401be8:	f1b8 0f01 	cmp.w	r8, #1
  401bec:	bf08      	it	eq
  401bee:	f040 0001 	orreq.w	r0, r0, #1
  401bf2:	b283      	uxth	r3, r0
  401bf4:	bf08      	it	eq
  401bf6:	81a0      	strheq	r0, [r4, #12]
  401bf8:	f003 0008 	and.w	r0, r3, #8
  401bfc:	b280      	uxth	r0, r0
  401bfe:	6127      	str	r7, [r4, #16]
  401c00:	6166      	str	r6, [r4, #20]
  401c02:	b318      	cbz	r0, 401c4c <setvbuf+0xf8>
  401c04:	f013 0001 	ands.w	r0, r3, #1
  401c08:	d02f      	beq.n	401c6a <setvbuf+0x116>
  401c0a:	2000      	movs	r0, #0
  401c0c:	4276      	negs	r6, r6
  401c0e:	61a6      	str	r6, [r4, #24]
  401c10:	60a0      	str	r0, [r4, #8]
  401c12:	b003      	add	sp, #12
  401c14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401c18:	9e00      	ldr	r6, [sp, #0]
  401c1a:	4630      	mov	r0, r6
  401c1c:	f000 fb38 	bl	402290 <malloc>
  401c20:	4607      	mov	r7, r0
  401c22:	b368      	cbz	r0, 401c80 <setvbuf+0x12c>
  401c24:	89a3      	ldrh	r3, [r4, #12]
  401c26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401c2a:	81a3      	strh	r3, [r4, #12]
  401c2c:	e7d0      	b.n	401bd0 <setvbuf+0x7c>
  401c2e:	2000      	movs	r0, #0
  401c30:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401c34:	f043 0302 	orr.w	r3, r3, #2
  401c38:	2500      	movs	r5, #0
  401c3a:	2101      	movs	r1, #1
  401c3c:	81a3      	strh	r3, [r4, #12]
  401c3e:	60a5      	str	r5, [r4, #8]
  401c40:	6022      	str	r2, [r4, #0]
  401c42:	6122      	str	r2, [r4, #16]
  401c44:	6161      	str	r1, [r4, #20]
  401c46:	b003      	add	sp, #12
  401c48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401c4c:	60a0      	str	r0, [r4, #8]
  401c4e:	b003      	add	sp, #12
  401c50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401c54:	6921      	ldr	r1, [r4, #16]
  401c56:	4628      	mov	r0, r5
  401c58:	f000 f9d8 	bl	40200c <_free_r>
  401c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c60:	e7a3      	b.n	401baa <setvbuf+0x56>
  401c62:	4628      	mov	r0, r5
  401c64:	f000 f966 	bl	401f34 <__sinit>
  401c68:	e781      	b.n	401b6e <setvbuf+0x1a>
  401c6a:	60a6      	str	r6, [r4, #8]
  401c6c:	b003      	add	sp, #12
  401c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401c72:	4628      	mov	r0, r5
  401c74:	f000 f95e 	bl	401f34 <__sinit>
  401c78:	e7ad      	b.n	401bd6 <setvbuf+0x82>
  401c7a:	f04f 30ff 	mov.w	r0, #4294967295
  401c7e:	e7e2      	b.n	401c46 <setvbuf+0xf2>
  401c80:	f8dd 9000 	ldr.w	r9, [sp]
  401c84:	45b1      	cmp	r9, r6
  401c86:	d006      	beq.n	401c96 <setvbuf+0x142>
  401c88:	4648      	mov	r0, r9
  401c8a:	f000 fb01 	bl	402290 <malloc>
  401c8e:	4607      	mov	r7, r0
  401c90:	b108      	cbz	r0, 401c96 <setvbuf+0x142>
  401c92:	464e      	mov	r6, r9
  401c94:	e7c6      	b.n	401c24 <setvbuf+0xd0>
  401c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c9a:	f04f 30ff 	mov.w	r0, #4294967295
  401c9e:	e7c7      	b.n	401c30 <setvbuf+0xdc>
  401ca0:	20400430 	.word	0x20400430

00401ca4 <register_fini>:
  401ca4:	4b02      	ldr	r3, [pc, #8]	; (401cb0 <register_fini+0xc>)
  401ca6:	b113      	cbz	r3, 401cae <register_fini+0xa>
  401ca8:	4802      	ldr	r0, [pc, #8]	; (401cb4 <register_fini+0x10>)
  401caa:	f000 b805 	b.w	401cb8 <atexit>
  401cae:	4770      	bx	lr
  401cb0:	00000000 	.word	0x00000000
  401cb4:	00401f49 	.word	0x00401f49

00401cb8 <atexit>:
  401cb8:	2300      	movs	r3, #0
  401cba:	4601      	mov	r1, r0
  401cbc:	461a      	mov	r2, r3
  401cbe:	4618      	mov	r0, r3
  401cc0:	f000 be16 	b.w	4028f0 <__register_exitproc>

00401cc4 <__sflush_r>:
  401cc4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  401cc8:	b29a      	uxth	r2, r3
  401cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401cce:	460d      	mov	r5, r1
  401cd0:	0711      	lsls	r1, r2, #28
  401cd2:	4680      	mov	r8, r0
  401cd4:	d43c      	bmi.n	401d50 <__sflush_r+0x8c>
  401cd6:	686a      	ldr	r2, [r5, #4]
  401cd8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401cdc:	2a00      	cmp	r2, #0
  401cde:	81ab      	strh	r3, [r5, #12]
  401ce0:	dd73      	ble.n	401dca <__sflush_r+0x106>
  401ce2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401ce4:	2c00      	cmp	r4, #0
  401ce6:	d04b      	beq.n	401d80 <__sflush_r+0xbc>
  401ce8:	b29b      	uxth	r3, r3
  401cea:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  401cee:	2100      	movs	r1, #0
  401cf0:	b292      	uxth	r2, r2
  401cf2:	f8d8 6000 	ldr.w	r6, [r8]
  401cf6:	f8c8 1000 	str.w	r1, [r8]
  401cfa:	2a00      	cmp	r2, #0
  401cfc:	d069      	beq.n	401dd2 <__sflush_r+0x10e>
  401cfe:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401d00:	075f      	lsls	r7, r3, #29
  401d02:	d505      	bpl.n	401d10 <__sflush_r+0x4c>
  401d04:	6869      	ldr	r1, [r5, #4]
  401d06:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  401d08:	1a52      	subs	r2, r2, r1
  401d0a:	b10b      	cbz	r3, 401d10 <__sflush_r+0x4c>
  401d0c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401d0e:	1ad2      	subs	r2, r2, r3
  401d10:	2300      	movs	r3, #0
  401d12:	69e9      	ldr	r1, [r5, #28]
  401d14:	4640      	mov	r0, r8
  401d16:	47a0      	blx	r4
  401d18:	1c44      	adds	r4, r0, #1
  401d1a:	d03c      	beq.n	401d96 <__sflush_r+0xd2>
  401d1c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  401d20:	692a      	ldr	r2, [r5, #16]
  401d22:	602a      	str	r2, [r5, #0]
  401d24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401d28:	2200      	movs	r2, #0
  401d2a:	81ab      	strh	r3, [r5, #12]
  401d2c:	04db      	lsls	r3, r3, #19
  401d2e:	606a      	str	r2, [r5, #4]
  401d30:	d449      	bmi.n	401dc6 <__sflush_r+0x102>
  401d32:	6b29      	ldr	r1, [r5, #48]	; 0x30
  401d34:	f8c8 6000 	str.w	r6, [r8]
  401d38:	b311      	cbz	r1, 401d80 <__sflush_r+0xbc>
  401d3a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  401d3e:	4299      	cmp	r1, r3
  401d40:	d002      	beq.n	401d48 <__sflush_r+0x84>
  401d42:	4640      	mov	r0, r8
  401d44:	f000 f962 	bl	40200c <_free_r>
  401d48:	2000      	movs	r0, #0
  401d4a:	6328      	str	r0, [r5, #48]	; 0x30
  401d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d50:	692e      	ldr	r6, [r5, #16]
  401d52:	b1ae      	cbz	r6, 401d80 <__sflush_r+0xbc>
  401d54:	682c      	ldr	r4, [r5, #0]
  401d56:	602e      	str	r6, [r5, #0]
  401d58:	0790      	lsls	r0, r2, #30
  401d5a:	bf0c      	ite	eq
  401d5c:	696b      	ldreq	r3, [r5, #20]
  401d5e:	2300      	movne	r3, #0
  401d60:	1ba4      	subs	r4, r4, r6
  401d62:	60ab      	str	r3, [r5, #8]
  401d64:	e00a      	b.n	401d7c <__sflush_r+0xb8>
  401d66:	4623      	mov	r3, r4
  401d68:	4632      	mov	r2, r6
  401d6a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  401d6c:	69e9      	ldr	r1, [r5, #28]
  401d6e:	4640      	mov	r0, r8
  401d70:	47b8      	blx	r7
  401d72:	2800      	cmp	r0, #0
  401d74:	eba4 0400 	sub.w	r4, r4, r0
  401d78:	4406      	add	r6, r0
  401d7a:	dd04      	ble.n	401d86 <__sflush_r+0xc2>
  401d7c:	2c00      	cmp	r4, #0
  401d7e:	dcf2      	bgt.n	401d66 <__sflush_r+0xa2>
  401d80:	2000      	movs	r0, #0
  401d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d86:	89ab      	ldrh	r3, [r5, #12]
  401d88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401d8c:	81ab      	strh	r3, [r5, #12]
  401d8e:	f04f 30ff 	mov.w	r0, #4294967295
  401d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d96:	f8d8 2000 	ldr.w	r2, [r8]
  401d9a:	2a1d      	cmp	r2, #29
  401d9c:	d8f3      	bhi.n	401d86 <__sflush_r+0xc2>
  401d9e:	4b1a      	ldr	r3, [pc, #104]	; (401e08 <__sflush_r+0x144>)
  401da0:	40d3      	lsrs	r3, r2
  401da2:	f003 0301 	and.w	r3, r3, #1
  401da6:	f083 0401 	eor.w	r4, r3, #1
  401daa:	2b00      	cmp	r3, #0
  401dac:	d0eb      	beq.n	401d86 <__sflush_r+0xc2>
  401dae:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  401db2:	6929      	ldr	r1, [r5, #16]
  401db4:	6029      	str	r1, [r5, #0]
  401db6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401dba:	04d9      	lsls	r1, r3, #19
  401dbc:	606c      	str	r4, [r5, #4]
  401dbe:	81ab      	strh	r3, [r5, #12]
  401dc0:	d5b7      	bpl.n	401d32 <__sflush_r+0x6e>
  401dc2:	2a00      	cmp	r2, #0
  401dc4:	d1b5      	bne.n	401d32 <__sflush_r+0x6e>
  401dc6:	6528      	str	r0, [r5, #80]	; 0x50
  401dc8:	e7b3      	b.n	401d32 <__sflush_r+0x6e>
  401dca:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401dcc:	2a00      	cmp	r2, #0
  401dce:	dc88      	bgt.n	401ce2 <__sflush_r+0x1e>
  401dd0:	e7d6      	b.n	401d80 <__sflush_r+0xbc>
  401dd2:	2301      	movs	r3, #1
  401dd4:	69e9      	ldr	r1, [r5, #28]
  401dd6:	4640      	mov	r0, r8
  401dd8:	47a0      	blx	r4
  401dda:	1c43      	adds	r3, r0, #1
  401ddc:	4602      	mov	r2, r0
  401dde:	d002      	beq.n	401de6 <__sflush_r+0x122>
  401de0:	89ab      	ldrh	r3, [r5, #12]
  401de2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401de4:	e78c      	b.n	401d00 <__sflush_r+0x3c>
  401de6:	f8d8 3000 	ldr.w	r3, [r8]
  401dea:	2b00      	cmp	r3, #0
  401dec:	d0f8      	beq.n	401de0 <__sflush_r+0x11c>
  401dee:	2b1d      	cmp	r3, #29
  401df0:	d001      	beq.n	401df6 <__sflush_r+0x132>
  401df2:	2b16      	cmp	r3, #22
  401df4:	d102      	bne.n	401dfc <__sflush_r+0x138>
  401df6:	f8c8 6000 	str.w	r6, [r8]
  401dfa:	e7c1      	b.n	401d80 <__sflush_r+0xbc>
  401dfc:	89ab      	ldrh	r3, [r5, #12]
  401dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401e02:	81ab      	strh	r3, [r5, #12]
  401e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e08:	20400001 	.word	0x20400001

00401e0c <_fflush_r>:
  401e0c:	b510      	push	{r4, lr}
  401e0e:	4604      	mov	r4, r0
  401e10:	b082      	sub	sp, #8
  401e12:	b108      	cbz	r0, 401e18 <_fflush_r+0xc>
  401e14:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401e16:	b153      	cbz	r3, 401e2e <_fflush_r+0x22>
  401e18:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  401e1c:	b908      	cbnz	r0, 401e22 <_fflush_r+0x16>
  401e1e:	b002      	add	sp, #8
  401e20:	bd10      	pop	{r4, pc}
  401e22:	4620      	mov	r0, r4
  401e24:	b002      	add	sp, #8
  401e26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401e2a:	f7ff bf4b 	b.w	401cc4 <__sflush_r>
  401e2e:	9101      	str	r1, [sp, #4]
  401e30:	f000 f880 	bl	401f34 <__sinit>
  401e34:	9901      	ldr	r1, [sp, #4]
  401e36:	e7ef      	b.n	401e18 <_fflush_r+0xc>

00401e38 <_cleanup_r>:
  401e38:	4901      	ldr	r1, [pc, #4]	; (401e40 <_cleanup_r+0x8>)
  401e3a:	f000 b9cf 	b.w	4021dc <_fwalk_reent>
  401e3e:	bf00      	nop
  401e40:	004029b9 	.word	0x004029b9

00401e44 <__sinit.part.1>:
  401e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e48:	4b35      	ldr	r3, [pc, #212]	; (401f20 <__sinit.part.1+0xdc>)
  401e4a:	6845      	ldr	r5, [r0, #4]
  401e4c:	63c3      	str	r3, [r0, #60]	; 0x3c
  401e4e:	2400      	movs	r4, #0
  401e50:	4607      	mov	r7, r0
  401e52:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  401e56:	2304      	movs	r3, #4
  401e58:	2103      	movs	r1, #3
  401e5a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  401e5e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  401e62:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  401e66:	b083      	sub	sp, #12
  401e68:	602c      	str	r4, [r5, #0]
  401e6a:	606c      	str	r4, [r5, #4]
  401e6c:	60ac      	str	r4, [r5, #8]
  401e6e:	666c      	str	r4, [r5, #100]	; 0x64
  401e70:	81ec      	strh	r4, [r5, #14]
  401e72:	612c      	str	r4, [r5, #16]
  401e74:	616c      	str	r4, [r5, #20]
  401e76:	61ac      	str	r4, [r5, #24]
  401e78:	81ab      	strh	r3, [r5, #12]
  401e7a:	4621      	mov	r1, r4
  401e7c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  401e80:	2208      	movs	r2, #8
  401e82:	f7ff fe11 	bl	401aa8 <memset>
  401e86:	68be      	ldr	r6, [r7, #8]
  401e88:	f8df b098 	ldr.w	fp, [pc, #152]	; 401f24 <__sinit.part.1+0xe0>
  401e8c:	f8df a098 	ldr.w	sl, [pc, #152]	; 401f28 <__sinit.part.1+0xe4>
  401e90:	f8df 9098 	ldr.w	r9, [pc, #152]	; 401f2c <__sinit.part.1+0xe8>
  401e94:	f8df 8098 	ldr.w	r8, [pc, #152]	; 401f30 <__sinit.part.1+0xec>
  401e98:	f8c5 b020 	str.w	fp, [r5, #32]
  401e9c:	2301      	movs	r3, #1
  401e9e:	2209      	movs	r2, #9
  401ea0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  401ea4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  401ea8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  401eac:	61ed      	str	r5, [r5, #28]
  401eae:	4621      	mov	r1, r4
  401eb0:	81f3      	strh	r3, [r6, #14]
  401eb2:	81b2      	strh	r2, [r6, #12]
  401eb4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  401eb8:	6034      	str	r4, [r6, #0]
  401eba:	6074      	str	r4, [r6, #4]
  401ebc:	60b4      	str	r4, [r6, #8]
  401ebe:	6674      	str	r4, [r6, #100]	; 0x64
  401ec0:	6134      	str	r4, [r6, #16]
  401ec2:	6174      	str	r4, [r6, #20]
  401ec4:	61b4      	str	r4, [r6, #24]
  401ec6:	2208      	movs	r2, #8
  401ec8:	9301      	str	r3, [sp, #4]
  401eca:	f7ff fded 	bl	401aa8 <memset>
  401ece:	68fd      	ldr	r5, [r7, #12]
  401ed0:	61f6      	str	r6, [r6, #28]
  401ed2:	2012      	movs	r0, #18
  401ed4:	2202      	movs	r2, #2
  401ed6:	f8c6 b020 	str.w	fp, [r6, #32]
  401eda:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  401ede:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  401ee2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  401ee6:	4621      	mov	r1, r4
  401ee8:	81a8      	strh	r0, [r5, #12]
  401eea:	81ea      	strh	r2, [r5, #14]
  401eec:	602c      	str	r4, [r5, #0]
  401eee:	606c      	str	r4, [r5, #4]
  401ef0:	60ac      	str	r4, [r5, #8]
  401ef2:	666c      	str	r4, [r5, #100]	; 0x64
  401ef4:	612c      	str	r4, [r5, #16]
  401ef6:	616c      	str	r4, [r5, #20]
  401ef8:	61ac      	str	r4, [r5, #24]
  401efa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  401efe:	2208      	movs	r2, #8
  401f00:	f7ff fdd2 	bl	401aa8 <memset>
  401f04:	9b01      	ldr	r3, [sp, #4]
  401f06:	61ed      	str	r5, [r5, #28]
  401f08:	f8c5 b020 	str.w	fp, [r5, #32]
  401f0c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  401f10:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  401f14:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  401f18:	63bb      	str	r3, [r7, #56]	; 0x38
  401f1a:	b003      	add	sp, #12
  401f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f20:	00401e39 	.word	0x00401e39
  401f24:	0040283d 	.word	0x0040283d
  401f28:	00402861 	.word	0x00402861
  401f2c:	0040289d 	.word	0x0040289d
  401f30:	004028bd 	.word	0x004028bd

00401f34 <__sinit>:
  401f34:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401f36:	b103      	cbz	r3, 401f3a <__sinit+0x6>
  401f38:	4770      	bx	lr
  401f3a:	f7ff bf83 	b.w	401e44 <__sinit.part.1>
  401f3e:	bf00      	nop

00401f40 <__sfp_lock_acquire>:
  401f40:	4770      	bx	lr
  401f42:	bf00      	nop

00401f44 <__sfp_lock_release>:
  401f44:	4770      	bx	lr
  401f46:	bf00      	nop

00401f48 <__libc_fini_array>:
  401f48:	b538      	push	{r3, r4, r5, lr}
  401f4a:	4d07      	ldr	r5, [pc, #28]	; (401f68 <__libc_fini_array+0x20>)
  401f4c:	4c07      	ldr	r4, [pc, #28]	; (401f6c <__libc_fini_array+0x24>)
  401f4e:	1b2c      	subs	r4, r5, r4
  401f50:	10a4      	asrs	r4, r4, #2
  401f52:	d005      	beq.n	401f60 <__libc_fini_array+0x18>
  401f54:	3c01      	subs	r4, #1
  401f56:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  401f5a:	4798      	blx	r3
  401f5c:	2c00      	cmp	r4, #0
  401f5e:	d1f9      	bne.n	401f54 <__libc_fini_array+0xc>
  401f60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401f64:	f000 bde4 	b.w	402b30 <_fini>
  401f68:	00402b40 	.word	0x00402b40
  401f6c:	00402b3c 	.word	0x00402b3c

00401f70 <_malloc_trim_r>:
  401f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401f72:	4f23      	ldr	r7, [pc, #140]	; (402000 <_malloc_trim_r+0x90>)
  401f74:	460c      	mov	r4, r1
  401f76:	4606      	mov	r6, r0
  401f78:	f000 fc4a 	bl	402810 <__malloc_lock>
  401f7c:	68bb      	ldr	r3, [r7, #8]
  401f7e:	685d      	ldr	r5, [r3, #4]
  401f80:	f025 0503 	bic.w	r5, r5, #3
  401f84:	1b29      	subs	r1, r5, r4
  401f86:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  401f8a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  401f8e:	f021 010f 	bic.w	r1, r1, #15
  401f92:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  401f96:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401f9a:	db07      	blt.n	401fac <_malloc_trim_r+0x3c>
  401f9c:	2100      	movs	r1, #0
  401f9e:	4630      	mov	r0, r6
  401fa0:	f000 fc3a 	bl	402818 <_sbrk_r>
  401fa4:	68bb      	ldr	r3, [r7, #8]
  401fa6:	442b      	add	r3, r5
  401fa8:	4298      	cmp	r0, r3
  401faa:	d004      	beq.n	401fb6 <_malloc_trim_r+0x46>
  401fac:	4630      	mov	r0, r6
  401fae:	f000 fc31 	bl	402814 <__malloc_unlock>
  401fb2:	2000      	movs	r0, #0
  401fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401fb6:	4261      	negs	r1, r4
  401fb8:	4630      	mov	r0, r6
  401fba:	f000 fc2d 	bl	402818 <_sbrk_r>
  401fbe:	3001      	adds	r0, #1
  401fc0:	d00d      	beq.n	401fde <_malloc_trim_r+0x6e>
  401fc2:	4b10      	ldr	r3, [pc, #64]	; (402004 <_malloc_trim_r+0x94>)
  401fc4:	68ba      	ldr	r2, [r7, #8]
  401fc6:	6819      	ldr	r1, [r3, #0]
  401fc8:	1b2d      	subs	r5, r5, r4
  401fca:	f045 0501 	orr.w	r5, r5, #1
  401fce:	4630      	mov	r0, r6
  401fd0:	1b09      	subs	r1, r1, r4
  401fd2:	6055      	str	r5, [r2, #4]
  401fd4:	6019      	str	r1, [r3, #0]
  401fd6:	f000 fc1d 	bl	402814 <__malloc_unlock>
  401fda:	2001      	movs	r0, #1
  401fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401fde:	2100      	movs	r1, #0
  401fe0:	4630      	mov	r0, r6
  401fe2:	f000 fc19 	bl	402818 <_sbrk_r>
  401fe6:	68ba      	ldr	r2, [r7, #8]
  401fe8:	1a83      	subs	r3, r0, r2
  401fea:	2b0f      	cmp	r3, #15
  401fec:	ddde      	ble.n	401fac <_malloc_trim_r+0x3c>
  401fee:	4c06      	ldr	r4, [pc, #24]	; (402008 <_malloc_trim_r+0x98>)
  401ff0:	4904      	ldr	r1, [pc, #16]	; (402004 <_malloc_trim_r+0x94>)
  401ff2:	6824      	ldr	r4, [r4, #0]
  401ff4:	f043 0301 	orr.w	r3, r3, #1
  401ff8:	1b00      	subs	r0, r0, r4
  401ffa:	6053      	str	r3, [r2, #4]
  401ffc:	6008      	str	r0, [r1, #0]
  401ffe:	e7d5      	b.n	401fac <_malloc_trim_r+0x3c>
  402000:	20400434 	.word	0x20400434
  402004:	204008ec 	.word	0x204008ec
  402008:	20400840 	.word	0x20400840

0040200c <_free_r>:
  40200c:	2900      	cmp	r1, #0
  40200e:	d045      	beq.n	40209c <_free_r+0x90>
  402010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402014:	460d      	mov	r5, r1
  402016:	4680      	mov	r8, r0
  402018:	f000 fbfa 	bl	402810 <__malloc_lock>
  40201c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402020:	496a      	ldr	r1, [pc, #424]	; (4021cc <_free_r+0x1c0>)
  402022:	f027 0301 	bic.w	r3, r7, #1
  402026:	f1a5 0408 	sub.w	r4, r5, #8
  40202a:	18e2      	adds	r2, r4, r3
  40202c:	688e      	ldr	r6, [r1, #8]
  40202e:	6850      	ldr	r0, [r2, #4]
  402030:	42b2      	cmp	r2, r6
  402032:	f020 0003 	bic.w	r0, r0, #3
  402036:	d062      	beq.n	4020fe <_free_r+0xf2>
  402038:	07fe      	lsls	r6, r7, #31
  40203a:	6050      	str	r0, [r2, #4]
  40203c:	d40b      	bmi.n	402056 <_free_r+0x4a>
  40203e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402042:	1be4      	subs	r4, r4, r7
  402044:	f101 0e08 	add.w	lr, r1, #8
  402048:	68a5      	ldr	r5, [r4, #8]
  40204a:	4575      	cmp	r5, lr
  40204c:	443b      	add	r3, r7
  40204e:	d06f      	beq.n	402130 <_free_r+0x124>
  402050:	68e7      	ldr	r7, [r4, #12]
  402052:	60ef      	str	r7, [r5, #12]
  402054:	60bd      	str	r5, [r7, #8]
  402056:	1815      	adds	r5, r2, r0
  402058:	686d      	ldr	r5, [r5, #4]
  40205a:	07ed      	lsls	r5, r5, #31
  40205c:	d542      	bpl.n	4020e4 <_free_r+0xd8>
  40205e:	f043 0201 	orr.w	r2, r3, #1
  402062:	6062      	str	r2, [r4, #4]
  402064:	50e3      	str	r3, [r4, r3]
  402066:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40206a:	d218      	bcs.n	40209e <_free_r+0x92>
  40206c:	08db      	lsrs	r3, r3, #3
  40206e:	1c5a      	adds	r2, r3, #1
  402070:	684d      	ldr	r5, [r1, #4]
  402072:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  402076:	60a7      	str	r7, [r4, #8]
  402078:	2001      	movs	r0, #1
  40207a:	109b      	asrs	r3, r3, #2
  40207c:	fa00 f303 	lsl.w	r3, r0, r3
  402080:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402084:	431d      	orrs	r5, r3
  402086:	3808      	subs	r0, #8
  402088:	60e0      	str	r0, [r4, #12]
  40208a:	604d      	str	r5, [r1, #4]
  40208c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  402090:	60fc      	str	r4, [r7, #12]
  402092:	4640      	mov	r0, r8
  402094:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402098:	f000 bbbc 	b.w	402814 <__malloc_unlock>
  40209c:	4770      	bx	lr
  40209e:	0a5a      	lsrs	r2, r3, #9
  4020a0:	2a04      	cmp	r2, #4
  4020a2:	d853      	bhi.n	40214c <_free_r+0x140>
  4020a4:	099a      	lsrs	r2, r3, #6
  4020a6:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4020aa:	007f      	lsls	r7, r7, #1
  4020ac:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4020b0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  4020b4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  4020b8:	4944      	ldr	r1, [pc, #272]	; (4021cc <_free_r+0x1c0>)
  4020ba:	3808      	subs	r0, #8
  4020bc:	4290      	cmp	r0, r2
  4020be:	d04d      	beq.n	40215c <_free_r+0x150>
  4020c0:	6851      	ldr	r1, [r2, #4]
  4020c2:	f021 0103 	bic.w	r1, r1, #3
  4020c6:	428b      	cmp	r3, r1
  4020c8:	d202      	bcs.n	4020d0 <_free_r+0xc4>
  4020ca:	6892      	ldr	r2, [r2, #8]
  4020cc:	4290      	cmp	r0, r2
  4020ce:	d1f7      	bne.n	4020c0 <_free_r+0xb4>
  4020d0:	68d0      	ldr	r0, [r2, #12]
  4020d2:	60e0      	str	r0, [r4, #12]
  4020d4:	60a2      	str	r2, [r4, #8]
  4020d6:	6084      	str	r4, [r0, #8]
  4020d8:	60d4      	str	r4, [r2, #12]
  4020da:	4640      	mov	r0, r8
  4020dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4020e0:	f000 bb98 	b.w	402814 <__malloc_unlock>
  4020e4:	6895      	ldr	r5, [r2, #8]
  4020e6:	4f3a      	ldr	r7, [pc, #232]	; (4021d0 <_free_r+0x1c4>)
  4020e8:	42bd      	cmp	r5, r7
  4020ea:	4403      	add	r3, r0
  4020ec:	d03f      	beq.n	40216e <_free_r+0x162>
  4020ee:	68d0      	ldr	r0, [r2, #12]
  4020f0:	60e8      	str	r0, [r5, #12]
  4020f2:	f043 0201 	orr.w	r2, r3, #1
  4020f6:	6085      	str	r5, [r0, #8]
  4020f8:	6062      	str	r2, [r4, #4]
  4020fa:	50e3      	str	r3, [r4, r3]
  4020fc:	e7b3      	b.n	402066 <_free_r+0x5a>
  4020fe:	07ff      	lsls	r7, r7, #31
  402100:	4403      	add	r3, r0
  402102:	d407      	bmi.n	402114 <_free_r+0x108>
  402104:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402108:	1aa4      	subs	r4, r4, r2
  40210a:	4413      	add	r3, r2
  40210c:	68a0      	ldr	r0, [r4, #8]
  40210e:	68e2      	ldr	r2, [r4, #12]
  402110:	60c2      	str	r2, [r0, #12]
  402112:	6090      	str	r0, [r2, #8]
  402114:	4a2f      	ldr	r2, [pc, #188]	; (4021d4 <_free_r+0x1c8>)
  402116:	6812      	ldr	r2, [r2, #0]
  402118:	f043 0001 	orr.w	r0, r3, #1
  40211c:	4293      	cmp	r3, r2
  40211e:	6060      	str	r0, [r4, #4]
  402120:	608c      	str	r4, [r1, #8]
  402122:	d3b6      	bcc.n	402092 <_free_r+0x86>
  402124:	4b2c      	ldr	r3, [pc, #176]	; (4021d8 <_free_r+0x1cc>)
  402126:	4640      	mov	r0, r8
  402128:	6819      	ldr	r1, [r3, #0]
  40212a:	f7ff ff21 	bl	401f70 <_malloc_trim_r>
  40212e:	e7b0      	b.n	402092 <_free_r+0x86>
  402130:	1811      	adds	r1, r2, r0
  402132:	6849      	ldr	r1, [r1, #4]
  402134:	07c9      	lsls	r1, r1, #31
  402136:	d444      	bmi.n	4021c2 <_free_r+0x1b6>
  402138:	6891      	ldr	r1, [r2, #8]
  40213a:	68d2      	ldr	r2, [r2, #12]
  40213c:	60ca      	str	r2, [r1, #12]
  40213e:	4403      	add	r3, r0
  402140:	f043 0001 	orr.w	r0, r3, #1
  402144:	6091      	str	r1, [r2, #8]
  402146:	6060      	str	r0, [r4, #4]
  402148:	50e3      	str	r3, [r4, r3]
  40214a:	e7a2      	b.n	402092 <_free_r+0x86>
  40214c:	2a14      	cmp	r2, #20
  40214e:	d817      	bhi.n	402180 <_free_r+0x174>
  402150:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402154:	007f      	lsls	r7, r7, #1
  402156:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40215a:	e7a9      	b.n	4020b0 <_free_r+0xa4>
  40215c:	10aa      	asrs	r2, r5, #2
  40215e:	684b      	ldr	r3, [r1, #4]
  402160:	2501      	movs	r5, #1
  402162:	fa05 f202 	lsl.w	r2, r5, r2
  402166:	4313      	orrs	r3, r2
  402168:	604b      	str	r3, [r1, #4]
  40216a:	4602      	mov	r2, r0
  40216c:	e7b1      	b.n	4020d2 <_free_r+0xc6>
  40216e:	f043 0201 	orr.w	r2, r3, #1
  402172:	614c      	str	r4, [r1, #20]
  402174:	610c      	str	r4, [r1, #16]
  402176:	60e5      	str	r5, [r4, #12]
  402178:	60a5      	str	r5, [r4, #8]
  40217a:	6062      	str	r2, [r4, #4]
  40217c:	50e3      	str	r3, [r4, r3]
  40217e:	e788      	b.n	402092 <_free_r+0x86>
  402180:	2a54      	cmp	r2, #84	; 0x54
  402182:	d806      	bhi.n	402192 <_free_r+0x186>
  402184:	0b1a      	lsrs	r2, r3, #12
  402186:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40218a:	007f      	lsls	r7, r7, #1
  40218c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402190:	e78e      	b.n	4020b0 <_free_r+0xa4>
  402192:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402196:	d806      	bhi.n	4021a6 <_free_r+0x19a>
  402198:	0bda      	lsrs	r2, r3, #15
  40219a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40219e:	007f      	lsls	r7, r7, #1
  4021a0:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4021a4:	e784      	b.n	4020b0 <_free_r+0xa4>
  4021a6:	f240 5054 	movw	r0, #1364	; 0x554
  4021aa:	4282      	cmp	r2, r0
  4021ac:	d806      	bhi.n	4021bc <_free_r+0x1b0>
  4021ae:	0c9a      	lsrs	r2, r3, #18
  4021b0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4021b4:	007f      	lsls	r7, r7, #1
  4021b6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4021ba:	e779      	b.n	4020b0 <_free_r+0xa4>
  4021bc:	27fe      	movs	r7, #254	; 0xfe
  4021be:	257e      	movs	r5, #126	; 0x7e
  4021c0:	e776      	b.n	4020b0 <_free_r+0xa4>
  4021c2:	f043 0201 	orr.w	r2, r3, #1
  4021c6:	6062      	str	r2, [r4, #4]
  4021c8:	50e3      	str	r3, [r4, r3]
  4021ca:	e762      	b.n	402092 <_free_r+0x86>
  4021cc:	20400434 	.word	0x20400434
  4021d0:	2040043c 	.word	0x2040043c
  4021d4:	2040083c 	.word	0x2040083c
  4021d8:	204008e8 	.word	0x204008e8

004021dc <_fwalk_reent>:
  4021dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4021e0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4021e4:	d01f      	beq.n	402226 <_fwalk_reent+0x4a>
  4021e6:	4688      	mov	r8, r1
  4021e8:	4606      	mov	r6, r0
  4021ea:	f04f 0900 	mov.w	r9, #0
  4021ee:	687d      	ldr	r5, [r7, #4]
  4021f0:	68bc      	ldr	r4, [r7, #8]
  4021f2:	3d01      	subs	r5, #1
  4021f4:	d411      	bmi.n	40221a <_fwalk_reent+0x3e>
  4021f6:	89a3      	ldrh	r3, [r4, #12]
  4021f8:	2b01      	cmp	r3, #1
  4021fa:	f105 35ff 	add.w	r5, r5, #4294967295
  4021fe:	d908      	bls.n	402212 <_fwalk_reent+0x36>
  402200:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402204:	3301      	adds	r3, #1
  402206:	4621      	mov	r1, r4
  402208:	4630      	mov	r0, r6
  40220a:	d002      	beq.n	402212 <_fwalk_reent+0x36>
  40220c:	47c0      	blx	r8
  40220e:	ea49 0900 	orr.w	r9, r9, r0
  402212:	1c6b      	adds	r3, r5, #1
  402214:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402218:	d1ed      	bne.n	4021f6 <_fwalk_reent+0x1a>
  40221a:	683f      	ldr	r7, [r7, #0]
  40221c:	2f00      	cmp	r7, #0
  40221e:	d1e6      	bne.n	4021ee <_fwalk_reent+0x12>
  402220:	4648      	mov	r0, r9
  402222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402226:	46b9      	mov	r9, r7
  402228:	4648      	mov	r0, r9
  40222a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40222e:	bf00      	nop

00402230 <__swhatbuf_r>:
  402230:	b570      	push	{r4, r5, r6, lr}
  402232:	460d      	mov	r5, r1
  402234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402238:	2900      	cmp	r1, #0
  40223a:	b090      	sub	sp, #64	; 0x40
  40223c:	4614      	mov	r4, r2
  40223e:	461e      	mov	r6, r3
  402240:	db14      	blt.n	40226c <__swhatbuf_r+0x3c>
  402242:	aa01      	add	r2, sp, #4
  402244:	f000 fbfa 	bl	402a3c <_fstat_r>
  402248:	2800      	cmp	r0, #0
  40224a:	db0f      	blt.n	40226c <__swhatbuf_r+0x3c>
  40224c:	9a02      	ldr	r2, [sp, #8]
  40224e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402252:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402256:	fab2 f282 	clz	r2, r2
  40225a:	0952      	lsrs	r2, r2, #5
  40225c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402260:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402264:	6032      	str	r2, [r6, #0]
  402266:	6023      	str	r3, [r4, #0]
  402268:	b010      	add	sp, #64	; 0x40
  40226a:	bd70      	pop	{r4, r5, r6, pc}
  40226c:	89a8      	ldrh	r0, [r5, #12]
  40226e:	f000 0080 	and.w	r0, r0, #128	; 0x80
  402272:	b282      	uxth	r2, r0
  402274:	2000      	movs	r0, #0
  402276:	6030      	str	r0, [r6, #0]
  402278:	b11a      	cbz	r2, 402282 <__swhatbuf_r+0x52>
  40227a:	2340      	movs	r3, #64	; 0x40
  40227c:	6023      	str	r3, [r4, #0]
  40227e:	b010      	add	sp, #64	; 0x40
  402280:	bd70      	pop	{r4, r5, r6, pc}
  402282:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402286:	4610      	mov	r0, r2
  402288:	6023      	str	r3, [r4, #0]
  40228a:	b010      	add	sp, #64	; 0x40
  40228c:	bd70      	pop	{r4, r5, r6, pc}
  40228e:	bf00      	nop

00402290 <malloc>:
  402290:	4b02      	ldr	r3, [pc, #8]	; (40229c <malloc+0xc>)
  402292:	4601      	mov	r1, r0
  402294:	6818      	ldr	r0, [r3, #0]
  402296:	f000 b803 	b.w	4022a0 <_malloc_r>
  40229a:	bf00      	nop
  40229c:	20400430 	.word	0x20400430

004022a0 <_malloc_r>:
  4022a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022a4:	f101 050b 	add.w	r5, r1, #11
  4022a8:	2d16      	cmp	r5, #22
  4022aa:	b083      	sub	sp, #12
  4022ac:	4606      	mov	r6, r0
  4022ae:	f240 809f 	bls.w	4023f0 <_malloc_r+0x150>
  4022b2:	f035 0507 	bics.w	r5, r5, #7
  4022b6:	f100 80bf 	bmi.w	402438 <_malloc_r+0x198>
  4022ba:	42a9      	cmp	r1, r5
  4022bc:	f200 80bc 	bhi.w	402438 <_malloc_r+0x198>
  4022c0:	f000 faa6 	bl	402810 <__malloc_lock>
  4022c4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4022c8:	f0c0 829c 	bcc.w	402804 <_malloc_r+0x564>
  4022cc:	0a6b      	lsrs	r3, r5, #9
  4022ce:	f000 80ba 	beq.w	402446 <_malloc_r+0x1a6>
  4022d2:	2b04      	cmp	r3, #4
  4022d4:	f200 8183 	bhi.w	4025de <_malloc_r+0x33e>
  4022d8:	09a8      	lsrs	r0, r5, #6
  4022da:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  4022de:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4022e2:	3038      	adds	r0, #56	; 0x38
  4022e4:	4fc4      	ldr	r7, [pc, #784]	; (4025f8 <_malloc_r+0x358>)
  4022e6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4022ea:	f1a3 0108 	sub.w	r1, r3, #8
  4022ee:	685c      	ldr	r4, [r3, #4]
  4022f0:	42a1      	cmp	r1, r4
  4022f2:	d107      	bne.n	402304 <_malloc_r+0x64>
  4022f4:	e0ac      	b.n	402450 <_malloc_r+0x1b0>
  4022f6:	2a00      	cmp	r2, #0
  4022f8:	f280 80ac 	bge.w	402454 <_malloc_r+0x1b4>
  4022fc:	68e4      	ldr	r4, [r4, #12]
  4022fe:	42a1      	cmp	r1, r4
  402300:	f000 80a6 	beq.w	402450 <_malloc_r+0x1b0>
  402304:	6863      	ldr	r3, [r4, #4]
  402306:	f023 0303 	bic.w	r3, r3, #3
  40230a:	1b5a      	subs	r2, r3, r5
  40230c:	2a0f      	cmp	r2, #15
  40230e:	ddf2      	ble.n	4022f6 <_malloc_r+0x56>
  402310:	49b9      	ldr	r1, [pc, #740]	; (4025f8 <_malloc_r+0x358>)
  402312:	693c      	ldr	r4, [r7, #16]
  402314:	f101 0e08 	add.w	lr, r1, #8
  402318:	4574      	cmp	r4, lr
  40231a:	f000 81b3 	beq.w	402684 <_malloc_r+0x3e4>
  40231e:	6863      	ldr	r3, [r4, #4]
  402320:	f023 0303 	bic.w	r3, r3, #3
  402324:	1b5a      	subs	r2, r3, r5
  402326:	2a0f      	cmp	r2, #15
  402328:	f300 8199 	bgt.w	40265e <_malloc_r+0x3be>
  40232c:	2a00      	cmp	r2, #0
  40232e:	f8c1 e014 	str.w	lr, [r1, #20]
  402332:	f8c1 e010 	str.w	lr, [r1, #16]
  402336:	f280 809e 	bge.w	402476 <_malloc_r+0x1d6>
  40233a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40233e:	f080 8167 	bcs.w	402610 <_malloc_r+0x370>
  402342:	08db      	lsrs	r3, r3, #3
  402344:	f103 0c01 	add.w	ip, r3, #1
  402348:	2201      	movs	r2, #1
  40234a:	109b      	asrs	r3, r3, #2
  40234c:	fa02 f303 	lsl.w	r3, r2, r3
  402350:	684a      	ldr	r2, [r1, #4]
  402352:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  402356:	f8c4 8008 	str.w	r8, [r4, #8]
  40235a:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40235e:	431a      	orrs	r2, r3
  402360:	f1a9 0308 	sub.w	r3, r9, #8
  402364:	60e3      	str	r3, [r4, #12]
  402366:	604a      	str	r2, [r1, #4]
  402368:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  40236c:	f8c8 400c 	str.w	r4, [r8, #12]
  402370:	1083      	asrs	r3, r0, #2
  402372:	2401      	movs	r4, #1
  402374:	409c      	lsls	r4, r3
  402376:	4294      	cmp	r4, r2
  402378:	f200 808a 	bhi.w	402490 <_malloc_r+0x1f0>
  40237c:	4214      	tst	r4, r2
  40237e:	d106      	bne.n	40238e <_malloc_r+0xee>
  402380:	f020 0003 	bic.w	r0, r0, #3
  402384:	0064      	lsls	r4, r4, #1
  402386:	4214      	tst	r4, r2
  402388:	f100 0004 	add.w	r0, r0, #4
  40238c:	d0fa      	beq.n	402384 <_malloc_r+0xe4>
  40238e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402392:	46cc      	mov	ip, r9
  402394:	4680      	mov	r8, r0
  402396:	f8dc 100c 	ldr.w	r1, [ip, #12]
  40239a:	458c      	cmp	ip, r1
  40239c:	d107      	bne.n	4023ae <_malloc_r+0x10e>
  40239e:	e173      	b.n	402688 <_malloc_r+0x3e8>
  4023a0:	2a00      	cmp	r2, #0
  4023a2:	f280 8181 	bge.w	4026a8 <_malloc_r+0x408>
  4023a6:	68c9      	ldr	r1, [r1, #12]
  4023a8:	458c      	cmp	ip, r1
  4023aa:	f000 816d 	beq.w	402688 <_malloc_r+0x3e8>
  4023ae:	684b      	ldr	r3, [r1, #4]
  4023b0:	f023 0303 	bic.w	r3, r3, #3
  4023b4:	1b5a      	subs	r2, r3, r5
  4023b6:	2a0f      	cmp	r2, #15
  4023b8:	ddf2      	ble.n	4023a0 <_malloc_r+0x100>
  4023ba:	460c      	mov	r4, r1
  4023bc:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4023c0:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4023c4:	194b      	adds	r3, r1, r5
  4023c6:	f045 0501 	orr.w	r5, r5, #1
  4023ca:	604d      	str	r5, [r1, #4]
  4023cc:	f042 0101 	orr.w	r1, r2, #1
  4023d0:	f8c8 c00c 	str.w	ip, [r8, #12]
  4023d4:	4630      	mov	r0, r6
  4023d6:	f8cc 8008 	str.w	r8, [ip, #8]
  4023da:	617b      	str	r3, [r7, #20]
  4023dc:	613b      	str	r3, [r7, #16]
  4023de:	f8c3 e00c 	str.w	lr, [r3, #12]
  4023e2:	f8c3 e008 	str.w	lr, [r3, #8]
  4023e6:	6059      	str	r1, [r3, #4]
  4023e8:	509a      	str	r2, [r3, r2]
  4023ea:	f000 fa13 	bl	402814 <__malloc_unlock>
  4023ee:	e01f      	b.n	402430 <_malloc_r+0x190>
  4023f0:	2910      	cmp	r1, #16
  4023f2:	d821      	bhi.n	402438 <_malloc_r+0x198>
  4023f4:	f000 fa0c 	bl	402810 <__malloc_lock>
  4023f8:	2510      	movs	r5, #16
  4023fa:	2306      	movs	r3, #6
  4023fc:	2002      	movs	r0, #2
  4023fe:	4f7e      	ldr	r7, [pc, #504]	; (4025f8 <_malloc_r+0x358>)
  402400:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402404:	f1a3 0208 	sub.w	r2, r3, #8
  402408:	685c      	ldr	r4, [r3, #4]
  40240a:	4294      	cmp	r4, r2
  40240c:	f000 8145 	beq.w	40269a <_malloc_r+0x3fa>
  402410:	6863      	ldr	r3, [r4, #4]
  402412:	68e1      	ldr	r1, [r4, #12]
  402414:	68a5      	ldr	r5, [r4, #8]
  402416:	f023 0303 	bic.w	r3, r3, #3
  40241a:	4423      	add	r3, r4
  40241c:	4630      	mov	r0, r6
  40241e:	685a      	ldr	r2, [r3, #4]
  402420:	60e9      	str	r1, [r5, #12]
  402422:	f042 0201 	orr.w	r2, r2, #1
  402426:	608d      	str	r5, [r1, #8]
  402428:	605a      	str	r2, [r3, #4]
  40242a:	f000 f9f3 	bl	402814 <__malloc_unlock>
  40242e:	3408      	adds	r4, #8
  402430:	4620      	mov	r0, r4
  402432:	b003      	add	sp, #12
  402434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402438:	2400      	movs	r4, #0
  40243a:	230c      	movs	r3, #12
  40243c:	4620      	mov	r0, r4
  40243e:	6033      	str	r3, [r6, #0]
  402440:	b003      	add	sp, #12
  402442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402446:	2380      	movs	r3, #128	; 0x80
  402448:	f04f 0e40 	mov.w	lr, #64	; 0x40
  40244c:	203f      	movs	r0, #63	; 0x3f
  40244e:	e749      	b.n	4022e4 <_malloc_r+0x44>
  402450:	4670      	mov	r0, lr
  402452:	e75d      	b.n	402310 <_malloc_r+0x70>
  402454:	4423      	add	r3, r4
  402456:	68e1      	ldr	r1, [r4, #12]
  402458:	685a      	ldr	r2, [r3, #4]
  40245a:	68a5      	ldr	r5, [r4, #8]
  40245c:	f042 0201 	orr.w	r2, r2, #1
  402460:	60e9      	str	r1, [r5, #12]
  402462:	4630      	mov	r0, r6
  402464:	608d      	str	r5, [r1, #8]
  402466:	605a      	str	r2, [r3, #4]
  402468:	f000 f9d4 	bl	402814 <__malloc_unlock>
  40246c:	3408      	adds	r4, #8
  40246e:	4620      	mov	r0, r4
  402470:	b003      	add	sp, #12
  402472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402476:	4423      	add	r3, r4
  402478:	4630      	mov	r0, r6
  40247a:	685a      	ldr	r2, [r3, #4]
  40247c:	f042 0201 	orr.w	r2, r2, #1
  402480:	605a      	str	r2, [r3, #4]
  402482:	f000 f9c7 	bl	402814 <__malloc_unlock>
  402486:	3408      	adds	r4, #8
  402488:	4620      	mov	r0, r4
  40248a:	b003      	add	sp, #12
  40248c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402490:	68bc      	ldr	r4, [r7, #8]
  402492:	6863      	ldr	r3, [r4, #4]
  402494:	f023 0803 	bic.w	r8, r3, #3
  402498:	45a8      	cmp	r8, r5
  40249a:	d304      	bcc.n	4024a6 <_malloc_r+0x206>
  40249c:	ebc5 0308 	rsb	r3, r5, r8
  4024a0:	2b0f      	cmp	r3, #15
  4024a2:	f300 808c 	bgt.w	4025be <_malloc_r+0x31e>
  4024a6:	4b55      	ldr	r3, [pc, #340]	; (4025fc <_malloc_r+0x35c>)
  4024a8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 40260c <_malloc_r+0x36c>
  4024ac:	681a      	ldr	r2, [r3, #0]
  4024ae:	f8d9 3000 	ldr.w	r3, [r9]
  4024b2:	3301      	adds	r3, #1
  4024b4:	442a      	add	r2, r5
  4024b6:	eb04 0a08 	add.w	sl, r4, r8
  4024ba:	f000 8160 	beq.w	40277e <_malloc_r+0x4de>
  4024be:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4024c2:	320f      	adds	r2, #15
  4024c4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4024c8:	f022 020f 	bic.w	r2, r2, #15
  4024cc:	4611      	mov	r1, r2
  4024ce:	4630      	mov	r0, r6
  4024d0:	9201      	str	r2, [sp, #4]
  4024d2:	f000 f9a1 	bl	402818 <_sbrk_r>
  4024d6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4024da:	4683      	mov	fp, r0
  4024dc:	9a01      	ldr	r2, [sp, #4]
  4024de:	f000 8158 	beq.w	402792 <_malloc_r+0x4f2>
  4024e2:	4582      	cmp	sl, r0
  4024e4:	f200 80fc 	bhi.w	4026e0 <_malloc_r+0x440>
  4024e8:	4b45      	ldr	r3, [pc, #276]	; (402600 <_malloc_r+0x360>)
  4024ea:	6819      	ldr	r1, [r3, #0]
  4024ec:	45da      	cmp	sl, fp
  4024ee:	4411      	add	r1, r2
  4024f0:	6019      	str	r1, [r3, #0]
  4024f2:	f000 8153 	beq.w	40279c <_malloc_r+0x4fc>
  4024f6:	f8d9 0000 	ldr.w	r0, [r9]
  4024fa:	f8df e110 	ldr.w	lr, [pc, #272]	; 40260c <_malloc_r+0x36c>
  4024fe:	3001      	adds	r0, #1
  402500:	bf1b      	ittet	ne
  402502:	ebca 0a0b 	rsbne	sl, sl, fp
  402506:	4451      	addne	r1, sl
  402508:	f8ce b000 	streq.w	fp, [lr]
  40250c:	6019      	strne	r1, [r3, #0]
  40250e:	f01b 0107 	ands.w	r1, fp, #7
  402512:	f000 8117 	beq.w	402744 <_malloc_r+0x4a4>
  402516:	f1c1 0008 	rsb	r0, r1, #8
  40251a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40251e:	4483      	add	fp, r0
  402520:	3108      	adds	r1, #8
  402522:	445a      	add	r2, fp
  402524:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402528:	ebc2 0901 	rsb	r9, r2, r1
  40252c:	4649      	mov	r1, r9
  40252e:	4630      	mov	r0, r6
  402530:	9301      	str	r3, [sp, #4]
  402532:	f000 f971 	bl	402818 <_sbrk_r>
  402536:	1c43      	adds	r3, r0, #1
  402538:	9b01      	ldr	r3, [sp, #4]
  40253a:	f000 813f 	beq.w	4027bc <_malloc_r+0x51c>
  40253e:	ebcb 0200 	rsb	r2, fp, r0
  402542:	444a      	add	r2, r9
  402544:	f042 0201 	orr.w	r2, r2, #1
  402548:	6819      	ldr	r1, [r3, #0]
  40254a:	f8c7 b008 	str.w	fp, [r7, #8]
  40254e:	4449      	add	r1, r9
  402550:	42bc      	cmp	r4, r7
  402552:	f8cb 2004 	str.w	r2, [fp, #4]
  402556:	6019      	str	r1, [r3, #0]
  402558:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 402600 <_malloc_r+0x360>
  40255c:	d016      	beq.n	40258c <_malloc_r+0x2ec>
  40255e:	f1b8 0f0f 	cmp.w	r8, #15
  402562:	f240 80fd 	bls.w	402760 <_malloc_r+0x4c0>
  402566:	6862      	ldr	r2, [r4, #4]
  402568:	f1a8 030c 	sub.w	r3, r8, #12
  40256c:	f023 0307 	bic.w	r3, r3, #7
  402570:	18e0      	adds	r0, r4, r3
  402572:	f002 0201 	and.w	r2, r2, #1
  402576:	f04f 0e05 	mov.w	lr, #5
  40257a:	431a      	orrs	r2, r3
  40257c:	2b0f      	cmp	r3, #15
  40257e:	6062      	str	r2, [r4, #4]
  402580:	f8c0 e004 	str.w	lr, [r0, #4]
  402584:	f8c0 e008 	str.w	lr, [r0, #8]
  402588:	f200 811c 	bhi.w	4027c4 <_malloc_r+0x524>
  40258c:	4b1d      	ldr	r3, [pc, #116]	; (402604 <_malloc_r+0x364>)
  40258e:	68bc      	ldr	r4, [r7, #8]
  402590:	681a      	ldr	r2, [r3, #0]
  402592:	4291      	cmp	r1, r2
  402594:	bf88      	it	hi
  402596:	6019      	strhi	r1, [r3, #0]
  402598:	4b1b      	ldr	r3, [pc, #108]	; (402608 <_malloc_r+0x368>)
  40259a:	681a      	ldr	r2, [r3, #0]
  40259c:	4291      	cmp	r1, r2
  40259e:	6862      	ldr	r2, [r4, #4]
  4025a0:	bf88      	it	hi
  4025a2:	6019      	strhi	r1, [r3, #0]
  4025a4:	f022 0203 	bic.w	r2, r2, #3
  4025a8:	4295      	cmp	r5, r2
  4025aa:	eba2 0305 	sub.w	r3, r2, r5
  4025ae:	d801      	bhi.n	4025b4 <_malloc_r+0x314>
  4025b0:	2b0f      	cmp	r3, #15
  4025b2:	dc04      	bgt.n	4025be <_malloc_r+0x31e>
  4025b4:	4630      	mov	r0, r6
  4025b6:	f000 f92d 	bl	402814 <__malloc_unlock>
  4025ba:	2400      	movs	r4, #0
  4025bc:	e738      	b.n	402430 <_malloc_r+0x190>
  4025be:	1962      	adds	r2, r4, r5
  4025c0:	f043 0301 	orr.w	r3, r3, #1
  4025c4:	f045 0501 	orr.w	r5, r5, #1
  4025c8:	6065      	str	r5, [r4, #4]
  4025ca:	4630      	mov	r0, r6
  4025cc:	60ba      	str	r2, [r7, #8]
  4025ce:	6053      	str	r3, [r2, #4]
  4025d0:	f000 f920 	bl	402814 <__malloc_unlock>
  4025d4:	3408      	adds	r4, #8
  4025d6:	4620      	mov	r0, r4
  4025d8:	b003      	add	sp, #12
  4025da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025de:	2b14      	cmp	r3, #20
  4025e0:	d971      	bls.n	4026c6 <_malloc_r+0x426>
  4025e2:	2b54      	cmp	r3, #84	; 0x54
  4025e4:	f200 80a4 	bhi.w	402730 <_malloc_r+0x490>
  4025e8:	0b28      	lsrs	r0, r5, #12
  4025ea:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4025ee:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4025f2:	306e      	adds	r0, #110	; 0x6e
  4025f4:	e676      	b.n	4022e4 <_malloc_r+0x44>
  4025f6:	bf00      	nop
  4025f8:	20400434 	.word	0x20400434
  4025fc:	204008e8 	.word	0x204008e8
  402600:	204008ec 	.word	0x204008ec
  402604:	204008e4 	.word	0x204008e4
  402608:	204008e0 	.word	0x204008e0
  40260c:	20400840 	.word	0x20400840
  402610:	0a5a      	lsrs	r2, r3, #9
  402612:	2a04      	cmp	r2, #4
  402614:	d95e      	bls.n	4026d4 <_malloc_r+0x434>
  402616:	2a14      	cmp	r2, #20
  402618:	f200 80b3 	bhi.w	402782 <_malloc_r+0x4e2>
  40261c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402620:	0049      	lsls	r1, r1, #1
  402622:	325b      	adds	r2, #91	; 0x5b
  402624:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  402628:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  40262c:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 40280c <_malloc_r+0x56c>
  402630:	f1ac 0c08 	sub.w	ip, ip, #8
  402634:	458c      	cmp	ip, r1
  402636:	f000 8088 	beq.w	40274a <_malloc_r+0x4aa>
  40263a:	684a      	ldr	r2, [r1, #4]
  40263c:	f022 0203 	bic.w	r2, r2, #3
  402640:	4293      	cmp	r3, r2
  402642:	d202      	bcs.n	40264a <_malloc_r+0x3aa>
  402644:	6889      	ldr	r1, [r1, #8]
  402646:	458c      	cmp	ip, r1
  402648:	d1f7      	bne.n	40263a <_malloc_r+0x39a>
  40264a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40264e:	687a      	ldr	r2, [r7, #4]
  402650:	f8c4 c00c 	str.w	ip, [r4, #12]
  402654:	60a1      	str	r1, [r4, #8]
  402656:	f8cc 4008 	str.w	r4, [ip, #8]
  40265a:	60cc      	str	r4, [r1, #12]
  40265c:	e688      	b.n	402370 <_malloc_r+0xd0>
  40265e:	1963      	adds	r3, r4, r5
  402660:	f042 0701 	orr.w	r7, r2, #1
  402664:	f045 0501 	orr.w	r5, r5, #1
  402668:	6065      	str	r5, [r4, #4]
  40266a:	4630      	mov	r0, r6
  40266c:	614b      	str	r3, [r1, #20]
  40266e:	610b      	str	r3, [r1, #16]
  402670:	f8c3 e00c 	str.w	lr, [r3, #12]
  402674:	f8c3 e008 	str.w	lr, [r3, #8]
  402678:	605f      	str	r7, [r3, #4]
  40267a:	509a      	str	r2, [r3, r2]
  40267c:	3408      	adds	r4, #8
  40267e:	f000 f8c9 	bl	402814 <__malloc_unlock>
  402682:	e6d5      	b.n	402430 <_malloc_r+0x190>
  402684:	684a      	ldr	r2, [r1, #4]
  402686:	e673      	b.n	402370 <_malloc_r+0xd0>
  402688:	f108 0801 	add.w	r8, r8, #1
  40268c:	f018 0f03 	tst.w	r8, #3
  402690:	f10c 0c08 	add.w	ip, ip, #8
  402694:	f47f ae7f 	bne.w	402396 <_malloc_r+0xf6>
  402698:	e030      	b.n	4026fc <_malloc_r+0x45c>
  40269a:	68dc      	ldr	r4, [r3, #12]
  40269c:	42a3      	cmp	r3, r4
  40269e:	bf08      	it	eq
  4026a0:	3002      	addeq	r0, #2
  4026a2:	f43f ae35 	beq.w	402310 <_malloc_r+0x70>
  4026a6:	e6b3      	b.n	402410 <_malloc_r+0x170>
  4026a8:	440b      	add	r3, r1
  4026aa:	460c      	mov	r4, r1
  4026ac:	685a      	ldr	r2, [r3, #4]
  4026ae:	68c9      	ldr	r1, [r1, #12]
  4026b0:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4026b4:	f042 0201 	orr.w	r2, r2, #1
  4026b8:	605a      	str	r2, [r3, #4]
  4026ba:	4630      	mov	r0, r6
  4026bc:	60e9      	str	r1, [r5, #12]
  4026be:	608d      	str	r5, [r1, #8]
  4026c0:	f000 f8a8 	bl	402814 <__malloc_unlock>
  4026c4:	e6b4      	b.n	402430 <_malloc_r+0x190>
  4026c6:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  4026ca:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  4026ce:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4026d2:	e607      	b.n	4022e4 <_malloc_r+0x44>
  4026d4:	099a      	lsrs	r2, r3, #6
  4026d6:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4026da:	0049      	lsls	r1, r1, #1
  4026dc:	3238      	adds	r2, #56	; 0x38
  4026de:	e7a1      	b.n	402624 <_malloc_r+0x384>
  4026e0:	42bc      	cmp	r4, r7
  4026e2:	4b4a      	ldr	r3, [pc, #296]	; (40280c <_malloc_r+0x56c>)
  4026e4:	f43f af00 	beq.w	4024e8 <_malloc_r+0x248>
  4026e8:	689c      	ldr	r4, [r3, #8]
  4026ea:	6862      	ldr	r2, [r4, #4]
  4026ec:	f022 0203 	bic.w	r2, r2, #3
  4026f0:	e75a      	b.n	4025a8 <_malloc_r+0x308>
  4026f2:	f859 3908 	ldr.w	r3, [r9], #-8
  4026f6:	4599      	cmp	r9, r3
  4026f8:	f040 8082 	bne.w	402800 <_malloc_r+0x560>
  4026fc:	f010 0f03 	tst.w	r0, #3
  402700:	f100 30ff 	add.w	r0, r0, #4294967295
  402704:	d1f5      	bne.n	4026f2 <_malloc_r+0x452>
  402706:	687b      	ldr	r3, [r7, #4]
  402708:	ea23 0304 	bic.w	r3, r3, r4
  40270c:	607b      	str	r3, [r7, #4]
  40270e:	0064      	lsls	r4, r4, #1
  402710:	429c      	cmp	r4, r3
  402712:	f63f aebd 	bhi.w	402490 <_malloc_r+0x1f0>
  402716:	2c00      	cmp	r4, #0
  402718:	f43f aeba 	beq.w	402490 <_malloc_r+0x1f0>
  40271c:	421c      	tst	r4, r3
  40271e:	4640      	mov	r0, r8
  402720:	f47f ae35 	bne.w	40238e <_malloc_r+0xee>
  402724:	0064      	lsls	r4, r4, #1
  402726:	421c      	tst	r4, r3
  402728:	f100 0004 	add.w	r0, r0, #4
  40272c:	d0fa      	beq.n	402724 <_malloc_r+0x484>
  40272e:	e62e      	b.n	40238e <_malloc_r+0xee>
  402730:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402734:	d818      	bhi.n	402768 <_malloc_r+0x4c8>
  402736:	0be8      	lsrs	r0, r5, #15
  402738:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  40273c:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402740:	3077      	adds	r0, #119	; 0x77
  402742:	e5cf      	b.n	4022e4 <_malloc_r+0x44>
  402744:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402748:	e6eb      	b.n	402522 <_malloc_r+0x282>
  40274a:	2101      	movs	r1, #1
  40274c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402750:	1092      	asrs	r2, r2, #2
  402752:	fa01 f202 	lsl.w	r2, r1, r2
  402756:	431a      	orrs	r2, r3
  402758:	f8c8 2004 	str.w	r2, [r8, #4]
  40275c:	4661      	mov	r1, ip
  40275e:	e777      	b.n	402650 <_malloc_r+0x3b0>
  402760:	2301      	movs	r3, #1
  402762:	f8cb 3004 	str.w	r3, [fp, #4]
  402766:	e725      	b.n	4025b4 <_malloc_r+0x314>
  402768:	f240 5254 	movw	r2, #1364	; 0x554
  40276c:	4293      	cmp	r3, r2
  40276e:	d820      	bhi.n	4027b2 <_malloc_r+0x512>
  402770:	0ca8      	lsrs	r0, r5, #18
  402772:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  402776:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40277a:	307c      	adds	r0, #124	; 0x7c
  40277c:	e5b2      	b.n	4022e4 <_malloc_r+0x44>
  40277e:	3210      	adds	r2, #16
  402780:	e6a4      	b.n	4024cc <_malloc_r+0x22c>
  402782:	2a54      	cmp	r2, #84	; 0x54
  402784:	d826      	bhi.n	4027d4 <_malloc_r+0x534>
  402786:	0b1a      	lsrs	r2, r3, #12
  402788:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40278c:	0049      	lsls	r1, r1, #1
  40278e:	326e      	adds	r2, #110	; 0x6e
  402790:	e748      	b.n	402624 <_malloc_r+0x384>
  402792:	68bc      	ldr	r4, [r7, #8]
  402794:	6862      	ldr	r2, [r4, #4]
  402796:	f022 0203 	bic.w	r2, r2, #3
  40279a:	e705      	b.n	4025a8 <_malloc_r+0x308>
  40279c:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4027a0:	2800      	cmp	r0, #0
  4027a2:	f47f aea8 	bne.w	4024f6 <_malloc_r+0x256>
  4027a6:	4442      	add	r2, r8
  4027a8:	68bb      	ldr	r3, [r7, #8]
  4027aa:	f042 0201 	orr.w	r2, r2, #1
  4027ae:	605a      	str	r2, [r3, #4]
  4027b0:	e6ec      	b.n	40258c <_malloc_r+0x2ec>
  4027b2:	23fe      	movs	r3, #254	; 0xfe
  4027b4:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4027b8:	207e      	movs	r0, #126	; 0x7e
  4027ba:	e593      	b.n	4022e4 <_malloc_r+0x44>
  4027bc:	2201      	movs	r2, #1
  4027be:	f04f 0900 	mov.w	r9, #0
  4027c2:	e6c1      	b.n	402548 <_malloc_r+0x2a8>
  4027c4:	f104 0108 	add.w	r1, r4, #8
  4027c8:	4630      	mov	r0, r6
  4027ca:	f7ff fc1f 	bl	40200c <_free_r>
  4027ce:	f8d9 1000 	ldr.w	r1, [r9]
  4027d2:	e6db      	b.n	40258c <_malloc_r+0x2ec>
  4027d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4027d8:	d805      	bhi.n	4027e6 <_malloc_r+0x546>
  4027da:	0bda      	lsrs	r2, r3, #15
  4027dc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4027e0:	0049      	lsls	r1, r1, #1
  4027e2:	3277      	adds	r2, #119	; 0x77
  4027e4:	e71e      	b.n	402624 <_malloc_r+0x384>
  4027e6:	f240 5154 	movw	r1, #1364	; 0x554
  4027ea:	428a      	cmp	r2, r1
  4027ec:	d805      	bhi.n	4027fa <_malloc_r+0x55a>
  4027ee:	0c9a      	lsrs	r2, r3, #18
  4027f0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4027f4:	0049      	lsls	r1, r1, #1
  4027f6:	327c      	adds	r2, #124	; 0x7c
  4027f8:	e714      	b.n	402624 <_malloc_r+0x384>
  4027fa:	21fe      	movs	r1, #254	; 0xfe
  4027fc:	227e      	movs	r2, #126	; 0x7e
  4027fe:	e711      	b.n	402624 <_malloc_r+0x384>
  402800:	687b      	ldr	r3, [r7, #4]
  402802:	e784      	b.n	40270e <_malloc_r+0x46e>
  402804:	08e8      	lsrs	r0, r5, #3
  402806:	1c43      	adds	r3, r0, #1
  402808:	005b      	lsls	r3, r3, #1
  40280a:	e5f8      	b.n	4023fe <_malloc_r+0x15e>
  40280c:	20400434 	.word	0x20400434

00402810 <__malloc_lock>:
  402810:	4770      	bx	lr
  402812:	bf00      	nop

00402814 <__malloc_unlock>:
  402814:	4770      	bx	lr
  402816:	bf00      	nop

00402818 <_sbrk_r>:
  402818:	b538      	push	{r3, r4, r5, lr}
  40281a:	4c07      	ldr	r4, [pc, #28]	; (402838 <_sbrk_r+0x20>)
  40281c:	2300      	movs	r3, #0
  40281e:	4605      	mov	r5, r0
  402820:	4608      	mov	r0, r1
  402822:	6023      	str	r3, [r4, #0]
  402824:	f7fe fbb8 	bl	400f98 <_sbrk>
  402828:	1c43      	adds	r3, r0, #1
  40282a:	d000      	beq.n	40282e <_sbrk_r+0x16>
  40282c:	bd38      	pop	{r3, r4, r5, pc}
  40282e:	6823      	ldr	r3, [r4, #0]
  402830:	2b00      	cmp	r3, #0
  402832:	d0fb      	beq.n	40282c <_sbrk_r+0x14>
  402834:	602b      	str	r3, [r5, #0]
  402836:	bd38      	pop	{r3, r4, r5, pc}
  402838:	204009e8 	.word	0x204009e8

0040283c <__sread>:
  40283c:	b510      	push	{r4, lr}
  40283e:	460c      	mov	r4, r1
  402840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402844:	f000 f924 	bl	402a90 <_read_r>
  402848:	2800      	cmp	r0, #0
  40284a:	db03      	blt.n	402854 <__sread+0x18>
  40284c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40284e:	4403      	add	r3, r0
  402850:	6523      	str	r3, [r4, #80]	; 0x50
  402852:	bd10      	pop	{r4, pc}
  402854:	89a3      	ldrh	r3, [r4, #12]
  402856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40285a:	81a3      	strh	r3, [r4, #12]
  40285c:	bd10      	pop	{r4, pc}
  40285e:	bf00      	nop

00402860 <__swrite>:
  402860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402864:	4616      	mov	r6, r2
  402866:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40286a:	461f      	mov	r7, r3
  40286c:	05d3      	lsls	r3, r2, #23
  40286e:	460c      	mov	r4, r1
  402870:	4605      	mov	r5, r0
  402872:	d507      	bpl.n	402884 <__swrite+0x24>
  402874:	2200      	movs	r2, #0
  402876:	2302      	movs	r3, #2
  402878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40287c:	f000 f8f2 	bl	402a64 <_lseek_r>
  402880:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402884:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402888:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40288c:	81a2      	strh	r2, [r4, #12]
  40288e:	463b      	mov	r3, r7
  402890:	4632      	mov	r2, r6
  402892:	4628      	mov	r0, r5
  402894:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402898:	f000 b814 	b.w	4028c4 <_write_r>

0040289c <__sseek>:
  40289c:	b510      	push	{r4, lr}
  40289e:	460c      	mov	r4, r1
  4028a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4028a4:	f000 f8de 	bl	402a64 <_lseek_r>
  4028a8:	89a3      	ldrh	r3, [r4, #12]
  4028aa:	1c42      	adds	r2, r0, #1
  4028ac:	bf0e      	itee	eq
  4028ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4028b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4028b6:	6520      	strne	r0, [r4, #80]	; 0x50
  4028b8:	81a3      	strh	r3, [r4, #12]
  4028ba:	bd10      	pop	{r4, pc}

004028bc <__sclose>:
  4028bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4028c0:	f000 b868 	b.w	402994 <_close_r>

004028c4 <_write_r>:
  4028c4:	b570      	push	{r4, r5, r6, lr}
  4028c6:	460d      	mov	r5, r1
  4028c8:	4c08      	ldr	r4, [pc, #32]	; (4028ec <_write_r+0x28>)
  4028ca:	4611      	mov	r1, r2
  4028cc:	4606      	mov	r6, r0
  4028ce:	461a      	mov	r2, r3
  4028d0:	4628      	mov	r0, r5
  4028d2:	2300      	movs	r3, #0
  4028d4:	6023      	str	r3, [r4, #0]
  4028d6:	f7fd fc8b 	bl	4001f0 <_write>
  4028da:	1c43      	adds	r3, r0, #1
  4028dc:	d000      	beq.n	4028e0 <_write_r+0x1c>
  4028de:	bd70      	pop	{r4, r5, r6, pc}
  4028e0:	6823      	ldr	r3, [r4, #0]
  4028e2:	2b00      	cmp	r3, #0
  4028e4:	d0fb      	beq.n	4028de <_write_r+0x1a>
  4028e6:	6033      	str	r3, [r6, #0]
  4028e8:	bd70      	pop	{r4, r5, r6, pc}
  4028ea:	bf00      	nop
  4028ec:	204009e8 	.word	0x204009e8

004028f0 <__register_exitproc>:
  4028f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4028f4:	4c25      	ldr	r4, [pc, #148]	; (40298c <__register_exitproc+0x9c>)
  4028f6:	6825      	ldr	r5, [r4, #0]
  4028f8:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4028fc:	4606      	mov	r6, r0
  4028fe:	4688      	mov	r8, r1
  402900:	4692      	mov	sl, r2
  402902:	4699      	mov	r9, r3
  402904:	b3c4      	cbz	r4, 402978 <__register_exitproc+0x88>
  402906:	6860      	ldr	r0, [r4, #4]
  402908:	281f      	cmp	r0, #31
  40290a:	dc17      	bgt.n	40293c <__register_exitproc+0x4c>
  40290c:	1c43      	adds	r3, r0, #1
  40290e:	b176      	cbz	r6, 40292e <__register_exitproc+0x3e>
  402910:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  402914:	2201      	movs	r2, #1
  402916:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40291a:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40291e:	4082      	lsls	r2, r0
  402920:	4311      	orrs	r1, r2
  402922:	2e02      	cmp	r6, #2
  402924:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  402928:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40292c:	d01e      	beq.n	40296c <__register_exitproc+0x7c>
  40292e:	3002      	adds	r0, #2
  402930:	6063      	str	r3, [r4, #4]
  402932:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  402936:	2000      	movs	r0, #0
  402938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40293c:	4b14      	ldr	r3, [pc, #80]	; (402990 <__register_exitproc+0xa0>)
  40293e:	b303      	cbz	r3, 402982 <__register_exitproc+0x92>
  402940:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402944:	f7ff fca4 	bl	402290 <malloc>
  402948:	4604      	mov	r4, r0
  40294a:	b1d0      	cbz	r0, 402982 <__register_exitproc+0x92>
  40294c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  402950:	2700      	movs	r7, #0
  402952:	e880 0088 	stmia.w	r0, {r3, r7}
  402956:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40295a:	4638      	mov	r0, r7
  40295c:	2301      	movs	r3, #1
  40295e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  402962:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  402966:	2e00      	cmp	r6, #0
  402968:	d0e1      	beq.n	40292e <__register_exitproc+0x3e>
  40296a:	e7d1      	b.n	402910 <__register_exitproc+0x20>
  40296c:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  402970:	430a      	orrs	r2, r1
  402972:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  402976:	e7da      	b.n	40292e <__register_exitproc+0x3e>
  402978:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40297c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402980:	e7c1      	b.n	402906 <__register_exitproc+0x16>
  402982:	f04f 30ff 	mov.w	r0, #4294967295
  402986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40298a:	bf00      	nop
  40298c:	00402b18 	.word	0x00402b18
  402990:	00402291 	.word	0x00402291

00402994 <_close_r>:
  402994:	b538      	push	{r3, r4, r5, lr}
  402996:	4c07      	ldr	r4, [pc, #28]	; (4029b4 <_close_r+0x20>)
  402998:	2300      	movs	r3, #0
  40299a:	4605      	mov	r5, r0
  40299c:	4608      	mov	r0, r1
  40299e:	6023      	str	r3, [r4, #0]
  4029a0:	f7fe fb26 	bl	400ff0 <_close>
  4029a4:	1c43      	adds	r3, r0, #1
  4029a6:	d000      	beq.n	4029aa <_close_r+0x16>
  4029a8:	bd38      	pop	{r3, r4, r5, pc}
  4029aa:	6823      	ldr	r3, [r4, #0]
  4029ac:	2b00      	cmp	r3, #0
  4029ae:	d0fb      	beq.n	4029a8 <_close_r+0x14>
  4029b0:	602b      	str	r3, [r5, #0]
  4029b2:	bd38      	pop	{r3, r4, r5, pc}
  4029b4:	204009e8 	.word	0x204009e8

004029b8 <_fclose_r>:
  4029b8:	2900      	cmp	r1, #0
  4029ba:	d03d      	beq.n	402a38 <_fclose_r+0x80>
  4029bc:	b570      	push	{r4, r5, r6, lr}
  4029be:	4605      	mov	r5, r0
  4029c0:	460c      	mov	r4, r1
  4029c2:	b108      	cbz	r0, 4029c8 <_fclose_r+0x10>
  4029c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4029c6:	b37b      	cbz	r3, 402a28 <_fclose_r+0x70>
  4029c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029cc:	b90b      	cbnz	r3, 4029d2 <_fclose_r+0x1a>
  4029ce:	2000      	movs	r0, #0
  4029d0:	bd70      	pop	{r4, r5, r6, pc}
  4029d2:	4621      	mov	r1, r4
  4029d4:	4628      	mov	r0, r5
  4029d6:	f7ff f975 	bl	401cc4 <__sflush_r>
  4029da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4029dc:	4606      	mov	r6, r0
  4029de:	b133      	cbz	r3, 4029ee <_fclose_r+0x36>
  4029e0:	69e1      	ldr	r1, [r4, #28]
  4029e2:	4628      	mov	r0, r5
  4029e4:	4798      	blx	r3
  4029e6:	2800      	cmp	r0, #0
  4029e8:	bfb8      	it	lt
  4029ea:	f04f 36ff 	movlt.w	r6, #4294967295
  4029ee:	89a3      	ldrh	r3, [r4, #12]
  4029f0:	061b      	lsls	r3, r3, #24
  4029f2:	d41c      	bmi.n	402a2e <_fclose_r+0x76>
  4029f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4029f6:	b141      	cbz	r1, 402a0a <_fclose_r+0x52>
  4029f8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4029fc:	4299      	cmp	r1, r3
  4029fe:	d002      	beq.n	402a06 <_fclose_r+0x4e>
  402a00:	4628      	mov	r0, r5
  402a02:	f7ff fb03 	bl	40200c <_free_r>
  402a06:	2300      	movs	r3, #0
  402a08:	6323      	str	r3, [r4, #48]	; 0x30
  402a0a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402a0c:	b121      	cbz	r1, 402a18 <_fclose_r+0x60>
  402a0e:	4628      	mov	r0, r5
  402a10:	f7ff fafc 	bl	40200c <_free_r>
  402a14:	2300      	movs	r3, #0
  402a16:	6463      	str	r3, [r4, #68]	; 0x44
  402a18:	f7ff fa92 	bl	401f40 <__sfp_lock_acquire>
  402a1c:	2300      	movs	r3, #0
  402a1e:	81a3      	strh	r3, [r4, #12]
  402a20:	f7ff fa90 	bl	401f44 <__sfp_lock_release>
  402a24:	4630      	mov	r0, r6
  402a26:	bd70      	pop	{r4, r5, r6, pc}
  402a28:	f7ff fa84 	bl	401f34 <__sinit>
  402a2c:	e7cc      	b.n	4029c8 <_fclose_r+0x10>
  402a2e:	6921      	ldr	r1, [r4, #16]
  402a30:	4628      	mov	r0, r5
  402a32:	f7ff faeb 	bl	40200c <_free_r>
  402a36:	e7dd      	b.n	4029f4 <_fclose_r+0x3c>
  402a38:	2000      	movs	r0, #0
  402a3a:	4770      	bx	lr

00402a3c <_fstat_r>:
  402a3c:	b538      	push	{r3, r4, r5, lr}
  402a3e:	460b      	mov	r3, r1
  402a40:	4c07      	ldr	r4, [pc, #28]	; (402a60 <_fstat_r+0x24>)
  402a42:	4605      	mov	r5, r0
  402a44:	4611      	mov	r1, r2
  402a46:	4618      	mov	r0, r3
  402a48:	2300      	movs	r3, #0
  402a4a:	6023      	str	r3, [r4, #0]
  402a4c:	f7fe fadc 	bl	401008 <_fstat>
  402a50:	1c43      	adds	r3, r0, #1
  402a52:	d000      	beq.n	402a56 <_fstat_r+0x1a>
  402a54:	bd38      	pop	{r3, r4, r5, pc}
  402a56:	6823      	ldr	r3, [r4, #0]
  402a58:	2b00      	cmp	r3, #0
  402a5a:	d0fb      	beq.n	402a54 <_fstat_r+0x18>
  402a5c:	602b      	str	r3, [r5, #0]
  402a5e:	bd38      	pop	{r3, r4, r5, pc}
  402a60:	204009e8 	.word	0x204009e8

00402a64 <_lseek_r>:
  402a64:	b570      	push	{r4, r5, r6, lr}
  402a66:	460d      	mov	r5, r1
  402a68:	4c08      	ldr	r4, [pc, #32]	; (402a8c <_lseek_r+0x28>)
  402a6a:	4611      	mov	r1, r2
  402a6c:	4606      	mov	r6, r0
  402a6e:	461a      	mov	r2, r3
  402a70:	4628      	mov	r0, r5
  402a72:	2300      	movs	r3, #0
  402a74:	6023      	str	r3, [r4, #0]
  402a76:	f7fe fad7 	bl	401028 <_lseek>
  402a7a:	1c43      	adds	r3, r0, #1
  402a7c:	d000      	beq.n	402a80 <_lseek_r+0x1c>
  402a7e:	bd70      	pop	{r4, r5, r6, pc}
  402a80:	6823      	ldr	r3, [r4, #0]
  402a82:	2b00      	cmp	r3, #0
  402a84:	d0fb      	beq.n	402a7e <_lseek_r+0x1a>
  402a86:	6033      	str	r3, [r6, #0]
  402a88:	bd70      	pop	{r4, r5, r6, pc}
  402a8a:	bf00      	nop
  402a8c:	204009e8 	.word	0x204009e8

00402a90 <_read_r>:
  402a90:	b570      	push	{r4, r5, r6, lr}
  402a92:	460d      	mov	r5, r1
  402a94:	4c08      	ldr	r4, [pc, #32]	; (402ab8 <_read_r+0x28>)
  402a96:	4611      	mov	r1, r2
  402a98:	4606      	mov	r6, r0
  402a9a:	461a      	mov	r2, r3
  402a9c:	4628      	mov	r0, r5
  402a9e:	2300      	movs	r3, #0
  402aa0:	6023      	str	r3, [r4, #0]
  402aa2:	f7fd fb7b 	bl	40019c <_read>
  402aa6:	1c43      	adds	r3, r0, #1
  402aa8:	d000      	beq.n	402aac <_read_r+0x1c>
  402aaa:	bd70      	pop	{r4, r5, r6, pc}
  402aac:	6823      	ldr	r3, [r4, #0]
  402aae:	2b00      	cmp	r3, #0
  402ab0:	d0fb      	beq.n	402aaa <_read_r+0x1a>
  402ab2:	6033      	str	r3, [r6, #0]
  402ab4:	bd70      	pop	{r4, r5, r6, pc}
  402ab6:	bf00      	nop
  402ab8:	204009e8 	.word	0x204009e8
  402abc:	756e654d 	.word	0x756e654d
  402ac0:	202a0a3a 	.word	0x202a0a3a
  402ac4:	6167694c 	.word	0x6167694c
  402ac8:	69702072 	.word	0x69702072
  402acc:	20616373 	.word	0x20616373
  402ad0:	3a44454c 	.word	0x3a44454c
  402ad4:	0a206c20 	.word	0x0a206c20
  402ad8:	6544202a 	.word	0x6544202a
  402adc:	67696c73 	.word	0x67696c73
  402ae0:	70207261 	.word	0x70207261
  402ae4:	61637369 	.word	0x61637369
  402ae8:	44454c20 	.word	0x44454c20
  402aec:	2064203a 	.word	0x2064203a
  402af0:	0000000a 	.word	0x0000000a
  402af4:	63736950 	.word	0x63736950
  402af8:	454c2061 	.word	0x454c2061
  402afc:	4e4f2044 	.word	0x4e4f2044
  402b00:	0000000a 	.word	0x0000000a
  402b04:	63736950 	.word	0x63736950
  402b08:	454c2061 	.word	0x454c2061
  402b0c:	464f2044 	.word	0x464f2044
  402b10:	00000a46 	.word	0x00000a46
  402b14:	00000043 	.word	0x00000043

00402b18 <_global_impure_ptr>:
  402b18:	20400008                                ..@ 

00402b1c <_init>:
  402b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b1e:	bf00      	nop
  402b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402b22:	bc08      	pop	{r3}
  402b24:	469e      	mov	lr, r3
  402b26:	4770      	bx	lr

00402b28 <__init_array_start>:
  402b28:	00401ca5 	.word	0x00401ca5

00402b2c <__frame_dummy_init_array_entry>:
  402b2c:	00400165                                e.@.

00402b30 <_fini>:
  402b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402b32:	bf00      	nop
  402b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402b36:	bc08      	pop	{r3}
  402b38:	469e      	mov	lr, r3
  402b3a:	4770      	bx	lr

00402b3c <__fini_array_start>:
  402b3c:	00400141 	.word	0x00400141
