v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45600 46300 1 0 0 ir2111.sym
{
T 46795 46400 5 10 1 1 0 0 1
device=IR2111
T 45595 46300 5 10 0 1 0 0 1
footprint=ir2111
}
C 46300 48200 1 0 0 diode-1.sym
{
T 46700 48800 5 10 0 0 0 0 1
device=DIODE
T 46600 48700 5 10 1 1 0 0 1
refdes=D1
T 46300 48200 5 10 0 0 0 0 1
footprint=DIODE_LAY 300.fp
}
N 46300 48400 45600 48400 4
N 45600 48400 45600 47400 4
N 47200 48400 47900 48400 4
N 47900 48400 47900 47400 4
C 45600 43300 1 0 0 ir2111.sym
{
T 45595 43300 5 10 0 1 0 0 1
footprint=ir2111
T 46795 43400 5 10 1 1 0 0 1
device=IR2111
}
C 46300 45200 1 0 0 diode-1.sym
{
T 46700 45800 5 10 0 0 0 0 1
device=DIODE
T 46600 45700 5 10 1 1 0 0 1
refdes=D2
T 46300 45200 5 10 0 0 0 0 1
footprint=DIODE_LAY 300.fp
}
N 46300 45400 45600 45400 4
N 45600 45400 45600 44400 4
N 47200 45400 47900 45400 4
N 47900 45400 47900 44400 4
C 48900 47700 1 270 0 capacitor-2.sym
{
T 49600 47500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 49400 47500 5 10 1 1 270 0 1
refdes=C1
T 49800 47500 5 10 0 0 270 0 1
symversion=0.1
T 48900 47700 5 10 0 0 0 0 1
footprint=RADIAL_CAN 300.fp
}
C 48900 44700 1 270 0 capacitor-2.sym
{
T 49600 44500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 49400 44500 5 10 1 1 270 0 1
refdes=C2
T 49800 44500 5 10 0 0 270 0 1
symversion=0.1
T 48900 44700 5 10 0 0 0 0 1
footprint=RADIAL_CAN 300.fp
}
N 47900 43800 51500 43800 4
N 47900 44700 49100 44700 4
N 47900 47700 49100 47700 4
N 47900 46800 50000 46800 4
C 40900 49300 1 0 0 connector2-1.sym
{
T 41100 50300 5 10 0 0 0 0 1
device=CONNECTOR_2
T 40900 50100 5 10 1 1 0 0 1
refdes=CONN1
T 40900 49300 5 10 0 0 0 0 1
footprint=CONNECTOR 1 2.fp
}
C 40700 47800 1 0 0 connector2-1.sym
{
T 40900 48800 5 10 0 0 0 0 1
device=CONNECTOR_2
T 40700 48600 5 10 1 1 0 0 1
refdes=CONN2
T 40700 47800 5 10 0 0 0 0 1
footprint=CONNECTOR 1 2.fp
}
N 42600 49800 43400 49800 4
{
T 42600 49800 5 10 0 0 0 0 1
netname=27V
}
C 42900 49200 1 0 0 gnd-1.sym
N 42600 49500 43000 49500 4
C 43200 50000 1 0 0 vcc-1.sym
N 43400 49800 43400 50000 4
C 44500 46500 1 0 0 gnd-1.sym
N 44600 46800 45600 46800 4
C 42400 48200 1 0 0 output-1.sym
{
T 42500 48500 5 10 0 0 0 0 1
device=OUTPUT
T 42400 48200 5 10 0 0 0 0 1
netname=PWM
T 42400 48200 5 10 0 0 0 0 1
value=PWM
T 42400 48200 5 10 0 0 0 0 1
refdes=PWM
T 42400 48200 5 10 0 0 0 0 1
net=PWM
}
T 42800 48300 9 8 1 0 0 4 1
PWM
C 42500 44500 1 0 0 nmos-3.sym
{
T 43100 45000 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 43200 45100 5 10 1 1 0 0 1
refdes=Q1
T 42500 44500 5 10 0 0 0 0 1
footprint=IRU1015-33CT_3.3V_reg_TO220
}
C 41700 44600 1 0 0 input-1.sym
{
T 41700 44900 5 10 0 0 0 0 1
device=INPUT
T 41700 44600 5 10 0 0 0 0 1
netname=PWM
T 41700 44600 5 10 0 0 0 0 1
refdes=PWM
T 41700 44600 5 10 0 0 0 0 1
value=PWM
T 41700 44600 5 10 0 0 0 0 1
net=PWM
}
T 42000 44700 9 8 1 0 0 4 1
PWM
C 42900 44200 1 0 0 gnd-1.sym
C 40800 45500 1 270 0 zener-1.sym
{
T 41400 45100 5 10 0 0 270 0 1
device=ZENER_DIODE
T 41300 45000 5 10 1 1 0 0 1
refdes=Z1
T 40800 45500 5 10 0 0 0 0 1
footprint=DIODE_LAY 300.fp
}
C 40900 44300 1 0 0 gnd-1.sym
C 41100 45600 1 90 0 resistor-1.sym
{
T 40700 45900 5 10 0 0 90 0 1
device=RESISTOR
T 40800 45800 5 10 1 1 90 0 1
refdes=R1
}
N 41000 45600 41000 45500 4
C 40800 46500 1 0 0 vcc-1.sym
N 41000 45500 43800 45500 4
N 43000 45500 43000 45300 4
N 43800 44100 43800 47100 4
N 43800 47100 45600 47100 4
N 43800 44100 45600 44100 4
T 43000 44800 9 8 1 0 0 0 1
IRLZ34N
C 44500 43500 1 0 0 gnd-1.sym
N 44600 43800 45600 43800 4
C 45600 43600 1 180 0 output-1.sym
{
T 45500 43300 5 10 0 0 180 0 1
device=OUTPUT
T 45600 43600 5 10 0 0 0 0 1
netname=DRVT-
T 45600 43600 5 10 0 0 0 0 1
value=DRVT-
T 45600 43600 5 10 0 0 0 0 1
refdes=DRVT-
T 45600 43600 5 10 0 0 0 0 1
net=DRVT-
}
C 45600 46600 1 180 0 output-1.sym
{
T 45500 46300 5 10 0 0 180 0 1
device=OUTPUT
T 45600 46600 5 10 0 0 0 0 1
netname=DRVB+
T 45600 46600 5 10 0 0 0 0 1
value=DRVB+
T 45600 46600 5 10 0 0 0 0 1
refdes=DRVB+
T 45600 46600 5 10 0 0 0 0 1
net=DRVB+
}
C 47900 47000 1 0 0 output-1.sym
{
T 48000 47300 5 10 0 0 0 0 1
device=OUTPUT
T 47900 47000 5 10 0 0 0 0 1
netname=DRVT+
T 47900 47000 5 10 0 0 0 0 1
value=DRVT+
T 47900 47000 5 10 0 0 0 0 1
refdes=DRVT+
T 47900 47000 5 10 0 0 0 0 1
net=DRVT+
}
C 47900 44000 1 0 0 output-1.sym
{
T 48000 44300 5 10 0 0 0 0 1
device=OUTPUT
T 47900 44000 5 10 0 0 0 0 1
netname=DRVB-
T 47900 44000 5 10 0 0 0 0 1
value=DRVB-
T 47900 44000 5 10 0 0 0 0 1
refdes=DRVB-
T 47900 44000 5 10 0 0 0 0 1
net=DRVB-
}
C 51100 48200 1 0 0 nmos-3.sym
{
T 51700 48700 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51800 48800 5 10 1 1 0 0 1
refdes=Q2
T 51100 48200 5 10 0 0 0 0 1
footprint=IRU1015-33CT_3.3V_reg_TO220
}
C 51100 46600 1 0 0 nmos-3.sym
{
T 51700 47100 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51800 47200 5 10 1 1 0 0 1
refdes=Q3
T 51100 46600 5 10 0 0 0 0 1
footprint=IRU1015-33CT_3.3V_reg_TO220
}
C 51000 44200 1 0 0 nmos-3.sym
{
T 51600 44700 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51700 44800 5 10 1 1 0 0 1
refdes=Q4
T 51000 44200 5 10 0 0 0 0 1
footprint=IRU1015-33CT_3.3V_reg_TO220
}
C 51000 42500 1 0 0 nmos-3.sym
{
T 51600 43000 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51700 43100 5 10 1 1 0 0 1
refdes=Q5
T 51000 42500 5 10 0 0 0 0 1
footprint=IRU1015-33CT_3.3V_reg_TO220
}
N 51600 47400 51600 48200 4
N 51600 47800 52300 47800 4
C 52300 47700 1 0 0 output-1.sym
{
T 52400 48000 5 10 0 0 0 0 1
device=OUTPUT
T 52300 47700 5 10 0 0 0 0 1
netname=M+
T 52300 47700 5 10 0 0 0 0 1
value=M+
T 52300 47700 5 10 0 0 0 0 1
refdes=M+
}
N 51500 44200 51500 43300 4
N 51500 43800 52300 43800 4
C 52300 43700 1 0 0 output-1.sym
{
T 52400 44000 5 10 0 0 0 0 1
device=OUTPUT
T 52300 43700 5 10 0 0 0 6 1
netname=M-
T 52300 43700 5 10 0 0 0 6 1
value=M-
T 52300 43700 5 10 0 0 0 6 1
refdes=M-
}
N 51600 49000 51600 49700 4
N 51500 45700 51500 45000 4
C 51500 46200 1 0 0 gnd-1.sym
N 51600 46500 51600 46600 4
C 50300 48300 1 0 0 input-1.sym
{
T 50300 48600 5 10 0 0 0 0 1
device=INPUT
T 50300 48300 5 10 0 0 0 0 1
netname=DRVT+
T 50300 48300 5 10 0 0 0 0 1
value=DRVT+
T 50300 48300 5 10 0 0 0 0 1
refdes=DRVT+
T 50300 48300 5 10 0 0 0 0 1
net=DRVT+
}
C 50300 46700 1 0 0 input-1.sym
{
T 50300 47000 5 10 0 0 0 0 1
device=INPUT
T 50300 46700 5 10 0 0 0 0 1
netname=DRVB+
T 50300 46700 5 10 0 0 0 0 1
value=DRVB+
T 50300 46700 5 10 0 0 0 0 1
refdes=DRVB+
T 50300 46700 5 10 0 0 0 0 1
net=DRVB+
}
C 50200 44500 1 180 1 input-1.sym
{
T 50200 44200 5 10 0 0 180 6 1
device=INPUT
T 50200 44500 5 10 0 0 0 0 1
netname=DRVT-
T 50200 44500 5 10 0 0 0 0 1
value=DRVT-
T 50200 44500 5 10 0 0 0 0 1
refdes=DRVT-
T 50200 44500 5 10 0 0 0 0 1
net=DRVT-
}
C 50200 42800 1 180 1 input-1.sym
{
T 50200 42500 5 10 0 0 180 6 1
device=INPUT
T 50200 42800 5 10 0 0 0 0 1
netname=DRVB-
T 50200 42800 5 10 0 0 0 0 1
value=DRVB-
T 50200 42800 5 10 0 0 0 0 1
refdes=DRVB-
T 50200 42800 5 10 0 0 0 0 1
net=DRVB-
}
T 52700 43800 9 8 1 0 0 1 1
M-
T 52700 47800 9 8 1 0 0 1 1
M+
T 48400 47100 9 8 1 0 0 4 1
DRVT+
T 45100 46500 9 8 1 0 0 4 1
DRVB+
T 48400 44100 9 8 1 0 0 4 1
DRVB-
T 45100 43500 9 8 1 0 0 4 1
DRVT-
N 50000 46800 50000 47800 4
N 50000 47800 51600 47800 4
C 51400 49700 1 0 0 vcc-1.sym
C 51300 45700 1 0 0 vcc-1.sym
C 51400 42200 1 0 0 gnd-1.sym
T 50500 42700 9 8 1 0 0 4 1
DRVB-
T 50500 44400 9 8 1 0 0 4 1
DRVT-
T 50600 48400 9 8 1 0 0 4 1
DRVT+
T 50600 46800 9 8 1 0 0 4 1
DRVB+
C 54800 46200 1 270 0 capacitor-2.sym
{
T 55500 46000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 55300 46000 5 10 1 1 270 0 1
refdes=C3
T 55700 46000 5 10 0 0 270 0 1
symversion=0.1
T 54800 46200 5 10 0 0 0 0 1
footprint=RADIAL_CAN 300.fp
}
C 54900 45000 1 0 0 gnd-1.sym
C 54800 46300 1 0 0 vcc-1.sym
N 55000 46300 55000 46200 4
