<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.19"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>newton_control: newton_addr_rdef.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">newton_control
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.19 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">newton_addr_rdef.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/* ================================================================================</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">     Created by  :   nguthrie</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">     Created on  :   2020 Apr 03, 08:29 EDT</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">     Project     :   newton</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">     File        :   newton_addr_rdef.h</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">     Description :   C header file contains macros for Registers&#39; address relative to instances and plain bit-fields.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">     !! ADI Confidential !!</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">       INTERNAL USE ONLY. </span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">       NOT FOR EXTERNAL DISTRIBUTION.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">     Copyright (c) 2020 Analog Devices, Inc.  All Rights Reserved.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">     This software is proprietary and confidential to Analog Devices, Inc. and</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     its licensors.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">     This file was auto-generated. Do not make local changes to this file.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">     Auto generation script information:</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">       Script        : /usr/cadtools/bin/yoda.dir/generators/inc/GenHeaders_main.py</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">       Last modified : 25-Mar-2020</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   ================================================================================ */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef NEWTON_ADDR_RDEF_H</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define NEWTON_ADDR_RDEF_H</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#if defined(_LANGUAGE_C) || (defined(__GNUC__) &amp;&amp; !defined(__ASSEMBLER__))</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _LANGUAGE_C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">        USEQ_REGS_MAP1 Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define INST_USEQ_REGS                                           (0X00000000U)    </span><span class="comment">/* useq_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef USEQ_REGS_MAP1_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define USEQ_REGS_MAP1_ADDR_RDEF_H_    </span><span class="comment">/* USEQ_REGS_MAP1: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define MASK_USEQ_REGS_MAP1                                      (0XFFFFFFFFU)    </span><span class="comment">/* USEQ_REGS_MAP1: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">        USEQ_REGS_MAP1 Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_SEQUENCESTARTADDR                    (0X0) </span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_SEQUENCEENDADDR                      (0X0) </span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQCONTROLREGISTER                  (0X0) </span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FRAMESYNCCTRL                        (0X0) </span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_BREAKPOINTCTRL                       (0X0) </span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_UPDATESTAMP                          (0X0) </span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_DIGPWRDOWN                           (0X0) </span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL                 (0X0) </span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXGAINTAG1READOUTCTRL               (0X0) </span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL                 (0X0) </span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXSATURATEREADOUTCTRL               (0X0) </span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ROWCNTINCRCONTROL                    (0X0) </span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL                 (0X0) </span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXGAINTAG0READOUTCTRL               (0X0) </span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_I2CCTRL                              (0X2) </span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_SEQUENCESTATUS                       (0X0) </span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL                   (0X1) </span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_CALLRPTCOUNT                         (0X0) </span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GTSWAP                               (0X2) </span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_INTERRUPTENABLE                      (0X0) </span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ERRORSET                             (0X0) </span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ERRORSTATUS                          (0X0) </span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPIOCTRL                             (0X0) </span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPIOINPUT                            (0X0) </span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPIOOUTPUTSET                        (0X0) </span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPIOOUTPUTCLR                        (0X0) </span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXELINTERFACECTRL                   (0X0) </span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ROWCNTINCRCONTROL2                   (0X0) </span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPIOFSYNCSNAPSHOT                    (0X0) </span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE                    (0X0) </span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_CTIMECTRL                            (0X0) </span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_CTIME_0                              (0X0) </span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_CTIME_1                              (0X0) </span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_CTIME_2                              (0X0) </span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_CTIME_3                              (0X0) </span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_CTIME_4                              (0X0) </span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_CTIME_5                              (0X0) </span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_SOFT_RESET                           (0X7B19) </span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_WAITFORSYNCPOLARITY                  (0X0) </span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQ_DFT                             (0X22) </span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQ_PARITY                          (0X0) </span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_HSP_DFT                              (0X2) </span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PCCOND                               (0X0) </span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR0                                (0X0) </span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR1                                (0X0) </span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR2                                (0X0) </span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR3                                (0X0) </span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR4                                (0X0) </span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR5                                (0X0) </span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR6                                (0X0) </span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR7                                (0X0) </span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR8                                (0X0) </span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR9                                (0X0) </span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR10                               (0X0) </span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR11                               (0X0) </span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR12                               (0X0) </span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR13                               (0X0) </span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR14                               (0X0) </span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR15                               (0X0) </span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_AMPCLKCTRL                           (0X0) </span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_AMPCLK2CTRL                          (0X0) </span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_AMPCLK3CTRL1                         (0X0) </span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_AMPCLK3CTRL2                         (0X0) </span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_NOISERESETCTRL1                      (0X0) </span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_NOISERESETCTRL2                      (0X0) </span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXRESETCTRL1                        (0X0) </span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PIXRESETCTRL2                        (0X0) </span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPIOPINFUNC1                         (0X0) </span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPIOPINFUNC2                         (0X0) </span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQ_DBGMUX                          (0X0) </span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX                     (0X0) </span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_MM_CTRL                              (0X0) </span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ERRJMPADDR                           (0X0) </span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_STOPERRENA                           (0X0) </span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ADCCNVTCTRL1                         (0X0) </span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ADCCNVTCTRL2                         (0X0) </span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ADCCNVTCTRL3                         (0X0) </span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_ADCCNVTCTRL4                         (0X0) </span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GAINTAG1CLKCTRL1                     (0X0) </span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GAINTAG1CLKCTRL2                     (0X0) </span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL1                   (0X0) </span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL2                   (0X0) </span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GAINTAGTHRESHSEL                     (0X0) </span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GAINTAG0CLKCTRL1                     (0X0) </span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GAINTAG0CLKCTRL2                     (0X0) </span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FORCESFCTRL1                         (0X0) </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FORCESFCTRL2                         (0X0) </span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FORCEIPDACTRL1                       (0X0) </span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FORCEIPDACTRL2                       (0X0) </span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQRAMLOADADDR                      (0X0) </span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQRAMRDSTADDR                      (0X0) </span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQRAMLOADDATA                      (0X0) </span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQRAMLOADDATAALIAS                 (0X0) </span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQRAMRDDATA                        (0X0) </span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_USEQRAMRDDATAALIAS                   (0X0) </span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PWM_CTRL_0                           (0X0) </span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_PWM_CTRL_1                           (0X0) </span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FSYNCCTRL                            (0X0) </span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FSYNCSTATUS                          (0X0) </span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FSYNCLSMODCNTR_0                     (0X0) </span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FSYNCLSMODCNTR_1                     (0X0) </span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FSYNCINTCNTR_0                       (0X0) </span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FSYNCINTCNTR_1                       (0X0) </span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FSYNCSYSCNTR_0                       (0X0) </span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_FSYNCSYSCNTR_1                       (0X0) </span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR16                               (0X0) </span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR17                               (0X0) </span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR18                               (0X0) </span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR19                               (0X0) </span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR20                               (0X0) </span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR21                               (0X0) </span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR22                               (0X0) </span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR23                               (0X0) </span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR24                               (0X0) </span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR25                               (0X0) </span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR26                               (0X0) </span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR27                               (0X0) </span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR28                               (0X0) </span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR29                               (0X0) </span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR30                               (0X0) </span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP1_GPRR31                               (0X0) </span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">        USEQ_REGS_MAP1 Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">          SEQUENCESTARTADDR                                     Value             Description</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SEQUENCESTARTADDR_SEQUENCE_START_ADDR (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SEQUENCESTARTADDR_SEQUENCE_START_ADDR (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SEQUENCESTARTADDR_SEQUENCE_START_ADDR (0X0FFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">          SEQUENCEENDADDR                                       Value             Description</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SEQUENCEENDADDR_SEQUENCE_END_ADDR (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SEQUENCEENDADDR_SEQUENCE_END_ADDR (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SEQUENCEENDADDR_SEQUENCE_END_ADDR (0X0FFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">          USEQCONTROLREGISTER                                   Value             Description</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQCONTROLREGISTER_START_EXEC    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQCONTROLREGISTER_START_EXEC    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQCONTROLREGISTER_START_EXEC    (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQCONTROLREGISTER_STOP_EXEC     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQCONTROLREGISTER_STOP_EXEC     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQCONTROLREGISTER_STOP_EXEC     (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_PAD      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_PAD      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_PAD      (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_SEQRAM (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_SEQRAM (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_SEQRAM (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_WAVERAM (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_WAVERAM (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_WAVERAM (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_MAPRAM (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_MAPRAM (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQCONTROLREGISTER_UPDATE_MAPRAM (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_LC       (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_LC       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_LC       (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_POKE     (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_POKE     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQCONTROLREGISTER_LOAD_POKE     (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">          FRAMESYNCCTRL                                         Value             Description</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FRAMESYNCCTRL_EN_EXT_SYNC         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FRAMESYNCCTRL_EN_EXT_SYNC         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FRAMESYNCCTRL_EN_EXT_SYNC         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FRAMESYNCCTRL_EXT_SYNC_MODE       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FRAMESYNCCTRL_EXT_SYNC_MODE       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FRAMESYNCCTRL_EXT_SYNC_MODE       (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FRAMESYNCCTRL_EXT_SYNC_CNT        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FRAMESYNCCTRL_EXT_SYNC_CNT        (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FRAMESYNCCTRL_EXT_SYNC_CNT        (0X003CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">          BREAKPOINTCTRL                                        Value             Description</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK                (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK_RES            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK_RES            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK_RES            (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_BREAKPOINTCTRL_SEQ_ENABLE         (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_BREAKPOINTCTRL_SEQ_ENABLE         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_BREAKPOINTCTRL_SEQ_ENABLE         (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK_SEQ_RAM_ADDR   (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK_SEQ_RAM_ADDR   (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_BREAKPOINTCTRL_BRK_SEQ_RAM_ADDR   (0X7FF8U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">          UPDATESTAMP                                           Value             Description</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_UPDATESTAMP_UPDATE_STAMP          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_UPDATESTAMP_UPDATE_STAMP          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_UPDATESTAMP_UPDATE_STAMP          (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">          DIGPWRDOWN                                            Value             Description</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_DIGPWRDOWN_PD_DE                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_DIGPWRDOWN_PD_DE                  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_DIGPWRDOWN_PD_DE                  (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_DIGPWRDOWN_PD_CSI                 (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_DIGPWRDOWN_PD_CSI                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_DIGPWRDOWN_PD_CSI                 (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_DIGPWRDOWN_PD_DATAPATH            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_DIGPWRDOWN_PD_DATAPATH            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_DIGPWRDOWN_PD_DATAPATH            (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_DIGPWRDOWN_PD_SPI_MASTER          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_DIGPWRDOWN_PD_SPI_MASTER          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_DIGPWRDOWN_PD_SPI_MASTER          (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_DIGPWRDOWN_PD_PCM                 (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_DIGPWRDOWN_PD_PCM                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_DIGPWRDOWN_PD_PCM                 (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_DIGPWRDOWN_PD_LPS2                (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_DIGPWRDOWN_PD_LPS2                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_DIGPWRDOWN_PD_LPS2                (0X1000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_DIGPWRDOWN_PD_SS                  (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_DIGPWRDOWN_PD_SS                  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_DIGPWRDOWN_PD_SS                  (0X2000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_DIGPWRDOWN_PD_LPS1                (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_DIGPWRDOWN_PD_LPS1                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_DIGPWRDOWN_PD_LPS1                (0X4000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">          PIXGAINTAG1LATCHCTRL                                  Value             Description</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_EN (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_EN (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_RISE_CNVT_CNT (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_RISE_CNVT_CNT (0X0006U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_RISE_CLK_CNT (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_RISE_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_RISE_CLK_CNT (0X0078U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_FALL_CNVT_CNT (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_FALL_CNVT_CNT (0X0180U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_FALL_CLK_CNT (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_FALL_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG1LATCHCTRL_PIXGAINTAG1_LATCH_FALL_CLK_CNT (0X1E00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">          PIXGAINTAG1READOUTCTRL                                Value             Description</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG1READOUTCTRL_PIXGAINTAG1_READOUT_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG1READOUTCTRL_PIXGAINTAG1_READOUT_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG1READOUTCTRL_PIXGAINTAG1_READOUT_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG1READOUTCTRL_PIXGAINTAG1_READOUT_CLK_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG1READOUTCTRL_PIXGAINTAG1_READOUT_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG1READOUTCTRL_PIXGAINTAG1_READOUT_CLK_CNT (0X003CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">          PIXSATURATELATCHCTRL                                  Value             Description</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_EN (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_EN (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_RISE_CNVT_CNT (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_RISE_CNVT_CNT (0X0006U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_RISE_CLK_CNT (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_RISE_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_RISE_CLK_CNT (0X0078U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_FALL_CNVT_CNT (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_FALL_CNVT_CNT (0X0180U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_FALL_CLK_CNT (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_FALL_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXSATURATELATCHCTRL_PIXSATURATE_LATCH_FALL_CLK_CNT (0X1E00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">          PIXSATURATEREADOUTCTRL                                Value             Description</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXSATURATEREADOUTCTRL_PIXSATURATE_READOUT_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXSATURATEREADOUTCTRL_PIXSATURATE_READOUT_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXSATURATEREADOUTCTRL_PIXSATURATE_READOUT_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXSATURATEREADOUTCTRL_PIXSATURATE_READOUT_CLK_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXSATURATEREADOUTCTRL_PIXSATURATE_READOUT_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXSATURATEREADOUTCTRL_PIXSATURATE_READOUT_CLK_CNT (0X003CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">          ROWCNTINCRCONTROL                                     Value             Description</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_CNT_INCR_EN (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_CNT_INCR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_CNT_INCR_EN (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_NO_OF_ADC_CONVERT (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_NO_OF_ADC_CONVERT (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_NO_OF_ADC_CONVERT (0X000EU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_NO_OF_POSEDGE_CLKCYCLE (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_NO_OF_POSEDGE_CLKCYCLE (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_NO_OF_POSEDGE_CLKCYCLE (0X00F0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_INCR_STRIDE (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_INCR_STRIDE (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_INCR_STRIDE (0X0F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_INCR_DIR (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_INCR_DIR (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ROWCNTINCRCONTROL_AUTO_ROW_INCR_DIR (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">          PIXGAINTAG0LATCHCTRL                                  Value             Description</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_EN (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_EN (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_RISE_CNVT_CNT (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_RISE_CNVT_CNT (0X0006U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_RISE_CLK_CNT (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_RISE_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_RISE_CLK_CNT (0X0078U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_FALL_CNVT_CNT (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_FALL_CNVT_CNT (0X0180U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_FALL_CLK_CNT (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_FALL_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG0LATCHCTRL_PIXGAINTAG0_LATCH_FALL_CLK_CNT (0X1E00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">          PIXGAINTAG0READOUTCTRL                                Value             Description</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG0READOUTCTRL_PIXGAINTAG0_READOUT_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG0READOUTCTRL_PIXGAINTAG0_READOUT_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG0READOUTCTRL_PIXGAINTAG0_READOUT_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXGAINTAG0READOUTCTRL_PIXGAINTAG0_READOUT_CLK_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXGAINTAG0READOUTCTRL_PIXGAINTAG0_READOUT_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXGAINTAG0READOUTCTRL_PIXGAINTAG0_READOUT_CLK_CNT (0X003CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">          I2CCTRL                                               Value             Description</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_I2CCTRL_I2CRDPREFETCHENABLE       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_I2CCTRL_I2CRDPREFETCHENABLE       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_I2CCTRL_I2CRDPREFETCHENABLE       (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_I2CCTRL_I2CBURSTMODE              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_I2CCTRL_I2CBURSTMODE              (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_I2CCTRL_I2CBURSTMODE              (0X0006U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">          SEQUENCESTATUS                                        Value             Description</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_STACK_NO_LSB  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_STACK_NO_LSB  (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_STACK_NO_LSB  (0X0007U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_RPT_CNT_LSB   (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_RPT_CNT_LSB   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_RPT_CNT_LSB   (0X07F8U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SEQUENCESTATUS_SEQ_STATE_MACHINE_STS (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SEQUENCESTATUS_SEQ_STATE_MACHINE_STS (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SEQUENCESTATUS_SEQ_STATE_MACHINE_STS (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_STACK_NO_MSB  (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_STACK_NO_MSB  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SEQUENCESTATUS_CALL_STACK_NO_MSB  (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">          SYSTEMCLOCKCONTROL                                    Value             Description</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_SYS_SEL    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_SYS_SEL    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_SYS_SEL    (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_PROC_SEL   (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_PROC_SEL   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_PROC_SEL   (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_DE_SEL     (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_DE_SEL     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SYSTEMCLOCKCONTROL_CLK_DE_SEL     (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">          CALLRPTCOUNT                                          Value             Description</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_CALLRPTCOUNT_CALL_RPT_CNT         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_CALLRPTCOUNT_CALL_RPT_CNT         (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_CALLRPTCOUNT_CALL_RPT_CNT         (0X0FFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">          GTSWAP                                                Value             Description</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GTSWAP_GT01_SWAP                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GTSWAP_GT01_SWAP                  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GTSWAP_GT01_SWAP                  (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GTSWAP_AMP_CLK_FINAL_INVERT       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GTSWAP_AMP_CLK_FINAL_INVERT       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GTSWAP_AMP_CLK_FINAL_INVERT       (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">          INTERRUPTENABLE                                       Value             Description</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_PSEUDO_ERR_EN (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_PSEUDO_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_PSEUDO_ERR_EN (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CAL_STACK_OVRFLOW_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CAL_STACK_OVRFLOW_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CAL_STACK_OVRFLOW_ERR_EN (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CAL_STACK_UNDR_RUN_ERR_EN (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CAL_STACK_UNDR_RUN_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CAL_STACK_UNDR_RUN_ERR_EN (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_INVALID_OPCOD_ERR_EN (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_INVALID_OPCOD_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_INVALID_OPCOD_ERR_EN (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CSI_TX_PKT_CMD_ERR_EN (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CSI_TX_PKT_CMD_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_CSI_TX_PKT_CMD_ERR_EN (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_FIRMWARE_PARITY_ERR_EN (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_FIRMWARE_PARITY_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_FIRMWARE_PARITY_ERR_EN (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_APB_TIMEOUT_ERR_EN (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_APB_TIMEOUT_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_APB_TIMEOUT_ERR_EN (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_COLCORRECT_PARITY_ERR_EN (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_COLCORRECT_PARITY_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_COLCORRECT_PARITY_ERR_EN (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_MIPI_CSI2_UNDERFLOW_ERR_EN (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_MIPI_CSI2_UNDERFLOW_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_MIPI_CSI2_UNDERFLOW_ERR_EN (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_COMPRESSION_PARITY_ERR_EN (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_COMPRESSION_PARITY_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_COMPRESSION_PARITY_ERR_EN (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_REG_WR_ERR_EN (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_REG_WR_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_REG_WR_ERR_EN (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_INVALID_OPERAND_ERR_EN (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_INVALID_OPERAND_ERR_EN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_INVALID_OPERAND_ERR_EN (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_USER_DEFINED_ERR_EN (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_USER_DEFINED_ERR_EN (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_INTERRUPTENABLE_INTERRUPT_USER_DEFINED_ERR_EN (0XF000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">          ERRORSET                                              Value             Description</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSET_SET_PSEUDO_ERROR         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSET_SET_PSEUDO_ERROR         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSET_SET_PSEUDO_ERROR         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSET_SET_USER_DEFINED_ERROR   (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSET_SET_USER_DEFINED_ERROR   (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSET_SET_USER_DEFINED_ERROR   (0XF000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">          ERRORSTATUS                                           Value             Description</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_PSEUDO_ERROR          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_PSEUDO_ERROR          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_PSEUDO_ERROR          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_CALL_STACK_OVERFLOW_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_CALL_STACK_OVERFLOW_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_CALL_STACK_OVERFLOW_ERROR (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_CALL_STACK_UNDERRUN_ERROR (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_CALL_STACK_UNDERRUN_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_CALL_STACK_UNDERRUN_ERROR (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_INVALID_OPCODE_ERROR  (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_INVALID_OPCODE_ERROR  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_INVALID_OPCODE_ERROR  (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_BUF_CSI_TX_PKT_CMD_ERROR (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_BUF_CSI_TX_PKT_CMD_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_BUF_CSI_TX_PKT_CMD_ERROR (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_FIRMWARE_PARITY_ERROR (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_FIRMWARE_PARITY_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_FIRMWARE_PARITY_ERROR (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_APB_TIMEOUT_ERROR     (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_APB_TIMEOUT_ERROR     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_APB_TIMEOUT_ERROR     (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_COLCORRECT_PARITY_ERROR (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_COLCORRECT_PARITY_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_COLCORRECT_PARITY_ERROR (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_MIPI_CSI_2_UNDERFLOW_ERROR (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_MIPI_CSI_2_UNDERFLOW_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_MIPI_CSI_2_UNDERFLOW_ERROR (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_COMPRESSION_PARITY_ERROR (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_COMPRESSION_PARITY_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_COMPRESSION_PARITY_ERROR (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_REG_WR_ERROR          (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_REG_WR_ERROR          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_REG_WR_ERROR          (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_INVALID_OPERAND_ERROR (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_INVALID_OPERAND_ERROR (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_INVALID_OPERAND_ERROR (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRORSTATUS_USER_DEFINED_ERROR    (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRORSTATUS_USER_DEFINED_ERROR    (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRORSTATUS_USER_DEFINED_ERROR    (0XF000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">          GPIOCTRL                                              Value             Description</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOCTRL_GPIO_DIRECTION           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOCTRL_GPIO_DIRECTION           (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOCTRL_GPIO_DIRECTION           (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">          GPIOINPUT                                             Value             Description</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOINPUT_GPIO_IN                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOINPUT_GPIO_IN                 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOINPUT_GPIO_IN                 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">          GPIOOUTPUTSET                                         Value             Description</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOOUTPUTSET_GPIO_OUT            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOOUTPUTSET_GPIO_OUT            (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOOUTPUTSET_GPIO_OUT            (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">          GPIOOUTPUTCLR                                         Value             Description</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOOUTPUTCLR_GPIO_OUT            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOOUTPUTCLR_GPIO_OUT            (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOOUTPUTCLR_GPIO_OUT            (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">          PIXELINTERFACECTRL                                    Value             Description</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXELINTERFACECTRL_READ           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXELINTERFACECTRL_READ           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXELINTERFACECTRL_READ           (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXELINTERFACECTRL_GLOBAL_RESET   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXELINTERFACECTRL_GLOBAL_RESET   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXELINTERFACECTRL_GLOBAL_RESET   (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">          ROWCNTINCRCONTROL2                                    Value             Description</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ROWCNTINCRCONTROL2_AUTO_ROW_INCR_STRIDE_MSB (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ROWCNTINCRCONTROL2_AUTO_ROW_INCR_STRIDE_MSB (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ROWCNTINCRCONTROL2_AUTO_ROW_INCR_STRIDE_MSB (0X01F0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; </div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">          GPIOFSYNCSNAPSHOT                                     Value             Description</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOFSYNCSNAPSHOT_GPIO_FSYNC_SNAPSHOT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOFSYNCSNAPSHOT_GPIO_FSYNC_SNAPSHOT (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOFSYNCSNAPSHOT_GPIO_FSYNC_SNAPSHOT (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; </div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">          WAITFORSYNCSOURCE                                     Value             Description</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_DATAPATH_DONE_SOURCE (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_DATAPATH_DONE_SOURCE (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_DATAPATH_DONE_SOURCE (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SHIFT_CHAIN_DONE_SOURCE (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SHIFT_CHAIN_DONE_SOURCE (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SHIFT_CHAIN_DONE_SOURCE (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_MIPI_ULPS_END_SOURCE (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_MIPI_ULPS_END_SOURCE (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_MIPI_ULPS_END_SOURCE (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_DE_DONE_SOURCE  (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_DE_DONE_SOURCE  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_DE_DONE_SOURCE  (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SPIM_WRITE_DONE_SOURCE (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SPIM_WRITE_DONE_SOURCE (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SPIM_WRITE_DONE_SOURCE (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SPIM_READ_DONE  (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SPIM_READ_DONE  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_SPIM_READ_DONE  (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_ADCPLL_LOCK_SOURCE (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_ADCPLL_LOCK_SOURCE (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_ADCPLL_LOCK_SOURCE (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_TEMP_SENSOR_DONE_SOURCE (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_TEMP_SENSOR_DONE_SOURCE (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_TEMP_SENSOR_DONE_SOURCE (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO2_SOURCE    (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO2_SOURCE    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO2_SOURCE    (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO3_SOURCE    (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO3_SOURCE    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO3_SOURCE    (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO4_SOURCE    (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO4_SOURCE    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO4_SOURCE    (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO5_SOURCE    (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO5_SOURCE    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO5_SOURCE    (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO6_SOURCE    (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO6_SOURCE    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO6_SOURCE    (0X1000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO7_SOURCE    (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO7_SOURCE    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO7_SOURCE    (0X2000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO8_SOURCE    (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO8_SOURCE    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO8_SOURCE    (0X4000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO9_SOURCE    (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO9_SOURCE    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCSOURCE_GPIO9_SOURCE    (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160; </div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">          CTIMECTRL                                             Value             Description</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_CTIMECTRL_CTIME_ENABLE            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_CTIMECTRL_CTIME_ENABLE            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_CTIMECTRL_CTIME_ENABLE            (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160; </div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">          CTIME_0                                               Value             Description</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_CTIME_0_CTIME_LO                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_CTIME_0_CTIME_LO                  (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_CTIME_0_CTIME_LO                  (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">          CTIME_1                                               Value             Description</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_CTIME_1_CTIME_HI                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_CTIME_1_CTIME_HI                  (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_CTIME_1_CTIME_HI                  (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">          CTIME_2                                               Value             Description</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_CTIME_2_CAPTURE_START_TIME_LO     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_CTIME_2_CAPTURE_START_TIME_LO     (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_CTIME_2_CAPTURE_START_TIME_LO     (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">          CTIME_3                                               Value             Description</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_CTIME_3_CAPTURE_START_TIME_HI     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_CTIME_3_CAPTURE_START_TIME_HI     (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_CTIME_3_CAPTURE_START_TIME_HI     (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">          CTIME_4                                               Value             Description</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_CTIME_4_CAPTURE_END_TIME_LO       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_CTIME_4_CAPTURE_END_TIME_LO       (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_CTIME_4_CAPTURE_END_TIME_LO       (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">          CTIME_5                                               Value             Description</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_CTIME_5_CAPTURE_END_TIME_HI       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_CTIME_5_CAPTURE_END_TIME_HI       (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_CTIME_5_CAPTURE_END_TIME_HI       (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">          SOFT_RESET                                            Value             Description</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_DE          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_DE          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_DE          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_CSI         (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_CSI         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_CSI         (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_DATAPATH    (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_DATAPATH    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_DATAPATH    (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_SPI_MASTER  (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_SPI_MASTER  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_SPI_MASTER  (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_BOOT_MEM    (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_BOOT_MEM    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_BOOT_MEM    (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_PCM         (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_PCM         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_PCM         (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_LPS2        (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_LPS2        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_LPS2        (0X1000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_SS          (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_SS          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_SS          (0X2000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_LPS1        (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_LPS1        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_SOFT_RESET_SOFT_RESET_LPS1        (0X4000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">          WAITFORSYNCPOLARITY                                   Value             Description</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_WAITFORSYNCPOLARITY_WAIT_FOR_SYNC_POL (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_WAITFORSYNCPOLARITY_WAIT_FOR_SYNC_POL (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_WAITFORSYNCPOLARITY_WAIT_FOR_SYNC_POL (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160; </div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">          USEQ_DFT                                              Value             Description</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DFT_SEQRAM_MARGIN            (0U)           </span><span class="comment">/* SeqRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DFT_SEQRAM_MARGIN            (2U)           </span><span class="comment">/* SeqRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DFT_SEQRAM_MARGIN            (0X0003U)      </span><span class="comment">/* SeqRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DFT_SEQRAM_DST               (2U)           </span><span class="comment">/* SeqRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DFT_SEQRAM_DST               (1U)           </span><span class="comment">/* SeqRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DFT_SEQRAM_DST               (0X0004U)      </span><span class="comment">/* SeqRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DFT_WAVERAM_MARGIN           (4U)           </span><span class="comment">/* WaveRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DFT_WAVERAM_MARGIN           (2U)           </span><span class="comment">/* WaveRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DFT_WAVERAM_MARGIN           (0X0030U)      </span><span class="comment">/* WaveRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DFT_WAVERAM_DST              (6U)           </span><span class="comment">/* WaveRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DFT_WAVERAM_DST              (1U)           </span><span class="comment">/* WaveRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DFT_WAVERAM_DST              (0X0040U)      </span><span class="comment">/* WaveRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DFT_MAPRAM_MARGIN            (8U)           </span><span class="comment">/* WaveRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DFT_MAPRAM_MARGIN            (1U)           </span><span class="comment">/* WaveRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DFT_MAPRAM_MARGIN            (0X0100U)      </span><span class="comment">/* WaveRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">          USEQ_PARITY                                           Value             Description</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_PARITY_SEQRAM_PARITY_ERR     (0U)           </span><span class="comment">/* Parity Error in Sequence RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_PARITY_SEQRAM_PARITY_ERR     (1U)           </span><span class="comment">/* Parity Error in Sequence RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_PARITY_SEQRAM_PARITY_ERR     (0X0001U)      </span><span class="comment">/* Parity Error in Sequence RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_PARITY_MAPRAM_PARITY_ERR     (1U)           </span><span class="comment">/* Parity error in map RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_PARITY_MAPRAM_PARITY_ERR     (1U)           </span><span class="comment">/* Parity error in map RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_PARITY_MAPRAM_PARITY_ERR     (0X0002U)      </span><span class="comment">/* Parity error in map RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_PARITY_WAVERAM_PARITY_ERR    (2U)           </span><span class="comment">/* Parity error in wave RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_PARITY_WAVERAM_PARITY_ERR    (1U)           </span><span class="comment">/* Parity error in wave RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_PARITY_WAVERAM_PARITY_ERR    (0X0004U)      </span><span class="comment">/* Parity error in wave RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160; </div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">          HSP_DFT                                               Value             Description</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_HSP_DFT_HSP_SPRAM_MARGIN          (0U)           </span><span class="comment">/* HSP SPRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_HSP_DFT_HSP_SPRAM_MARGIN          (2U)           </span><span class="comment">/* HSP SPRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_HSP_DFT_HSP_SPRAM_MARGIN          (0X0003U)      </span><span class="comment">/* HSP SPRAM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_HSP_DFT_HSP_SPRAM_DST             (2U)           </span><span class="comment">/* HSP SPRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_HSP_DFT_HSP_SPRAM_DST             (1U)           </span><span class="comment">/* HSP SPRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_HSP_DFT_HSP_SPRAM_DST             (0X0004U)      </span><span class="comment">/* HSP SPRAM DST (Disable Self Timing) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_HSP_DFT_HSP_SPROM_MARGIN          (4U)           </span><span class="comment">/* HSP SPROM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_HSP_DFT_HSP_SPROM_MARGIN          (1U)           </span><span class="comment">/* HSP SPROM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_HSP_DFT_HSP_SPROM_MARGIN          (0X0010U)      </span><span class="comment">/* HSP SPROM Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_HSP_DFT_HSP_1024X38_MARGIN        (5U)           </span><span class="comment">/* HSP 1024x38 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_HSP_DFT_HSP_1024X38_MARGIN        (1U)           </span><span class="comment">/* HSP 1024x38 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_HSP_DFT_HSP_1024X38_MARGIN        (0X0020U)      </span><span class="comment">/* HSP 1024x38 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_HSP_DFT_HSP_256X76_MARGIN         (6U)           </span><span class="comment">/* HSP 256x76 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_HSP_DFT_HSP_256X76_MARGIN         (1U)           </span><span class="comment">/* HSP 256x76 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_HSP_DFT_HSP_256X76_MARGIN         (0X0040U)      </span><span class="comment">/* HSP 256x76 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_HSP_DFT_HSP_128X76_MARGIN         (7U)           </span><span class="comment">/* HSP 128x76 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_HSP_DFT_HSP_128X76_MARGIN         (1U)           </span><span class="comment">/* HSP 128x76 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_HSP_DFT_HSP_128X76_MARGIN         (0X0080U)      </span><span class="comment">/* HSP 128x76 Margin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">          PCCOND                                                Value             Description</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PCCOND_PC                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PCCOND_PC                         (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PCCOND_PC                         (0X0FFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PCCOND_COND                       (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PCCOND_COND                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PCCOND_COND                       (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">          GPRR0                                                 Value             Description</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR0_GPR_R0                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR0_GPR_R0                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR0_GPR_R0                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160; </div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">          GPRR1                                                 Value             Description</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR1_GPR_R1                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR1_GPR_R1                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR1_GPR_R1                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160; </div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">          GPRR2                                                 Value             Description</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR2_GPR_R2                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR2_GPR_R2                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR2_GPR_R2                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">          GPRR3                                                 Value             Description</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR3_GPR_R3                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR3_GPR_R3                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR3_GPR_R3                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160; </div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">          GPRR4                                                 Value             Description</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR4_GPR_R4                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR4_GPR_R4                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR4_GPR_R4                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160; </div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">          GPRR5                                                 Value             Description</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR5_GPR_R5                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR5_GPR_R5                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR5_GPR_R5                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; </div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">          GPRR6                                                 Value             Description</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR6_GPR_R6                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR6_GPR_R6                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR6_GPR_R6                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">          GPRR7                                                 Value             Description</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR7_GPR_R7                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR7_GPR_R7                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR7_GPR_R7                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160; </div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">          GPRR8                                                 Value             Description</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR8_GPR_R8                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR8_GPR_R8                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR8_GPR_R8                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160; </div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">          GPRR9                                                 Value             Description</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR9_GPR_R9                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR9_GPR_R9                      (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR9_GPR_R9                      (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">          GPRR10                                                Value             Description</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR10_GPR_R10                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR10_GPR_R10                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR10_GPR_R10                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160; </div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">          GPRR11                                                Value             Description</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR11_GPR_R11                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR11_GPR_R11                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR11_GPR_R11                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">          GPRR12                                                Value             Description</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR12_GPR_R12                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR12_GPR_R12                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR12_GPR_R12                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160; </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">          GPRR13                                                Value             Description</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR13_GPR_R13                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR13_GPR_R13                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR13_GPR_R13                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160; </div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">          GPRR14                                                Value             Description</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR14_GPR_R14                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR14_GPR_R14                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR14_GPR_R14                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">          GPRR15                                                Value             Description</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR15_GPR_R15                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR15_GPR_R15                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR15_GPR_R15                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160; </div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">          AMPCLKCTRL                                            Value             Description</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_RISE_CNVT_CNT  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_RISE_CNVT_CNT  (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_RISE_CNVT_CNT  (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_RISE_CLK_CNT   (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_RISE_CLK_CNT   (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_RISE_CLK_CNT   (0X003CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_FALL_CNVT_CNT  (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_FALL_CNVT_CNT  (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_FALL_CNVT_CNT  (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_FALL_CLK_CNT   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_FALL_CLK_CNT   (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLKCTRL_AMP_CLK_FALL_CLK_CNT   (0X0F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160; </div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">          AMPCLK2CTRL                                           Value             Description</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_RISE_CLK_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_RISE_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_RISE_CLK_CNT (0X003CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_FALL_CLK_CNT (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLK2CTRL_AMP_CLK2_FALL_CLK_CNT (0X0F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160; </div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">          AMPCLK3CTRL1                                          Value             Description</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLK3CTRL1_AMP_CLK3_RISE_CLK_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLK3CTRL1_AMP_CLK3_RISE_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLK3CTRL1_AMP_CLK3_RISE_CLK_CNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLK3CTRL1_AMP_CLK3_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLK3CTRL1_AMP_CLK3_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLK3CTRL1_AMP_CLK3_FALL_CLK_CNT (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160; </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">          AMPCLK3CTRL2                                          Value             Description</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLK3CTRL2_AMP_CLK3_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLK3CTRL2_AMP_CLK3_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLK3CTRL2_AMP_CLK3_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_AMPCLK3CTRL2_AMP_CLK3_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_AMPCLK3CTRL2_AMP_CLK3_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_AMPCLK3CTRL2_AMP_CLK3_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160; </div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">          NOISERESETCTRL1                                       Value             Description</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_NOISERESETCTRL1_NOISE_RESET_RISE_CLK_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_NOISERESETCTRL1_NOISE_RESET_RISE_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_NOISERESETCTRL1_NOISE_RESET_RISE_CLK_CNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_NOISERESETCTRL1_NOISE_RESET_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_NOISERESETCTRL1_NOISE_RESET_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_NOISERESETCTRL1_NOISE_RESET_FALL_CLK_CNT (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">          NOISERESETCTRL2                                       Value             Description</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_NOISERESETCTRL2_NOISE_RESET_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_NOISERESETCTRL2_NOISE_RESET_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_NOISERESETCTRL2_NOISE_RESET_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_NOISERESETCTRL2_NOISE_RESET_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_NOISERESETCTRL2_NOISE_RESET_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_NOISERESETCTRL2_NOISE_RESET_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160; </div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">          PIXRESETCTRL1                                         Value             Description</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXRESETCTRL1_PIX_RESET_RISE_CLK_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXRESETCTRL1_PIX_RESET_RISE_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXRESETCTRL1_PIX_RESET_RISE_CLK_CNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXRESETCTRL1_PIX_RESET_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXRESETCTRL1_PIX_RESET_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXRESETCTRL1_PIX_RESET_FALL_CLK_CNT (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160; </div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">          PIXRESETCTRL2                                         Value             Description</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXRESETCTRL2_PIX_RESET_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXRESETCTRL2_PIX_RESET_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXRESETCTRL2_PIX_RESET_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PIXRESETCTRL2_PIX_RESET_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PIXRESETCTRL2_PIX_RESET_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PIXRESETCTRL2_PIX_RESET_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160; </div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">          GPIOPINFUNC1                                          Value             Description</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO0_PIN_FUNC       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO0_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO0_PIN_FUNC       (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO1_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO1_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO1_PIN_FUNC       (0X000CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO2_PIN_FUNC       (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO2_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO2_PIN_FUNC       (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO3_PIN_FUNC       (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO3_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO3_PIN_FUNC       (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO4_PIN_FUNC       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO4_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO4_PIN_FUNC       (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO5_PIN_FUNC       (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO5_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO5_PIN_FUNC       (0X0C00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO6_PIN_FUNC       (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO6_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO6_PIN_FUNC       (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO7_PIN_FUNC       (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO7_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC1_GPIO7_PIN_FUNC       (0XC000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160; </div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">          GPIOPINFUNC2                                          Value             Description</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO8_PIN_FUNC       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO8_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO8_PIN_FUNC       (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO9_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO9_PIN_FUNC       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO9_PIN_FUNC       (0X000CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO10_PIN_FUNC      (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO10_PIN_FUNC      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO10_PIN_FUNC      (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO11_PIN_FUNC      (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO11_PIN_FUNC      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO11_PIN_FUNC      (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO12_PIN_FUNC      (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO12_PIN_FUNC      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO12_PIN_FUNC      (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO13_PIN_FUNC      (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO13_PIN_FUNC      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO13_PIN_FUNC      (0X0C00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO14_PIN_FUNC      (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO14_PIN_FUNC      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO14_PIN_FUNC      (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO15_PIN_FUNC      (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO15_PIN_FUNC      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPIOPINFUNC2_GPIO15_PIN_FUNC      (0XC000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160; </div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">          USEQ_DBGMUX                                           Value             Description</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DBGMUX_MUXGRP_SEL            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DBGMUX_MUXGRP_SEL            (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DBGMUX_MUXGRP_SEL            (0X0007U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DBGMUX_CMN_SEL0              (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DBGMUX_CMN_SEL0              (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DBGMUX_CMN_SEL0              (0X0700U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DBGMUX_CMN_SEL1              (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DBGMUX_CMN_SEL1              (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DBGMUX_CMN_SEL1              (0X3800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_DBGMUX_DBG_ENABLE            (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_DBGMUX_DBG_ENABLE            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_DBGMUX_DBG_ENABLE            (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160; </div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">          USEQ_CHIP_DBGMUX                                      Value             Description</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_IPMUX_SEL        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_IPMUX_SEL        (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_IPMUX_SEL        (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_DBG_ENABLE       (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_DBG_ENABLE       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_DBG_ENABLE       (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_MM_IPMUX_SEL     (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_MM_IPMUX_SEL     (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_MM_IPMUX_SEL     (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_MM_ENABLE        (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_MM_ENABLE        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQ_CHIP_DBGMUX_MM_ENABLE        (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160; </div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">          MM_CTRL                                               Value             Description</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_MM_CTRL_MM_OUT_SEL                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_MM_CTRL_MM_OUT_SEL                (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_MM_CTRL_MM_OUT_SEL                (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160; </div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">          ERRJMPADDR                                            Value             Description</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ERRJMPADDR_USEQERRJUMPADDR        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ERRJMPADDR_USEQERRJUMPADDR        (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ERRJMPADDR_USEQERRJUMPADDR        (0X0FFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160; </div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">          STOPERRENA                                            Value             Description</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_PSEUDO_ERREN           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_PSEUDO_ERREN           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_PSEUDO_ERREN           (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_CALL_STACK_OVERFLOW_ERREN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_CALL_STACK_OVERFLOW_ERREN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_CALL_STACK_OVERFLOW_ERREN (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_CALL_STACK_UNDERRUN_ERREN (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_CALL_STACK_UNDERRUN_ERREN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_CALL_STACK_UNDERRUN_ERREN (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_INVALID_OPCODE_ERREN   (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_INVALID_OPCODE_ERREN   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_INVALID_OPCODE_ERREN   (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_BUF_MEMORYT_OVERFLOW_ERREN (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_BUF_MEMORYT_OVERFLOW_ERREN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_BUF_MEMORYT_OVERFLOW_ERREN (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_FIRMWARE_PARITY_ERREN  (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_FIRMWARE_PARITY_ERREN  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_FIRMWARE_PARITY_ERREN  (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_FRAME_HEADERT_OVERFLOW_ERREN (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_FRAME_HEADERT_OVERFLOW_ERREN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_FRAME_HEADERT_OVERFLOW_ERREN (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_COLCORRECT_PARITY_ERREN (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_COLCORRECT_PARITY_ERREN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_COLCORRECT_PARITY_ERREN (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_MIPI_CSI_2T_UNDERFLOW_ERREN (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_MIPI_CSI_2T_UNDERFLOW_ERREN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_MIPI_CSI_2T_UNDERFLOW_ERREN (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_COMPRESSON_PARITY_ERREN (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_COMPRESSON_PARITY_ERREN (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_COMPRESSON_PARITY_ERREN (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_REG_WR_ERREN           (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_REG_WR_ERREN           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_REG_WR_ERREN           (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_INVALID_OPERAND_ERREN  (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_INVALID_OPERAND_ERREN  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_INVALID_OPERAND_ERREN  (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_STOPERRENA_USER_DEFINED_ERREN     (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_STOPERRENA_USER_DEFINED_ERREN     (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_STOPERRENA_USER_DEFINED_ERREN     (0XF000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160; </div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">          ADCCNVTCTRL1                                          Value             Description</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL1_ASTART               (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL1_ASTART               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL1_ASTART               (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL1_REPEAT_COUNT         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL1_REPEAT_COUNT         (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL1_REPEAT_COUNT         (0X1FFEU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL1_POL                  (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL1_POL                  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL1_POL                  (0X4000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL1_ABUSY                (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL1_ABUSY                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL1_ABUSY                (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160; </div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">          ADCCNVTCTRL2                                          Value             Description</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL2_EXEC_LENGTH          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL2_EXEC_LENGTH          (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL2_EXEC_LENGTH          (0X3FFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL2_CDIV                 (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL2_CDIV                 (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL2_CDIV                 (0XC000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160; </div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">          ADCCNVTCTRL3                                          Value             Description</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL3_FALL_TIME            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL3_FALL_TIME            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL3_FALL_TIME            (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL3_RISE_TIME            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL3_RISE_TIME            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL3_RISE_TIME            (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160; </div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">          ADCCNVTCTRL4                                          Value             Description</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_ADCCNVTCTRL4_ADC_CNVT_DELAY       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_ADCCNVTCTRL4_ADC_CNVT_DELAY       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_ADCCNVTCTRL4_ADC_CNVT_DELAY       (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160; </div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">          GAINTAG1CLKCTRL1                                      Value             Description</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAG1CLKCTRL1_GAINTAG1_CLK_RISE_CLK_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAG1CLKCTRL1_GAINTAG1_CLK_RISE_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAG1CLKCTRL1_GAINTAG1_CLK_RISE_CLK_CNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAG1CLKCTRL1_GAINTAG1_CLK_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAG1CLKCTRL1_GAINTAG1_CLK_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAG1CLKCTRL1_GAINTAG1_CLK_FALL_CLK_CNT (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">          GAINTAG1CLKCTRL2                                      Value             Description</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAG1CLKCTRL2_GAINTAG1_CLK_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAG1CLKCTRL2_GAINTAG1_CLK_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAG1CLKCTRL2_GAINTAG1_CLK_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAG1CLKCTRL2_GAINTAG1_CLK_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAG1CLKCTRL2_GAINTAG1_CLK_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAG1CLKCTRL2_GAINTAG1_CLK_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160; </div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">          GAINTAGTHRESHCTRL1                                    Value             Description</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL1_GAINTAG_THRESH_RISE_CLK_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL1_GAINTAG_THRESH_RISE_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL1_GAINTAG_THRESH_RISE_CLK_CNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL1_GAINTAG_THRESH_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL1_GAINTAG_THRESH_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL1_GAINTAG_THRESH_FALL_CLK_CNT (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160; </div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">          GAINTAGTHRESHCTRL2                                    Value             Description</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL2_GAINTAG_THRESH_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL2_GAINTAG_THRESH_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL2_GAINTAG_THRESH_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL2_GAINTAG_THRESH_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL2_GAINTAG_THRESH_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAGTHRESHCTRL2_GAINTAG_THRESH_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160; </div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">          GAINTAGTHRESHSEL                                      Value             Description</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAGTHRESHSEL_GAINTAG_THRESH_SEL (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAGTHRESHSEL_GAINTAG_THRESH_SEL (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAGTHRESHSEL_GAINTAG_THRESH_SEL (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAGTHRESHSEL_GAINTAG_THRESH_STATIC (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAGTHRESHSEL_GAINTAG_THRESH_STATIC (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAGTHRESHSEL_GAINTAG_THRESH_STATIC (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160; </div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">          GAINTAG0CLKCTRL1                                      Value             Description</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAG0CLKCTRL1_GAINTAG0_CLK_RISE_CLK_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAG0CLKCTRL1_GAINTAG0_CLK_RISE_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAG0CLKCTRL1_GAINTAG0_CLK_RISE_CLK_CNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAG0CLKCTRL1_GAINTAG0_CLK_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAG0CLKCTRL1_GAINTAG0_CLK_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAG0CLKCTRL1_GAINTAG0_CLK_FALL_CLK_CNT (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160; </div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">          GAINTAG0CLKCTRL2                                      Value             Description</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAG0CLKCTRL2_GAINTAG0_CLK_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAG0CLKCTRL2_GAINTAG0_CLK_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAG0CLKCTRL2_GAINTAG0_CLK_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GAINTAG0CLKCTRL2_GAINTAG0_CLK_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GAINTAG0CLKCTRL2_GAINTAG0_CLK_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GAINTAG0CLKCTRL2_GAINTAG0_CLK_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160; </div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">          FORCESFCTRL1                                          Value             Description</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FORCESFCTRL1_FORCE_SF_RISE_CLK_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FORCESFCTRL1_FORCE_SF_RISE_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FORCESFCTRL1_FORCE_SF_RISE_CLK_CNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FORCESFCTRL1_FORCE_SF_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FORCESFCTRL1_FORCE_SF_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FORCESFCTRL1_FORCE_SF_FALL_CLK_CNT (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160; </div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">          FORCESFCTRL2                                          Value             Description</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FORCESFCTRL2_FORCE_SF_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FORCESFCTRL2_FORCE_SF_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FORCESFCTRL2_FORCE_SF_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FORCESFCTRL2_FORCE_SF_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FORCESFCTRL2_FORCE_SF_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FORCESFCTRL2_FORCE_SF_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160; </div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">          FORCEIPDACTRL1                                        Value             Description</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FORCEIPDACTRL1_FORCE_IPDA_RISE_CLK_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FORCEIPDACTRL1_FORCE_IPDA_RISE_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FORCEIPDACTRL1_FORCE_IPDA_RISE_CLK_CNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FORCEIPDACTRL1_FORCE_IPDA_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FORCEIPDACTRL1_FORCE_IPDA_FALL_CLK_CNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FORCEIPDACTRL1_FORCE_IPDA_FALL_CLK_CNT (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160; </div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">          FORCEIPDACTRL2                                        Value             Description</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FORCEIPDACTRL2_FORCE_IPDA_RISE_CNVT_CNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FORCEIPDACTRL2_FORCE_IPDA_RISE_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FORCEIPDACTRL2_FORCE_IPDA_RISE_CNVT_CNT (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FORCEIPDACTRL2_FORCE_IPDA_FALL_CNVT_CNT (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FORCEIPDACTRL2_FORCE_IPDA_FALL_CNVT_CNT (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FORCEIPDACTRL2_FORCE_IPDA_FALL_CNVT_CNT (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160; </div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">          USEQRAMLOADADDR                                       Value             Description</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQRAMLOADADDR_LD_RAM_SEL        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQRAMLOADADDR_LD_RAM_SEL        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQRAMLOADADDR_LD_RAM_SEL        (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQRAMLOADADDR_LD_ADDR           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQRAMLOADADDR_LD_ADDR           (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQRAMLOADADDR_LD_ADDR           (0X3FFCU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160; </div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">          USEQRAMRDSTADDR                                       Value             Description</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQRAMRDSTADDR_RD_RAM_SEL        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQRAMRDSTADDR_RD_RAM_SEL        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQRAMRDSTADDR_RD_RAM_SEL        (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQRAMRDSTADDR_RD_ADDR           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQRAMRDSTADDR_RD_ADDR           (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQRAMRDSTADDR_RD_ADDR           (0X3FFCU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160; </div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">          USEQRAMLOADDATA                                       Value             Description</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQRAMLOADDATA_LD_DATA           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQRAMLOADDATA_LD_DATA           (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQRAMLOADDATA_LD_DATA           (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160; </div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">          USEQRAMLOADDATAALIAS                                  Value             Description</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQRAMLOADDATAALIAS_LD_DATA_ALIAS (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQRAMLOADDATAALIAS_LD_DATA_ALIAS (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQRAMLOADDATAALIAS_LD_DATA_ALIAS (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160; </div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">          USEQRAMRDDATA                                         Value             Description</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQRAMRDDATA_USEQ_RAM_RD_DATA    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQRAMRDDATA_USEQ_RAM_RD_DATA    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQRAMRDDATA_USEQ_RAM_RD_DATA    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160; </div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">          USEQRAMRDDATAALIAS                                    Value             Description</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_USEQRAMRDDATAALIAS_USEQ_RAM_RD_DATA_ALIAS (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_USEQRAMRDDATAALIAS_USEQ_RAM_RD_DATA_ALIAS (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_USEQRAMRDDATAALIAS_USEQ_RAM_RD_DATA_ALIAS (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160; </div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">          PWM_CTRL_0                                            Value             Description</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PWM_CTRL_0_PWM_PERIOD             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PWM_CTRL_0_PWM_PERIOD             (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PWM_CTRL_0_PWM_PERIOD             (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PWM_CTRL_0_PWM_STEP_SIZE          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PWM_CTRL_0_PWM_STEP_SIZE          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PWM_CTRL_0_PWM_STEP_SIZE          (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160; </div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">          PWM_CTRL_1                                            Value             Description</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PWM_CTRL_1_PWM_REPEAT_PER_STEP    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PWM_CTRL_1_PWM_REPEAT_PER_STEP    (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PWM_CTRL_1_PWM_REPEAT_PER_STEP    (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PWM_CTRL_1_CURRENT_CG             (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PWM_CTRL_1_CURRENT_CG             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PWM_CTRL_1_CURRENT_CG             (0X4000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_PWM_CTRL_1_PWM_BUSY               (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_PWM_CTRL_1_PWM_BUSY               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_PWM_CTRL_1_PWM_BUSY               (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160; </div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">          FSYNCCTRL                                             Value             Description</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_FSYNC_OUT_EN            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_FSYNC_OUT_EN            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_FSYNC_OUT_EN            (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_FSYNC_OUT_MODE          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_FSYNC_OUT_MODE          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_FSYNC_OUT_MODE          (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_EXT_FSYNC_ESH           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_EXT_FSYNC_ESH           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_EXT_FSYNC_ESH           (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_ESH            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_ESH            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_ESH            (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_AUTORESTART    (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_AUTORESTART    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_AUTORESTART    (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_FREEZE         (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_FREEZE         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_FREEZE         (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_START          (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_START          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_LSMODCTR_START          (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_ESH              (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_ESH              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_ESH              (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_AUTORESTART      (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_AUTORESTART      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_AUTORESTART      (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_FREEZE           (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_FREEZE           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_FREEZE           (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_START            (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_START            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_INTCTR_START            (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_ESH              (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_ESH              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_ESH              (0X1000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_AUTORESTART      (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_AUTORESTART      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_AUTORESTART      (0X2000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_FREEZE           (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_FREEZE           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_FREEZE           (0X4000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_START            (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_START            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCCTRL_SYSCTR_START            (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160; </div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">          FSYNCSTATUS                                           Value             Description</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCSTATUS_FSYNC_FLAG            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCSTATUS_FSYNC_FLAG            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCSTATUS_FSYNC_FLAG            (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCSTATUS_LSMODCTR_FLAG         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCSTATUS_LSMODCTR_FLAG         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCSTATUS_LSMODCTR_FLAG         (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCSTATUS_INTCTR_FLAG           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCSTATUS_INTCTR_FLAG           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCSTATUS_INTCTR_FLAG           (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCSTATUS_SYSCTR_FLAG           (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCSTATUS_SYSCTR_FLAG           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCSTATUS_SYSCTR_FLAG           (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160; </div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">          FSYNCLSMODCNTR_0                                      Value             Description</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCLSMODCNTR_0_FSYNC_LSMOD_COUNTER_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCLSMODCNTR_0_FSYNC_LSMOD_COUNTER_0 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCLSMODCNTR_0_FSYNC_LSMOD_COUNTER_0 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160; </div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">          FSYNCLSMODCNTR_1                                      Value             Description</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCLSMODCNTR_1_FSYNC_LSMOD_COUNTER_1 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCLSMODCNTR_1_FSYNC_LSMOD_COUNTER_1 (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCLSMODCNTR_1_FSYNC_LSMOD_COUNTER_1 (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160; </div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">          FSYNCINTCNTR_0                                        Value             Description</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCINTCNTR_0_FSYNC_INT_COUNTER_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCINTCNTR_0_FSYNC_INT_COUNTER_0 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCINTCNTR_0_FSYNC_INT_COUNTER_0 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160; </div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">          FSYNCINTCNTR_1                                        Value             Description</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCINTCNTR_1_FSYNC_INT_COUNTER_1 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCINTCNTR_1_FSYNC_INT_COUNTER_1 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCINTCNTR_1_FSYNC_INT_COUNTER_1 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160; </div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">          FSYNCSYSCNTR_0                                        Value             Description</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCSYSCNTR_0_FSYNC_SYS_COUNTER_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCSYSCNTR_0_FSYNC_SYS_COUNTER_0 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCSYSCNTR_0_FSYNC_SYS_COUNTER_0 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160; </div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">          FSYNCSYSCNTR_1                                        Value             Description</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_FSYNCSYSCNTR_1_FSYNC_SYS_COUNTER_1 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_FSYNCSYSCNTR_1_FSYNC_SYS_COUNTER_1 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_FSYNCSYSCNTR_1_FSYNC_SYS_COUNTER_1 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160; </div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">          GPRR16                                                Value             Description</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR16_GPR_R16                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR16_GPR_R16                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR16_GPR_R16                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160; </div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">          GPRR17                                                Value             Description</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR17_GPR_R17                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR17_GPR_R17                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR17_GPR_R17                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160; </div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">          GPRR18                                                Value             Description</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR18_GPR_R18                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR18_GPR_R18                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR18_GPR_R18                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160; </div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">          GPRR19                                                Value             Description</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR19_GPR_R19                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR19_GPR_R19                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR19_GPR_R19                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160; </div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">          GPRR20                                                Value             Description</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR20_GPR_R20                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR20_GPR_R20                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR20_GPR_R20                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160; </div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">          GPRR21                                                Value             Description</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR21_GPR_R21                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR21_GPR_R21                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR21_GPR_R21                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160; </div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">          GPRR22                                                Value             Description</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR22_GPR_R22                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR22_GPR_R22                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR22_GPR_R22                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160; </div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">          GPRR23                                                Value             Description</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR23_GPR_R23                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR23_GPR_R23                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR23_GPR_R23                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160; </div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">          GPRR24                                                Value             Description</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR24_GPR_R24                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR24_GPR_R24                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR24_GPR_R24                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160; </div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">          GPRR25                                                Value             Description</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR25_GPR_R25                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR25_GPR_R25                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR25_GPR_R25                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160; </div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">          GPRR26                                                Value             Description</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR26_GPR_R26                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR26_GPR_R26                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR26_GPR_R26                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">          GPRR27                                                Value             Description</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR27_GPR_R27                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR27_GPR_R27                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR27_GPR_R27                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160; </div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">          GPRR28                                                Value             Description</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR28_GPR_R28                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR28_GPR_R28                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR28_GPR_R28                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160; </div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">          GPRR29                                                Value             Description</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR29_GPR_R29                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR29_GPR_R29                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR29_GPR_R29                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160; </div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">          GPRR30                                                Value             Description</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR30_GPR_R30                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR30_GPR_R30                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR30_GPR_R30                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160; </div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">          GPRR31                                                Value             Description</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP1_GPRR31_GPR_R31                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP1_GPRR31_GPR_R31                    (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP1_GPRR31_GPR_R31                    (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160; </div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef USEQ_REGS_MAP1_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160; </div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">        AI_REGS_YODA Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define INST_AI_REGS                                             (0X00000100U)    </span><span class="comment">/* ai_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160; </div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160; </div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#ifndef AI_REGS_YODA_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define AI_REGS_YODA_ADDR_RDEF_H_    </span><span class="comment">/* AI_REGS_YODA: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160; </div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define MASK_AI_REGS_YODA                                        (0X000000FFU)    </span><span class="comment">/* AI_REGS_YODA: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160; </div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">        AI_REGS_YODA Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ADC_CTRL0_S1                           (0X4) </span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ADC_CTRL1_S1                           (0X3333) </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ADC_CTRL2_S1                           (0X0) </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ADCPLL_CTRL0_S1                        (0X1C10) </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ADCPLL_CTRL1_S1                        (0X810) </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ADCPLL_CTRL2_S1                        (0X114) </span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_AMP_CTRL0_S1                           (0X0) </span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_AMP_CTRL1_S1                           (0X0) </span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_AMP_CTRL2_S1                           (0X0) </span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CHIP_ID                                (0X5931) </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CKGEN_CTRL                             (0X0) </span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CKGEN_S1                               (0X0) </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CLK_CTRL                               (0X0) </span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CLK_DE_CTRL_S1                         (0X102) </span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CLK_LVDSTX_S1                          (0X2) </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CLKTREE0                               (0XF) </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CLKTREE_S1                             (0X3E0) </span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DAC_CTRL1                              (0X0) </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DAC_CTRL2                              (0X83FF) </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DAC_CTRL0_S1                           (0XAA) </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DAC_CTRL1_S1                           (0X4) </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DAC_CTRL2_S1                           (0X1F1F) </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DAC_CTRL3_S1                           (0X1F1F) </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DAC_DATA                               (0X0) </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_IPDA_CTRL_S1                           (0X20) </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_LS_LVDSTX_S1                           (0X2) </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_LSCTRL0_S1                             (0X88) </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_LSMOD_EN                               (0X3A) </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ROW_CTRL                               (0X200) </span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_PLL_CTRL                               (0X1033) </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_PLL_STATUS                             (0X0) </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_POWER_DOWN_0                           (0X5) </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_POWER_DOWN_ADC_OTHERS                  (0X7F) </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_POWER_DOWN_READOUT                     (0X0) </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_PUMP_S1                                (0X2000) </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_READOUT_S1                             (0X8) </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_REGIF_CTRL                             (0X0) </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_REGIF_RDATA                            (0X0) </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_SSPLL_CTRL0_S1                         (0XF10) </span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_SSPLL_CTRL1_S1                         (0X810) </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_SSPLL_CTRL2_S1                         (0XE) </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_SYSPLL_CTRL0_S1                        (0X1F10) </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_SYSPLL_CTRL1_S1                        (0X810) </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_SYSPLL_CTRL2_S1                        (0X8315) </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ANA_TEST_MUX_S1                        (0X0) </span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_TS_CTRL_S1                             (0X0) </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_TS_CTRL                                (0X4) </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_TS_DATA                                (0X0) </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWENABLE                             (0X8005) </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWREGCTRL0_S2                        (0XAAC0) </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWREGCTRL1_S2                        (0X1000) </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWREGCTRL2_S2                        (0X404) </span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWREGCTRL3_S2                        (0X40) </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWREGCTRL4_S2                        (0XD0D) </span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWSHOCTRL1                           (0X0) </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWSHOCTRL2                           (0X0) </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWSHOCTRL3                           (0X0) </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_VLOWSHODETECT                          (0X0) </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_XOSC_CTRL                              (0X0) </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CHAIN1_LEN                             (0X162) </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_CHAIN2_LEN                             (0X59) </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_MIPITX_CTRL                            (0X1) </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_SSPLL_CTRL3_S1                         (0X0) </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_PIXEL_BIAS                             (0X3) </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DLL_CONTROL                            (0X8) </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ANA_SPARE_0                            (0XA) </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ANA_SPARE_1                            (0X2AAA) </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ANA_SERIAL_SPARE_0                     (0X8AAA) </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ANA_SERIAL_SPARE_1                     (0X6A) </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_ANA_SERIAL_SPARE_2                     (0XAAAA) </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define RSTVAL_AI_REGS_YODA_DEBUG_MUX_CONTROL_REG                  (0X0) </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160; </div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">        AI_REGS_YODA Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160; </div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">          ADC_CTRL0_S1                                          Value             Description</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_DE_MODE                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_DE_MODE                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_DE_MODE                         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_EXT_RESET_SEL                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_EXT_RESET_SEL                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_EXT_RESET_SEL                   (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_EN_10B                          (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_EN_10B                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_EN_10B                          (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_MUX                             (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_MUX                             (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_MUX                             (0X0070U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160; </div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">          ADC_CTRL1_S1                                          Value             Description</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_DN_DELAY                        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_DN_DELAY                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_DN_DELAY                        (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_UP_DELAY                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_UP_DELAY                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_UP_DELAY                        (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160; </div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">          ADC_CTRL2_S1                                          Value             Description</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_IRAMP                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_IRAMP                           (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_IRAMP                           (0X01FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_REGRESET                        (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_REGRESET                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_REGRESET                        (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160; </div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">          ADCPLL_CTRL0_S1                                       Value             Description</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_PHASE_LOCK_DELAY             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_PHASE_LOCK_DELAY             (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_PHASE_LOCK_DELAY             (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_QP                           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_QP                           (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_QP                           (0X1F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_RZ                           (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_RZ                           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_RZ                           (0X6000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_DLPF                         (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_DLPF                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_DLPF                         (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160; </div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">          ADCPLL_CTRL1_S1                                       Value             Description</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_LOCK_ACC                     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_LOCK_ACC                     (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_LOCK_ACC                     (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_UNLOCK_ACC                   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_UNLOCK_ACC                   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_UNLOCK_ACC                   (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160; </div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">          ADCPLL_CTRL2_S1                                       Value             Description</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_C                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_C                            (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_C                            (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_END5                         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_END5                         (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_END5                         (0X0F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_TESTMUX                      (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_TESTMUX                      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_TESTMUX                      (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_TEST_SEL                     (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_TEST_SEL                     (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_TEST_SEL                     (0XC000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160; </div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">          AMP_CTRL0_S1                                          Value             Description</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CFBA                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CFBA                            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CFBA                            (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CFBB                            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CFBB                            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CFBB                            (0X00F0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CFBC                            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CFBC                            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CFBC                            (0X0F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CFBD                            (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CFBD                            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CFBD                            (0XF000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160; </div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">          AMP_CTRL1_S1                                          Value             Description</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CINA                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CINA                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CINA                            (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CINB                            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CINB                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CINB                            (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CINC                            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CINC                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CINC                            (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CIND                            (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CIND                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CIND                            (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160; </div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">          AMP_CTRL2_S1                                          Value             Description</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_S                               (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_S                               (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_S                               (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_TESTSELP                        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_TESTSELP                        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_TESTSELP                        (0X000CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_TESTSELN                        (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_TESTSELN                        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_TESTSELN                        (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_GAINTAG_LATCH_INHIBIT               (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_GAINTAG_LATCH_INHIBIT               (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_GAINTAG_LATCH_INHIBIT               (0X01C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160; </div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">          CHIP_ID                                               Value             Description</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CHIP_ID                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CHIP_ID                             (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CHIP_ID                             (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160; </div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">          CKGEN_CTRL                                            Value             Description</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CG_STATE                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CG_STATE                            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CG_STATE                            (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CG_QBUF_STATE                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CG_QBUF_STATE                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CG_QBUF_STATE                       (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CG_LIGHT_STATE                      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CG_LIGHT_STATE                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CG_LIGHT_STATE                      (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CG_RSTN                             (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CG_RSTN                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CG_RSTN                             (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CG_XTAL_PRESCALE                    (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CG_XTAL_PRESCALE                    (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CG_XTAL_PRESCALE                    (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160; </div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">          CKGEN_S1                                              Value             Description</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CG_INVERT_CLK                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CG_INVERT_CLK                       (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CG_INVERT_CLK                       (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_TEST_SEL                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_TEST_SEL                        (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_TEST_SEL                        (0X3F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160; </div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">          CLK_CTRL                                              Value             Description</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLKDE_RESET                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLKDE_RESET                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLKDE_RESET                         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">          CLK_DE_CTRL_S1                                        Value             Description</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_DE_C                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_DE_C                            (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_DE_C                            (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_DE_END5                         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_DE_END5                         (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_DE_END5                         (0X0F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160; </div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">          CLK_LVDSTX_S1                                         Value             Description</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_LVDSTX_I2X                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_LVDSTX_I2X                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_LVDSTX_I2X                      (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_LVDSTX_TE                       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_LVDSTX_TE                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_LVDSTX_TE                       (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_LVDSTX_TEST                     (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_LVDSTX_TEST                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_LVDSTX_TEST                     (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_LVDSTX_TESTD                    (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_LVDSTX_TESTD                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_LVDSTX_TESTD                    (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160; </div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment">          CLKTREE0                                              Value             Description</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_CLKA_PARK                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_CLKA_PARK                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_CLKA_PARK                       (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_CLKB_PARK                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_CLKB_PARK                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_CLKB_PARK                       (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_CLKIN_EN                        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_CLKIN_EN                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_CLKIN_EN                        (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_LPF_EN                          (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_LPF_EN                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_LPF_EN                          (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_REST_EN                         (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_REST_EN                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_REST_EN                         (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160; </div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">          CLKTREE_S1                                            Value             Description</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_LEAK                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_LEAK                            (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_LEAK                            (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_CPLF                            (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_CPLF                            (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_CPLF                            (0X0FE0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160; </div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment">          DAC_CTRL1                                             Value             Description</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_LATCH                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_LATCH                           (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_LATCH                           (0X01FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160; </div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">          DAC_CTRL2                                             Value             Description</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_PD                              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_PD                              (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_PD                              (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_LOWLOAD                         (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_LOWLOAD                         (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_LOWLOAD                         (0X3C00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_GLOBAL_PD                       (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_GLOBAL_PD                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_GLOBAL_PD                       (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160; </div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">          DAC_CTRL0_S1                                          Value             Description</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_SPARE1                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_SPARE1                          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_SPARE1                          (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_SHARE                           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_SHARE                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_SHARE                           (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_COMP_REF_DISABLE                    (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_COMP_REF_DISABLE                    (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_COMP_REF_DISABLE                    (0X7E00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160; </div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">          DAC_CTRL1_S1                                          Value             Description</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_SPARE2                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_SPARE2                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_SPARE2                          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_SPARE0                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_SPARE0                          (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_SPARE0                          (0X0006U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160; </div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">          DAC_CTRL2_S1                                          Value             Description</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_COMP_REF_DAC1                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_COMP_REF_DAC1                       (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_COMP_REF_DAC1                       (0X003FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_COMP_REF_DAC2                       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_COMP_REF_DAC2                       (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_COMP_REF_DAC2                       (0X3F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160; </div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">          DAC_CTRL3_S1                                          Value             Description</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_COMP_REF_DAC3                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_COMP_REF_DAC3                       (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_COMP_REF_DAC3                       (0X003FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_COMP_REF_DAC4                       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_COMP_REF_DAC4                       (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_COMP_REF_DAC4                       (0X3F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160; </div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">          DAC_DATA                                              Value             Description</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_IN                              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_IN                              (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_IN                              (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160; </div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">          IPDA_CTRL_S1                                          Value             Description</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_IBOUT_ADJ                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_IBOUT_ADJ                           (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_IBOUT_ADJ                           (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_IPDA_GAIN                           (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_IPDA_GAIN                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_IPDA_GAIN                           (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_IPDA_SPARE0                         (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_IPDA_SPARE0                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_IPDA_SPARE0                         (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160; </div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment">          LS_LVDSTX_S1                                          Value             Description</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_LVDSTX_I2X                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_LVDSTX_I2X                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_LVDSTX_I2X                       (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_LVDSTX_TE                        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_LVDSTX_TE                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_LVDSTX_TE                        (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_LVDSTX_TEST                      (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_LVDSTX_TEST                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_LVDSTX_TEST                      (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_LVDSTX_TESTD                     (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_LVDSTX_TESTD                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_LVDSTX_TESTD                     (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160; </div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">          LSCTRL0_S1                                            Value             Description</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LIGHTMUX_SEL                        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LIGHTMUX_SEL                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LIGHTMUX_SEL                        (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160; </div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment">          LSMOD_EN                                              Value             Description</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_LVDS_OE                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_LVDS_OE                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_LVDS_OE                         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_LVDSTX_PD                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_LVDSTX_PD                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_LVDSTX_PD                       (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_LVDS_OE                          (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_LVDS_OE                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_LVDS_OE                          (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_LVDSTX_PD                        (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_LVDSTX_PD                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_LVDSTX_PD                        (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CLK_LVDSTX_HZ                       (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CLK_LVDSTX_HZ                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CLK_LVDSTX_HZ                       (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_LVDSTX_HZ                        (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_LVDSTX_HZ                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_LVDSTX_HZ                        (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160; </div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">          ROW_CTRL                                              Value             Description</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_GLOBAL_RESET                        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_GLOBAL_RESET                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_GLOBAL_RESET                        (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_WRAPEN                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_WRAPEN                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_WRAPEN                          (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_READ_DEF                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_READ_DEF                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_READ_DEF                        (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_RESET_DEF                       (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_RESET_DEF                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_RESET_DEF                       (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_CAPODD_DEF                      (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_CAPODD_DEF                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_CAPODD_DEF                      (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_CAPEVEN_DEF                     (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_CAPEVEN_DEF                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_CAPEVEN_DEF                     (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_TX_PD_DEF                       (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_TX_PD_DEF                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_TX_PD_DEF                       (0X1000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_TX_DEF                          (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_TX_DEF                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_TX_DEF                          (0X2000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160; </div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">          PLL_CTRL                                              Value             Description</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_PD                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_PD                            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_PD                            (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_RST                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_RST                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_RST                           (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_RESET_LOCK_LOST               (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_RESET_LOCK_LOST               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_RESET_LOCK_LOST               (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_PD                           (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_PD                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_PD                           (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_RST                          (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_RST                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_RST                          (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_RESET_LOCK_LOST              (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_RESET_LOCK_LOST              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_RESET_LOCK_LOST              (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_PD                           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_PD                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_PD                           (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_RESET_LOCK_LOST              (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_RESET_LOCK_LOST              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_RESET_LOCK_LOST              (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_MIPIPLL_PD                          (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_MIPIPLL_PD                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_MIPIPLL_PD                          (0X1000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_MIPIPLL_RESET_LOCK_LOST             (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_MIPIPLL_RESET_LOCK_LOST             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_MIPIPLL_RESET_LOCK_LOST             (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160; </div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment">          PLL_STATUS                                            Value             Description</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_PHASE_LOCK_REG                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_PHASE_LOCK_REG                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_PHASE_LOCK_REG                (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_LOCK_LOST                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_LOCK_LOST                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_LOCK_LOST                     (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_PHASE_LOCK_REG               (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_PHASE_LOCK_REG               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_PHASE_LOCK_REG               (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_LOCK_LOST                    (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_LOCK_LOST                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_LOCK_LOST                    (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_PHASE_LOCK_REG               (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_PHASE_LOCK_REG               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_PHASE_LOCK_REG               (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_LOCK_LOST                    (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_LOCK_LOST                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_LOCK_LOST                    (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_ACTIVE                       (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_ACTIVE                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_ACTIVE                       (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_MIPIPLL_PHASE_LOCK_REG              (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_MIPIPLL_PHASE_LOCK_REG              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_MIPIPLL_PHASE_LOCK_REG              (0X1000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_MIPIPLL_LOCK_LOST                   (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_MIPIPLL_LOCK_LOST                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_MIPIPLL_LOCK_LOST                   (0X2000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160; </div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment">          POWER_DOWN_0                                          Value             Description</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_VECTOR_LD                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_VECTOR_LD                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_VECTOR_LD                       (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_PUMP_BYPASS                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_PUMP_BYPASS                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_PUMP_BYPASS                         (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_PD                              (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_PD                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_PD                              (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160; </div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">          POWER_DOWN_ADC_OTHERS                                 Value             Description</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_RAMP_PD                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_RAMP_PD                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_RAMP_PD                         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_COL_BIAS_PD                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_COL_BIAS_PD                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_COL_BIAS_PD                         (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_UP_DNB                          (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_UP_DNB                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_UP_DNB                          (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SAT_DETECT_PD                       (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SAT_DETECT_PD                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SAT_DETECT_PD                       (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_COL_COMPARATOR_PD                   (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_COL_COMPARATOR_PD                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_COL_COMPARATOR_PD                   (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_PD                              (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_PD                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_PD                              (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_PD                              (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_PD                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_PD                              (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REFGEN_BGR_PD                       (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REFGEN_BGR_PD                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REFGEN_BGR_PD                       (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160; </div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">          POWER_DOWN_READOUT                                    Value             Description</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_READOUT_PD                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_READOUT_PD                          (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_READOUT_PD                          (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160; </div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">          PUMP_S1                                               Value             Description</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_PUMP_ADJ                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_PUMP_ADJ                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_PUMP_ADJ                            (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_QPD                                 (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_QPD                                 (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_QPD                                 (0X3F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160; </div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">          READOUT_S1                                            Value             Description</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_BITLINE_TURBO                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_BITLINE_TURBO                       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_BITLINE_TURBO                       (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_NCDS_MODE                           (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_NCDS_MODE                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_NCDS_MODE                           (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SATDETECT_S                         (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SATDETECT_S                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SATDETECT_S                         (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160; </div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">          REGIF_CTRL                                            Value             Description</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_RESETB1                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_RESETB1                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_RESETB1                       (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_RD_WRB                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_RD_WRB                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_RD_WRB                        (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_START1                        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_START1                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_START1                        (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_BUSY1                         (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_BUSY1                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_BUSY1                         (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_RESETB2                       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_RESETB2                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_RESETB2                       (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_START2                        (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_START2                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_START2                        (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_BUSY2                         (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_BUSY2                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_BUSY2                         (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_READ_SHIFT                    (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_READ_SHIFT                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_READ_SHIFT                    (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160; </div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">          REGIF_RDATA                                           Value             Description</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_REGIF_READ_DATA                     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_REGIF_READ_DATA                     (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_REGIF_READ_DATA                     (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160; </div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">          SSPLL_CTRL0_S1                                        Value             Description</span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_PHASE_LOCK_DELAY              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_PHASE_LOCK_DELAY              (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_PHASE_LOCK_DELAY              (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_QP                            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_QP                            (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_QP                            (0X1F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_RZ                            (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_RZ                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_RZ                            (0X6000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_DLPF                          (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_DLPF                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_DLPF                          (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160; </div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">          SSPLL_CTRL1_S1                                        Value             Description</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_LOCK_ACC                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_LOCK_ACC                      (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_LOCK_ACC                      (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_UNLOCK_ACC                    (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_UNLOCK_ACC                    (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_UNLOCK_ACC                    (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160; </div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">          SSPLL_CTRL2_S1                                        Value             Description</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_C                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_C                             (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_C                             (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_END5                          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_END5                          (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_END5                          (0X0F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_TESTMUX                       (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_TESTMUX                       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_TESTMUX                       (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_TEST_SEL                      (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_TEST_SEL                      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_TEST_SEL                      (0XC000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160; </div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">          SYSPLL_CTRL0_S1                                       Value             Description</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_PHASE_LOCK_DELAY             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_PHASE_LOCK_DELAY             (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_PHASE_LOCK_DELAY             (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_QP                           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_QP                           (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_QP                           (0X1F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_RZ                           (13U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_RZ                           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_RZ                           (0X6000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_DLPF                         (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_DLPF                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_DLPF                         (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160; </div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">          SYSPLL_CTRL1_S1                                       Value             Description</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_LOCK_ACC                     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_LOCK_ACC                     (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_LOCK_ACC                     (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_UNLOCK_ACC                   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_UNLOCK_ACC                   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_UNLOCK_ACC                   (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160; </div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">          SYSPLL_CTRL2_S1                                       Value             Description</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_M                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_M                            (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_M                            (0X003FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_N                            (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_N                            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_N                            (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_P                            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_P                            (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_P                            (0X3F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_LX                           (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_LX                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_LX                           (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160; </div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">          ANA_TEST_MUX_S1                                       Value             Description</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ANA_TEST_MUX                        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ANA_TEST_MUX                        (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ANA_TEST_MUX                        (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160; </div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">          TS_CTRL_S1                                            Value             Description</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_CALIB_ENABLE                     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_CALIB_ENABLE                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_CALIB_ENABLE                     (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_CALIB_INPUTS                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_CALIB_INPUTS                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_CALIB_INPUTS                     (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_FREQ_SELECT                      (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_FREQ_SELECT                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_FREQ_SELECT                      (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_FSADJ                            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_FSADJ                            (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_FSADJ                            (0X7F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160; </div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">          TS_CTRL                                               Value             Description</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_INIT_LOGIC                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_INIT_LOGIC                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_INIT_LOGIC                       (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_RST                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_RST                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_RST                              (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_PD                               (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_PD                               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_PD                               (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_EOC_REG                          (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_EOC_REG                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_EOC_REG                          (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160; </div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">          TS_DATA                                               Value             Description</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_Q_REG                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_Q_REG                            (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_Q_REG                            (0X0FFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_OVRFL_REG                        (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_OVRFL_REG                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_OVRFL_REG                        (0X1000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160; </div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">          VLOWENABLE                                            Value             Description</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOWENABLECTRL                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOWENABLECTRL                      (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOWENABLECTRL                      (0X0007U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_LIN_EN                         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_LIN_EN                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_LIN_EN                         (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_LIN_PD                         (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_LIN_PD                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_LIN_PD                         (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160; </div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment">          VLOWREGCTRL0_S2                                       Value             Description</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOWSETPOINTCTRL                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOWSETPOINTCTRL                    (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOWSETPOINTCTRL                    (0X007FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_GMPS2X                         (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_GMPS2X                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_GMPS2X                         (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_SPARE                          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_SPARE                          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_SPARE                          (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160; </div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">          VLOWREGCTRL1_S2                                       Value             Description</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOWMISCCTRL                        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOWMISCCTRL                        (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOWMISCCTRL                        (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160; </div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">          VLOWREGCTRL2_S2                                       Value             Description</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOWCLKLOCNT                        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOWCLKLOCNT                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOWCLKLOCNT                        (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOWCLKHICNT                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOWCLKHICNT                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOWCLKHICNT                        (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160; </div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">          VLOWREGCTRL3_S2                                       Value             Description</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VREGMISCCTRL                        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VREGMISCCTRL                        (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VREGMISCCTRL                        (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160; </div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">          VLOWREGCTRL4_S2                                       Value             Description</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_SW_VADJ                        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_SW_VADJ                        (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_SW_VADJ                        (0X003FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_LIN_VADJ                       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_LIN_VADJ                       (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_LIN_VADJ                       (0X3F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160; </div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">          VLOWSHOCTRL1                                          Value             Description</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_IC_START                       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_IC_START                       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_IC_START                       (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_IGNORE_CNT                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_IGNORE_CNT                     (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_IGNORE_CNT                     (0XFFFEU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160; </div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">          VLOWSHOCTRL2                                          Value             Description</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_HITIME_CTR                     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_HITIME_CTR                     (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_HITIME_CTR                     (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_EVENT_CTR                      (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_EVENT_CTR                      (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_EVENT_CTR                      (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160; </div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">          VLOWSHOCTRL3                                          Value             Description</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_CTR_RD                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_CTR_RD                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_CTR_RD                         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_CTR_RD_RDY                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_CTR_RD_RDY                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_CTR_RD_RDY                     (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_CTR_RESET                      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_CTR_RESET                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_CTR_RESET                      (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160; </div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment">          VLOWSHODETECT                                         Value             Description</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SHO_VLOW                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SHO_VLOW                            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SHO_VLOW                            (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_VLOW_SHO_DETECT                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_VLOW_SHO_DETECT                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_VLOW_SHO_DETECT                     (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160; </div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">          XOSC_CTRL                                             Value             Description</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_XIDLE_HOST_SET                      (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_XIDLE_HOST_SET                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_XIDLE_HOST_SET                      (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_XIDLE_HOST_CLEAR                    (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_XIDLE_HOST_CLEAR                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_XIDLE_HOST_CLEAR                    (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_XIDLE_HOST                          (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_XIDLE_HOST                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_XIDLE_HOST                          (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_XIDLE_YEATS_SET                     (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_XIDLE_YEATS_SET                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_XIDLE_YEATS_SET                     (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_XIDLE_YEATS_CLEAR                   (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_XIDLE_YEATS_CLEAR                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_XIDLE_YEATS_CLEAR                   (0X0200U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_XIDLE_YEATS                         (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_XIDLE_YEATS                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_XIDLE_YEATS                         (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160; </div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">          CHAIN1_LEN                                            Value             Description</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CHAIN1_LEN                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CHAIN1_LEN                          (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CHAIN1_LEN                          (0X01FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160; </div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">          CHAIN2_LEN                                            Value             Description</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CHAIN2_LEN                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CHAIN2_LEN                          (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CHAIN2_LEN                          (0X01FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160; </div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">          MIPITX_CTRL                                           Value             Description</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_MIPITX_PD                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_MIPITX_PD                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_MIPITX_PD                           (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160; </div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">          SSPLL_CTRL3_S1                                        Value             Description</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_ACOFF                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_ACOFF                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_ACOFF                         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160; </div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">          PIXEL_BIAS                                            Value             Description</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_PIXEL_BIAS_CDN                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_PIXEL_BIAS_CDN                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_PIXEL_BIAS_CDN                      (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_PIXEL_BIAS_SDN                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_PIXEL_BIAS_SDN                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_PIXEL_BIAS_SDN                      (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_PIXEL_BIAS_DIR                      (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_PIXEL_BIAS_DIR                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_PIXEL_BIAS_DIR                      (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_PIXEL_BIAS_PD_DEF                   (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_PIXEL_BIAS_PD_DEF                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_PIXEL_BIAS_PD_DEF                   (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160; </div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">          DLL_CONTROL                                           Value             Description</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_COL_SREG_DIR                    (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_COL_SREG_DIR                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_COL_SREG_DIR                    (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_COL_EN_SDN                      (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_COL_EN_SDN                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_COL_EN_SDN                      (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_COL_EN_CDN                      (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_COL_EN_CDN                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_COL_EN_CDN                      (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160; </div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment">          ANA_SPARE_0                                           Value             Description</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_AMP_CLK2_DUMMY                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_AMP_CLK2_DUMMY                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_AMP_CLK2_DUMMY                      (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SEL_D2ORD3N_LOAD1                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SEL_D2ORD3N_LOAD1                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SEL_D2ORD3N_LOAD1                   (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_XA                                  (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_XA                                  (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_XA                                  (0X000CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_XAGCOFF                             (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_XAGCOFF                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_XAGCOFF                             (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160; </div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment">          ANA_SPARE_1                                           Value             Description</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_SOC_CAL                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_SOC_CAL                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_SOC_CAL                          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_OPTION_1                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_OPTION_1                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_OPTION_1                        (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SEL_D2ORD3N_LOAD2                   (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SEL_D2ORD3N_LOAD2                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SEL_D2ORD3N_LOAD2                   (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_OPTION_2                        (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_OPTION_2                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_OPTION_2                        (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADC_RAMP_CM_SEL                     (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADC_RAMP_CM_SEL                     (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADC_RAMP_CM_SEL                     (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ANA_SPARE_I1                        (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ANA_SPARE_I1                        (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ANA_SPARE_I1                        (0X7FC0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160; </div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">          ANA_SERIAL_SPARE_0                                    Value             Description</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ROW_SPARE                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ROW_SPARE                           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ROW_SPARE                           (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_PUMP_SPARE                          (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_PUMP_SPARE                          (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_PUMP_SPARE                          (0X000CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_TS_SPARE                            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_TS_SPARE                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_TS_SPARE                            (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SYSPLL_SPARE                        (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SYSPLL_SPARE                        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SYSPLL_SPARE                        (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ADCPLL_SPARE                        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ADCPLL_SPARE                        (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ADCPLL_SPARE                        (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_SSPLL_SPARE                         (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_SSPLL_SPARE                         (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_SSPLL_SPARE                         (0X0C00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DAC_SPARE                           (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DAC_SPARE                           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DAC_SPARE                           (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DLL_SPARE                           (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DLL_SPARE                           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DLL_SPARE                           (0XC000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160; </div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">          ANA_SERIAL_SPARE_1                                    Value             Description</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LSMOD_SPARE                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LSMOD_SPARE                         (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LSMOD_SPARE                         (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_CG_SPARE                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_CG_SPARE                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_CG_SPARE                            (0X000CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_SPARE                            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_SPARE                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_SPARE                            (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_SPARE2                           (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_SPARE2                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_SPARE2                           (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_LS_SPARE3                           (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_LS_SPARE3                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_LS_SPARE3                           (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_IPDA_SPARE1                         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_IPDA_SPARE1                         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_IPDA_SPARE1                         (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160; </div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="comment">          ANA_SERIAL_SPARE_2                                    Value             Description</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_ARRAY_SPARE                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_ARRAY_SPARE                         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_ARRAY_SPARE                         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160; </div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">          DEBUG_MUX_CONTROL_REG                                 Value             Description</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define BITP_AI_REGS_YODA_DEBUG_MUX_CONTROL                   (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define BITL_AI_REGS_YODA_DEBUG_MUX_CONTROL                   (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define BITM_AI_REGS_YODA_DEBUG_MUX_CONTROL                   (0X003FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160; </div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef AI_REGS_YODA_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160; </div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">        USEQ_REGS_MAP2 Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define INST_USEQ_REGS2                                          (0X00000200U)    </span><span class="comment">/* useq_regs2: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160; </div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160; </div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#ifndef USEQ_REGS_MAP2_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define USEQ_REGS_MAP2_ADDR_RDEF_H_    </span><span class="comment">/* USEQ_REGS_MAP2: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160; </div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define MASK_USEQ_REGS_MAP2                                      (0XFFFFFFFFU)    </span><span class="comment">/* USEQ_REGS_MAP2: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160; </div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">        USEQ_REGS_MAP2 Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_0_                        (0X0) </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_1_                        (0X0) </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_2_                        (0X0) </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_3_                        (0X0) </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_4_                        (0X0) </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_5_                        (0X0) </span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_6_                        (0X0) </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_7_                        (0X0) </span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_8_                        (0X0) </span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_9_                        (0X0) </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_10_                       (0X0) </span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_11_                       (0X0) </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_12_                       (0X0) </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_13_                       (0X0) </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_14_                       (0X0) </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_15_                       (0X0) </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_16_                       (0X0) </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_17_                       (0X0) </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_18_                       (0X0) </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_19_                       (0X0) </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_20_                       (0X0) </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_21_                       (0X0) </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_22_                       (0X0) </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_23_                       (0X0) </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_24_                       (0X0) </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_25_                       (0X0) </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_26_                       (0X0) </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_27_                       (0X0) </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_28_                       (0X0) </span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_29_                       (0X0) </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_30_                       (0X0) </span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_31_                       (0X0) </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_32_                       (0X0) </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_33_                       (0X0) </span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_34_                       (0X0) </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_35_                       (0X0) </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_36_                       (0X0) </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_37_                       (0X0) </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_38_                       (0X0) </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_39_                       (0X0) </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_40_                       (0X0) </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_41_                       (0X0) </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_42_                       (0X0) </span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_43_                       (0X0) </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_44_                       (0X0) </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_45_                       (0X0) </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_46_                       (0X0) </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_47_                       (0X0) </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_48_                       (0X0) </span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_49_                       (0X0) </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_50_                       (0X0) </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_51_                       (0X0) </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_52_                       (0X0) </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_53_                       (0X0) </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_54_                       (0X0) </span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_55_                       (0X0) </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_56_                       (0X0) </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_57_                       (0X0) </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_58_                       (0X0) </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_59_                       (0X0) </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_60_                       (0X0) </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_61_                       (0X0) </span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_62_                       (0X0) </span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_SCRATCHPAD_63_                       (0X0) </span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_CK1                           (0X0) </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_CK2                           (0X0) </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_CK1REF                        (0X0) </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_CK2REF                        (0X0) </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_L1                            (0X0) </span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_L2                            (0X0) </span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_CKX                           (0X0) </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_CYCLE                         (0X0) </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_OFFSET                        (0X0) </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_LTOFFSET                      (0X0) </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define RSTVAL_USEQ_REGS_MAP2_CLKGEN_BURST_PERIOD                  (0X0) </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160; </div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">        USEQ_REGS_MAP2 Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160; </div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment">          SCRATCHPAD_0_                                         Value             Description</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_SCRATCHPAD_N__SCRATCHPAD          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_SCRATCHPAD_N__SCRATCHPAD          (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_SCRATCHPAD_N__SCRATCHPAD          (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160; </div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">          CLKGEN_CK1                                            Value             Description</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CK1_CK1RISE                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CK1_CK1RISE                (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CK1_CK1RISE                (0X007FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CK1_CK1FALL                (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CK1_CK1FALL                (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CK1_CK1FALL                (0X7F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160; </div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">          CLKGEN_CK2                                            Value             Description</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CK2_CK2RISE                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CK2_CK2RISE                (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CK2_CK2RISE                (0X007FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CK2_CK2FALL                (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CK2_CK2FALL                (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CK2_CK2FALL                (0X7F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160; </div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">          CLKGEN_CK1REF                                         Value             Description</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CK1REF_CK1REFRISE          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CK1REF_CK1REFRISE          (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CK1REF_CK1REFRISE          (0X007FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CK1REF_CK1REFFALL          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CK1REF_CK1REFFALL          (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CK1REF_CK1REFFALL          (0X7F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160; </div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment">          CLKGEN_CK2REF                                         Value             Description</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CK2REF_CK2REFRISE          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CK2REF_CK2REFRISE          (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CK2REF_CK2REFRISE          (0X007FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CK2REF_CK2REFFALL          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CK2REF_CK2REFFALL          (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CK2REF_CK2REFFALL          (0X7F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160; </div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">          CLKGEN_L1                                             Value             Description</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_L1_L1RISE                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_L1_L1RISE                  (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_L1_L1RISE                  (0X007FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_L1_L1FALL                  (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_L1_L1FALL                  (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_L1_L1FALL                  (0X7F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160; </div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">          CLKGEN_L2                                             Value             Description</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_L2_L2RISE                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_L2_L2RISE                  (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_L2_L2RISE                  (0X007FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_L2_L2FALL                  (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_L2_L2FALL                  (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_L2_L2FALL                  (0X7F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160; </div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">          CLKGEN_CKX                                            Value             Description</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CKX_CK1RISE_MSB            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CKX_CK1RISE_MSB            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CKX_CK1RISE_MSB            (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CKX_CK1FALL_MSB            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CKX_CK1FALL_MSB            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CKX_CK1FALL_MSB            (0X000CU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CKX_CK2RISE_MSB            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CKX_CK2RISE_MSB            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CKX_CK2RISE_MSB            (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CKX_CK2FALL_MSB            (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CKX_CK2FALL_MSB            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CKX_CK2FALL_MSB            (0X00C0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CKX_CK1REFRISE_MSB         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CKX_CK1REFRISE_MSB         (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CKX_CK1REFRISE_MSB         (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CKX_CK1REFFALL_MSB         (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CKX_CK1REFFALL_MSB         (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CKX_CK1REFFALL_MSB         (0X0C00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CKX_CK2REFRISE_MSB         (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CKX_CK2REFRISE_MSB         (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CKX_CK2REFRISE_MSB         (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CKX_CK2REFFALL_MSB         (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CKX_CK2REFFALL_MSB         (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CKX_CK2REFFALL_MSB         (0XC000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160; </div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">          CLKGEN_CYCLE                                          Value             Description</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CYCLE_CYCLE_MST            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CYCLE_CYCLE_MST            (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CYCLE_CYCLE_MST            (0X007FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CYCLE_CGBM                 (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CYCLE_CGBM                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CYCLE_CGBM                 (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CYCLE_L1RISE_MSB           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CYCLE_L1RISE_MSB           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CYCLE_L1RISE_MSB           (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CYCLE_L1FALL_MSB           (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CYCLE_L1FALL_MSB           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CYCLE_L1FALL_MSB           (0X0C00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CYCLE_L2RISE_MSB           (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CYCLE_L2RISE_MSB           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CYCLE_L2RISE_MSB           (0X3000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_CYCLE_L2FALL_MSB           (14U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_CYCLE_L2FALL_MSB           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_CYCLE_L2FALL_MSB           (0XC000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160; </div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">          CLKGEN_OFFSET                                         Value             Description</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_OFFSET_CLKOFFSET           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_OFFSET_CLKOFFSET           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_OFFSET_CLKOFFSET           (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_OFFSET_REFCLKOFFSET        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_OFFSET_REFCLKOFFSET        (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_OFFSET_REFCLKOFFSET        (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160; </div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment">          CLKGEN_LTOFFSET                                       Value             Description</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_LTOFFSET_LTOFFSET          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_LTOFFSET_LTOFFSET          (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_LTOFFSET_LTOFFSET          (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160; </div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment">          CLKGEN_BURST_PERIOD                                   Value             Description</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define BITP_USEQ_REGS_MAP2_CLKGEN_BURST_PERIOD_BURSTPERIOD   (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define BITL_USEQ_REGS_MAP2_CLKGEN_BURST_PERIOD_BURSTPERIOD   (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define BITM_USEQ_REGS_MAP2_CLKGEN_BURST_PERIOD_BURSTPERIOD   (0X07FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160; </div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef USEQ_REGS_MAP2_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160; </div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">        SPIM_REGS Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define INST_SPIM_REGS                                           (0X00000300U)    </span><span class="comment">/* spim_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160; </div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160; </div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#ifndef SPIM_REGS_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define SPIM_REGS_ADDR_RDEF_H_    </span><span class="comment">/* SPIM_REGS: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160; </div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define MASK_SPIM_REGS                                           (0X0000FFFFU)    </span><span class="comment">/* SPIM_REGS: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160; </div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">        SPIM_REGS Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_CTRLR0                                    (0X7) </span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_CTRLR1                                    (0X0) </span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_SSIENR                                    (0X0) </span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_MWCR                                      (0X0) </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_SER                                       (0X0) </span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_BAUDR                                     (0X0) </span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_TXFTLR                                    (0X0) </span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_RXFTLR                                    (0X0) </span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_TXFLR                                     (0X0) </span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_RXFLR                                     (0X0) </span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_SR                                        (0X6) </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_IMR                                       (0X3F) </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_ISR                                       (0X0) </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_RISR                                      (0X0) </span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_TXOICR                                    (0X0) </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_RXOICR                                    (0X0) </span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_RXUICR                                    (0X0) </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_MSTICR                                    (0X0) </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_ICR                                       (0X0) </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_IDR                                       (0XFFFF) </span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_SSI_VERSION_ID                            (0X322A) </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define RSTVAL_SPIM_REGS_DR0                                       (0X0) </span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160; </div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">        SPIM_REGS Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160; </div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">          CTRLR0                                                Value             Description</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR0_DFS                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR0_DFS                             (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR0_DFS                             (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR0_FRF                             (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR0_FRF                             (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR0_FRF                             (0X0030U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR0_SCPH                            (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR0_SCPH                            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR0_SCPH                            (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR0_SCPOL                           (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR0_SCPOL                           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR0_SCPOL                           (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR0_TMOD                            (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR0_TMOD                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR0_TMOD                            (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR0_NOT_USED                        (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR0_NOT_USED                        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR0_NOT_USED                        (0X0400U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR0_SRL                             (11U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR0_SRL                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR0_SRL                             (0X0800U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR0_CFS                             (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR0_CFS                             (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR0_CFS                             (0XF000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160; </div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_01_BIT                 (0X0000U)      </span><span class="comment">/* 01-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_02_BIT                 (0X0001U)      </span><span class="comment">/* 02-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_03_BIT                 (0X0002U)      </span><span class="comment">/* 03-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_04_BIT                 (0X0003U)      </span><span class="comment">/* 04-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_05_BIT                 (0X0004U)      </span><span class="comment">/* 05-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_06_BIT                 (0X0005U)      </span><span class="comment">/* 06-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_07_BIT                 (0X0006U)      </span><span class="comment">/* 07-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_08_BIT                 (0X0007U)      </span><span class="comment">/* 08-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_09_BIT                 (0X0008U)      </span><span class="comment">/* 09-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_10_BIT                 (0X0009U)      </span><span class="comment">/* 10-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_11_BIT                 (0X000AU)      </span><span class="comment">/* 11-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_12_BIT                 (0X000BU)      </span><span class="comment">/* 12-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_13_BIT                 (0X000CU)      </span><span class="comment">/* 13-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_14_BIT                 (0X000DU)      </span><span class="comment">/* 14-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_15_BIT                 (0X000EU)      </span><span class="comment">/* 15-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_CFS_SIZE_16_BIT                 (0X000FU)      </span><span class="comment">/* 16-bit Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_SRL_NORMAL_MODE                 (0X0000U)      </span><span class="comment">/* Normal mode operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_SRL_TESTING_MODE                (0X0001U)      </span><span class="comment">/* Test mode: Tx &amp; Rx shift reg connected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_TMOD_EEPROM_READ                (0X0003U)      </span><span class="comment">/* EEPROM  Read  mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_TMOD_RX_ONLY                    (0X0002U)      </span><span class="comment">/* Receive  only mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_TMOD_TX_AND_RX                  (0X0000U)      </span><span class="comment">/* Transmit &amp; receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_TMOD_TX_ONLY                    (0X0001U)      </span><span class="comment">/* Transmit only mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_SCPOL_INACTIVE_HIGH             (0X0000U)      </span><span class="comment">/* Clock is inactive when high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_SCPOL_INACTIVE_LOW              (0X0001U)      </span><span class="comment">/* Clock is inactive when low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_SCPH_MIDDLE_BIT                 (0X0000U)      </span><span class="comment">/* Clock toggles in middle of first bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_SCPH_START_BIT                  (0X0001U)      </span><span class="comment">/* Clock toggles at start  of first bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_FRF_MOTOROLLA_SPI               (0X0000U)      </span><span class="comment">/* Motorolla SPI Frame Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_FRF_NS_MICROWIRE                (0X0002U)      </span><span class="comment">/* National Microwire Frame Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_FRF_TEXAS_SSP                   (0X0001U)      </span><span class="comment">/* Texas Instruments SSP Frame Format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_04BITS                (0X0003U)      </span><span class="comment">/* 04-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_05BITS                (0X0004U)      </span><span class="comment">/* 05-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_06BITS                (0X0005U)      </span><span class="comment">/* 06-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_07BITS                (0X0006U)      </span><span class="comment">/* 07-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_08BITS                (0X0007U)      </span><span class="comment">/* 08-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_09BITS                (0X0008U)      </span><span class="comment">/* 09-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_10BITS                (0X0009U)      </span><span class="comment">/* 10-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_11BITS                (0X000AU)      </span><span class="comment">/* 11-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_12BITS                (0X000BU)      </span><span class="comment">/* 12-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_13BITS                (0X000CU)      </span><span class="comment">/* 13-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_14BITS                (0X000DU)      </span><span class="comment">/* 14-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_15BITS                (0X000EU)      </span><span class="comment">/* 15-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_CTRLR0_DFS_FRAME_16BITS                (0X000FU)      </span><span class="comment">/* 16-bit serial data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160; </div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment">          CTRLR1                                                Value             Description</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_CTRLR1_NDF                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_CTRLR1_NDF                             (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_CTRLR1_NDF                             (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160; </div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">          SSIENR                                                Value             Description</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SSIENR_SSI_EN                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SSIENR_SSI_EN                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SSIENR_SSI_EN                          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160; </div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SSIENR_SSI_EN_DISABLE                  (0X0000U)      </span><span class="comment">/* Disables Serial Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SSIENR_SSI_EN_ENABLED                  (0X0001U)      </span><span class="comment">/* Enables  Serial Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160; </div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="comment">          MWCR                                                  Value             Description</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_MWCR_MWMOD                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_MWCR_MWMOD                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_MWCR_MWMOD                             (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_MWCR_MDD                               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_MWCR_MDD                               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_MWCR_MDD                               (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_MWCR_MHS                               (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_MWCR_MHS                               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_MWCR_MHS                               (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160; </div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_MWCR_MHS_DISABLE                       (0X0000U)      </span><span class="comment">/* Disables Handshaking IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_MWCR_MHS_ENABLED                       (0X0001U)      </span><span class="comment">/* Enables  Handshaking IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_MWCR_MDD_RECEIVE                       (0X0000U)      </span><span class="comment">/* SSI  receives data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_MWCR_MDD_TRANSMIT                      (0X0001U)      </span><span class="comment">/* SSI transmits data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_MWCR_MWMOD_NON_SEQUENTIAL              (0X0000U)      </span><span class="comment">/* Non-Sequential Microwire Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_MWCR_MWMOD_SEQUENTIAL                  (0X0001U)      </span><span class="comment">/* Sequential Microwire Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160; </div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">          SER                                                   Value             Description</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SER_SER                                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SER_SER                                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SER_SER                                (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160; </div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SER_SER_NOT_SELECTED                   (0X0000U)      </span><span class="comment">/* No slave selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SER_SER_SELECTED                       (0X0001U)      </span><span class="comment">/* Slave is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160; </div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="comment">          BAUDR                                                 Value             Description</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_BAUDR_SCKDV                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_BAUDR_SCKDV                            (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_BAUDR_SCKDV                            (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160; </div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="comment">          TXFTLR                                                Value             Description</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_TXFTLR_TFT                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_TXFTLR_TFT                             (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_TXFTLR_TFT                             (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160; </div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment">          RXFTLR                                                Value             Description</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RXFTLR_RFT                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RXFTLR_RFT                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RXFTLR_RFT                             (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160; </div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">          TXFLR                                                 Value             Description</span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_TXFLR_TXTFL                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_TXFLR_TXTFL                            (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_TXFLR_TXTFL                            (0X0007U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160; </div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">          RXFLR                                                 Value             Description</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RXFLR_RXTFL                            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RXFLR_RXTFL                            (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RXFLR_RXTFL                            (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160; </div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">          SR                                                    Value             Description</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SR_BUSY                                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SR_BUSY                                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SR_BUSY                                (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SR_TFNF                                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SR_TFNF                                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SR_TFNF                                (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SR_TFE                                 (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SR_TFE                                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SR_TFE                                 (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SR_RFNE                                (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SR_RFNE                                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SR_RFNE                                (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SR_RFF                                 (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SR_RFF                                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SR_RFF                                 (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SR_DCOL                                (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SR_DCOL                                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SR_DCOL                                (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160; </div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_DCOL_NO_ERROR_CONDITION             (0X0000U)      </span><span class="comment">/* No Data Error Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_DCOL_TX_COLLISION_ERROR             (0X0001U)      </span><span class="comment">/* TX Data Collision Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_RFF_FULL                            (0X0001U)      </span><span class="comment">/* Rx FIFO is full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_RFF_NOT_FULL                        (0X0000U)      </span><span class="comment">/* RX FIFO is not full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_RFNE_EMPTY                          (0X0000U)      </span><span class="comment">/* Rx FIFO  is   empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_RFNE_NOT_EMPTY                      (0X0001U)      </span><span class="comment">/* Rx FIFO is nonempty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_TFE_EMPTY                           (0X0001U)      </span><span class="comment">/* Tx FIFO  is   empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_TFE_NOT_EMPTY                       (0X0000U)      </span><span class="comment">/* Tx FIFO is nonempty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_TFNF_FULL                           (0X0000U)      </span><span class="comment">/* Tx FIFO is full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_TFNF_NOT_FULL                       (0X0001U)      </span><span class="comment">/* Tx FIFO is not Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_BUSY_ACTIVE                         (0X0001U)      </span><span class="comment">/* SSI is Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_SR_BUSY_INACTIVE                       (0X0000U)      </span><span class="comment">/* SSI is Idle/Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160; </div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">          IMR                                                   Value             Description</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_IMR_TXEIM                              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_IMR_TXEIM                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_IMR_TXEIM                              (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_IMR_TXOIM                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_IMR_TXOIM                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_IMR_TXOIM                              (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_IMR_RXUIM                              (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_IMR_RXUIM                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_IMR_RXUIM                              (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_IMR_RXOIM                              (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_IMR_RXOIM                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_IMR_RXOIM                              (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_IMR_RXFIM                              (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_IMR_RXFIM                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_IMR_RXFIM                              (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_IMR_MSTIM                              (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_IMR_MSTIM                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_IMR_MSTIM                              (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160; </div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_MSTIM_MASKED                       (0X0000U)      </span><span class="comment">/* Multi-Master Contention Interrupt is masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_MSTIM_UNMASKED                     (0X0001U)      </span><span class="comment">/* Multi-Master Contention Interrupt un-masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_RXFIM_MASKED                       (0X0000U)      </span><span class="comment">/* RX FIFO Full Interrupt is masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_RXFIM_UNMASKED                     (0X0001U)      </span><span class="comment">/* RX FIFO Full Interrupt un-masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_RXOIM_MASKED                       (0X0000U)      </span><span class="comment">/* RX FIFO Overflow Interrupt is masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_RXOIM_UNMASKED                     (0X0001U)      </span><span class="comment">/* RX FIFO Overflow Interrupt un-masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_RXUIM_MASKED                       (0X0000U)      </span><span class="comment">/* RX FIFO Underflow Interrupt is masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_RXUIM_UNMASKED                     (0X0001U)      </span><span class="comment">/* RX FIFO Underflow Interrupt un-masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_TXOIM_MASKED                       (0X0000U)      </span><span class="comment">/* TX FIFO Overflow Interrupt is masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_TXOIM_UNMASKED                     (0X0001U)      </span><span class="comment">/* TX FIFO Overflow Interrupt un-masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_TXEIM_MASKED                       (0X0000U)      </span><span class="comment">/* TX FIFO Empty Interrupt is masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_IMR_TXEIM_UNMASKED                     (0X0001U)      </span><span class="comment">/* TX FIFO Empty Interrupt un-masked */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160; </div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment">          ISR                                                   Value             Description</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_ISR_TXEIS                              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_ISR_TXEIS                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_ISR_TXEIS                              (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_ISR_TXOIS                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_ISR_TXOIS                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_ISR_TXOIS                              (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_ISR_RXUIS                              (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_ISR_RXUIS                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_ISR_RXUIS                              (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_ISR_RXOIS                              (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_ISR_RXOIS                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_ISR_RXOIS                              (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_ISR_RXFIS                              (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_ISR_RXFIS                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_ISR_RXFIS                              (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_ISR_MSTIS                              (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_ISR_MSTIS                              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_ISR_MSTIS                              (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160; </div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_MSTIS_ACTIVE                       (0X0001U)      </span><span class="comment">/* Multi-master Contention Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_MSTIS_INACTIVE                     (0X0000U)      </span><span class="comment">/* Multi-master Contention Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_RXFIS_ACTIVE                       (0X0001U)      </span><span class="comment">/* RX FIFO Full Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_RXFIS_INACTIVE                     (0X0000U)      </span><span class="comment">/* RX FIFO Full Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_RXOIS_ACTIVE                       (0X0001U)      </span><span class="comment">/* RX FIFO Overflow Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_RXOIS_INACTIVE                     (0X0000U)      </span><span class="comment">/* RX FIFO Overflow Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_RXUIS_ACTIVE                       (0X0001U)      </span><span class="comment">/* RX FIFO underflow Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_RXUIS_INACTIVE                     (0X0000U)      </span><span class="comment">/* RX FIFO Underflow Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_TXOIS_ACTIVE                       (0X0001U)      </span><span class="comment">/* TX FIFO Overflow Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_TXOIS_INACTIVE                     (0X0000U)      </span><span class="comment">/* TX FIFO Overflow Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_TXEIS_ACTIVE                       (0X0001U)      </span><span class="comment">/* TX FIFO Empty Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_ISR_TXEIS_INACTIVE                     (0X0000U)      </span><span class="comment">/* TX FIFO Empty Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160; </div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">          RISR                                                  Value             Description</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RISR_TXEIR                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RISR_TXEIR                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RISR_TXEIR                             (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RISR_TXOIR                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RISR_TXOIR                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RISR_TXOIR                             (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RISR_RXUIR                             (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RISR_RXUIR                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RISR_RXUIR                             (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RISR_RXOIR                             (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RISR_RXOIR                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RISR_RXOIR                             (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RISR_RXFIR                             (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RISR_RXFIR                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RISR_RXFIR                             (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RISR_MSTIR                             (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RISR_MSTIR                             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RISR_MSTIR                             (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160; </div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_MSTIR_ACTIVE                      (0X0001U)      </span><span class="comment">/* Raw Multi-master Contention Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_MSTIR_INACTIVE                    (0X0000U)      </span><span class="comment">/* Raw Multi-master Contention Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_RXFIR_ACTIVE                      (0X0001U)      </span><span class="comment">/* Raw RX FIFO Full Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_RXFIR_INACTIVE                    (0X0000U)      </span><span class="comment">/* Raw RX FIFO Full Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_RXOIR_ACTIVE                      (0X0001U)      </span><span class="comment">/* Raw RX FIFO Overflow Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_RXOIR_INACTIVE                    (0X0000U)      </span><span class="comment">/* Raw RX FIFO Overflow Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_RXUIR_ACTIVE                      (0X0001U)      </span><span class="comment">/* Raw RX FIFO underflow Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_RXUIR_INACTIVE                    (0X0000U)      </span><span class="comment">/* Raw RX FIFO Underflow Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_TXOIR_ACTIVE                      (0X0001U)      </span><span class="comment">/* Raw TX FIFO Overflow Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_TXOIR_INACTIVE                    (0X0000U)      </span><span class="comment">/* Raw TX FIFO Overflow Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_TXEIR_ACTIVE                      (0X0001U)      </span><span class="comment">/* Raw TX FIFO Empty Interrupt is active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define ENUM_SPIM_REGS_RISR_TXEIR_INACTIVE                    (0X0000U)      </span><span class="comment">/* Raw TX FIFO Empty Interrupt nonactive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160; </div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">          TXOICR                                                Value             Description</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_TXOICR_TXOICR                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_TXOICR_TXOICR                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_TXOICR_TXOICR                          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160; </div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">          RXOICR                                                Value             Description</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RXOICR_RXOICR                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RXOICR_RXOICR                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RXOICR_RXOICR                          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160; </div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">          RXUICR                                                Value             Description</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_RXUICR_RXUICR                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_RXUICR_RXUICR                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_RXUICR_RXUICR                          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160; </div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="comment">          MSTICR                                                Value             Description</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_MSTICR_MSTICR                          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_MSTICR_MSTICR                          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_MSTICR_MSTICR                          (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160; </div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">          ICR                                                   Value             Description</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_ICR_ICR                                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_ICR_ICR                                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_ICR_ICR                                (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160; </div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">          IDR                                                   Value             Description</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_IDR_IDCODE                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_IDR_IDCODE                             (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_IDR_IDCODE                             (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160; </div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">          SSI_VERSION_ID                                        Value             Description</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_SSI_VERSION_ID_SSI_COMP_VERSION        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_SSI_VERSION_ID_SSI_COMP_VERSION        (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_SSI_VERSION_ID_SSI_COMP_VERSION        (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160; </div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment">          DR0                                                   Value             Description</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define BITP_SPIM_REGS_DR0_DR0                                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define BITL_SPIM_REGS_DR0_DR0                                (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define BITM_SPIM_REGS_DR0_DR0                                (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160; </div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef SPIM_REGS_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160; </div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">        CSI2_REGSPEC_TOP_CPU0 Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define INST_MIPI_REGS                                           (0X00000400U)    </span><span class="comment">/* mipi_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160; </div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160; </div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#ifndef CSI2_REGSPEC_TOP_CPU0_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define CSI2_REGSPEC_TOP_CPU0_ADDR_RDEF_H_    </span><span class="comment">/* CSI2_REGSPEC_TOP_CPU0: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160; </div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define MASK_CSI2_REGSPEC_TOP_CPU0                               (0XFFFFFFFFU)    </span><span class="comment">/* CSI2_REGSPEC_TOP_CPU0: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160; </div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">        CSI2_REGSPEC_TOP_CPU0 Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_NUM_LANES    (0X0) </span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_T_PRE        (0X0) </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_T_POST       (0X0) </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_TX_GAP       (0X0) </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_T_CLK_GAP    (0XF) </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK    (0X0) </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_TWAKEUP      (0X0) </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_ULPS_CLK_ENABLE    (0X0) </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_ULPS_ENABLE      (0X0) </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_ULPS_CLK_ACTIVE    (0X0) </span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_ULPS_ACTIVE      (0X0) </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_IRQ_STATUS       (0X0) </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_IRQ_ENABLE       (0X0) </span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CSI2TX_IRQ_CLR    (0X0) </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_CLK_LANE_EN    (0X0) </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_DATA_LANE_EN    (0X0) </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_CPHY_EN      (0X0) </span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_PPI_16_EN    (0X0) </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN    (0X0) </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_BASE_CFG_VCX_EN       (0X0) </span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I    (0X0) </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P    (0X0) </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL    (0X1) </span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL    (0X1) </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY    (0X1) </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL    (0X1) </span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL    (0X9) </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN    (0X1F) </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM    (0XA8) </span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO    (0X0) </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP    (0X0) </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL    (0X0) </span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH    (0X0) </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL    (0X0) </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN    (0X1) </span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL    (0X0) </span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK    (0X0) </span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO    (0X1F) </span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO    (0X54) </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL    (0X18) </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL    (0X18) </span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE    (0X0) </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE    (0X1) </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0    (0X0) </span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define RSTVAL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1    (0X0) </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160; </div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">        CSI2_REGSPEC_TOP_CPU0 Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160; </div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_NUM_LANES                            Value             Description</span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_NUM_LANES              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_NUM_LANES              (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_NUM_LANES              (0X0000000FU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160; </div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_T_PRE                                Value             Description</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_T_PRE                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_T_PRE                  (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_T_PRE                  (0X000000FFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160; </div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_T_POST                               Value             Description</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_T_POST                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_T_POST                 (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_T_POST                 (0X000000FFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160; </div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_TX_GAP                               Value             Description</span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_TX_GAP                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_TX_GAP                 (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_TX_GAP                 (0X000000FFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160; </div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_T_CLK_GAP                            Value             Description</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_T_CLK_GAP              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_T_CLK_GAP              (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_T_CLK_GAP              (0X000000FFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160; </div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK                    Value             Description</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_CONTINUOUS_HS_CLK      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_CONTINUOUS_HS_CLK      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_CONTINUOUS_HS_CLK      (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160; </div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_TWAKEUP                              Value             Description</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_TWAKEUP                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_TWAKEUP                (19U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_TWAKEUP                (0X0007FFFFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160; </div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment">          CSI2_TX_BASE_ULPS_CLK_ENABLE                          Value             Description</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_ULPS_CLK_ENABLE            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_ULPS_CLK_ENABLE            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_ULPS_CLK_ENABLE            (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160; </div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment">          CSI2_TX_BASE_ULPS_ENABLE                              Value             Description</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_ULPS_ENABLE                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_ULPS_ENABLE                (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_ULPS_ENABLE                (0X00000003U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160; </div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">          CSI2_TX_BASE_ULPS_CLK_ACTIVE                          Value             Description</span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_ULPS_CLK_ACTIVE            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_ULPS_CLK_ACTIVE            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_ULPS_CLK_ACTIVE            (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160; </div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">          CSI2_TX_BASE_ULPS_ACTIVE                              Value             Description</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_ULPS_ACTIVE                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_ULPS_ACTIVE                (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_ULPS_ACTIVE                (0X00000003U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160; </div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment">          CSI2_TX_BASE_IRQ_STATUS                               Value             Description</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_IRQ_STATUS                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_IRQ_STATUS                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_IRQ_STATUS                 (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160; </div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment">          CSI2_TX_BASE_IRQ_ENABLE                               Value             Description</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_IRQ_ENABLE                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_IRQ_ENABLE                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_IRQ_ENABLE                 (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160; </div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">          CSI2_TX_BASE_CSI2TX_IRQ_CLR                           Value             Description</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_IRQ_CLR                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_IRQ_CLR                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_IRQ_CLR                    (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160; </div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_CLK_LANE_EN                          Value             Description</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_CLK_LANE_EN            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_CLK_LANE_EN            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_CLK_LANE_EN            (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160; </div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_DATA_LANE_EN                         Value             Description</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_DATA_LANE_EN           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_DATA_LANE_EN           (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_DATA_LANE_EN           (0X00000003U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160; </div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_CPHY_EN                              Value             Description</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_CPHY_EN                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_CPHY_EN                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_CPHY_EN                (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160; </div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_PPI_16_EN                            Value             Description</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_PPI_16_EN              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_PPI_16_EN              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_PPI_16_EN              (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160; </div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN                  Value             Description</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_PACKET_INTERFACE_EN    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_PACKET_INTERFACE_EN    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_PACKET_INTERFACE_EN    (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160; </div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment">          CSI2_TX_BASE_CFG_VCX_EN                               Value             Description</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_VCX_EN                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_VCX_EN                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_VCX_EN                 (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160; </div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment">          CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I                   Value             Description</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_SKEWCAL_TIME_I         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_SKEWCAL_TIME_I         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_SKEWCAL_TIME_I         (0X0000FFFFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160; </div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="comment">          CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P                   Value             Description</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_SKEWCAL_TIME_P         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_SKEWCAL_TIME_P         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_SKEWCAL_TIME_P         (0X0000FFFFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160; </div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL                   Value             Description</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_PD_PLL           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_PD_PLL           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_PD_PLL           (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160; </div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL            Value             Description</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_ULPS_PLL_CTRL    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_ULPS_PLL_CTRL    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_ULPS_PLL_CTRL    (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160; </div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY                   Value             Description</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_PD_PHY           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_PD_PHY           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_PD_PHY           (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160; </div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL            Value             Description</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_ULPS_PHY_CTRL    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_ULPS_PHY_CTRL    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_ULPS_PHY_CTRL    (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160; </div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL                  Value             Description</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TST_PLL          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TST_PLL          (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TST_PLL          (0X0000000FU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160; </div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN                       Value             Description</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CN               (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CN               (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CN               (0X0000001FU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160; </div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM                       Value             Description</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CM               (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CM               (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CM               (0X000000FFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160; </div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO                       Value             Description</span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CO               (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CO               (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_CO               (0X00000007U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160; </div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP                 Value             Description</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK_BYP         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK_BYP         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK_BYP         (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160; </div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL               Value             Description</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_BYPASS_PLL       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_BYPASS_PLL       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_BYPASS_PLL       (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160; </div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH               Value             Description</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK_LATCH       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK_LATCH       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK_LATCH       (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160; </div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL                  Value             Description</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TX_RCAL          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TX_RCAL          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TX_RCAL          (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160; </div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN               Value             Description</span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_AUTO_PD_EN       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_AUTO_PD_EN       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_AUTO_PD_EN       (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160; </div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL                Value             Description</span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TEST_ENBL        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TEST_ENBL        (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_TEST_ENBL        (0X0000003FU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160; </div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK                     Value             Description</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_LOCK             (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160; </div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO            Value             Description</span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_ZERO    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_ZERO    (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_ZERO    (0X0000003FU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160; </div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO           Value             Description</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_ZERO   (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_ZERO   (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_ZERO   (0X0000007FU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160; </div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL           Value             Description</span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_TRAIL   (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_TRAIL   (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_TRAIL   (0X0000001FU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160; </div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL          Value             Description</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_TRAIL  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_TRAIL  (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_TRAIL  (0X0000001FU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160; </div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE         Value             Description</span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_PREPARE (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_PREPARE (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_M_PRG_HS_PREPARE (0X00000003U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160; </div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE        Value             Description</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_PREPARE (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_PREPARE (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CFG_MIXEL_MC_PRG_HS_PREPARE (0X00000001U)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160; </div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0            Value             Description</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0_CFG_MIXEL_TEST_PATTERN (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0_CFG_MIXEL_TEST_PATTERN (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0_CFG_MIXEL_TEST_PATTERN (0X0000FFFFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160; </div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="comment">          CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1            Value             Description</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define BITP_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1_CFG_MIXEL_TEST_PATTERN (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define BITL_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1_CFG_MIXEL_TEST_PATTERN (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define BITM_CSI2_REGSPEC_TOP_CPU0_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1_CFG_MIXEL_TEST_PATTERN (0X0000FFFFU)  </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160; </div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef CSI2_REGSPEC_TOP_CPU0_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160; </div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment">        EFUSE Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define INST_EFUSE_REGS                                          (0X00000600U)    </span><span class="comment">/* efuse_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160; </div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160; </div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#ifndef EFUSE_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define EFUSE_ADDR_RDEF_H_    </span><span class="comment">/* EFUSE: eFuse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160; </div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define MASK_EFUSE                                               (0X000000FFU)    </span><span class="comment">/* EFUSE: eFuse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160; </div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">        EFUSE Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define RSTVAL_EFUSE_PWR_CTRL                                      (0X0) </span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define RSTVAL_EFUSE_STATUS                                        (0X0) </span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#define RSTVAL_EFUSE_ERR_LOCATION                                  (0X0) </span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define RSTVAL_EFUSE_TIMING                                        (0XA53C) </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define RSTVAL_EFUSE_CHARACTERIZATION                              (0X0) </span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160; </div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">        EFUSE Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160; </div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">          PWR_CTRL                                              Value             Description</span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define BITP_EFUSE_POWER_CONTROL                              (0U)           </span><span class="comment">/* Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define BITL_EFUSE_POWER_CONTROL                              (1U)           </span><span class="comment">/* Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define BITM_EFUSE_POWER_CONTROL                              (0X0001U)      </span><span class="comment">/* Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160; </div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define ENUM_EFUSE_POWER_CONTROL_POWERDOWN                    (0X0000U)      </span><span class="comment">/* POWERDOWN: Lowest power state. All accesses incur extra 800ns wait to enter standby state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define ENUM_EFUSE_POWER_CONTROL_STANDBY                      (0X0001U)      </span><span class="comment">/* STANDBY: Ready to program or read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160; </div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment">          STATUS                                                Value             Description</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define BITP_EFUSE_FUSE_NOT_BURNED                            (0U)           </span><span class="comment">/* Post-programming error: fuse not burned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define BITL_EFUSE_FUSE_NOT_BURNED                            (1U)           </span><span class="comment">/* Post-programming error: fuse not burned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define BITM_EFUSE_FUSE_NOT_BURNED                            (0X0001U)      </span><span class="comment">/* Post-programming error: fuse not burned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define BITP_EFUSE_FUSE_ACCIDENTAL_BURN                       (1U)           </span><span class="comment">/* Post-programming error: fuse accidentally burned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define BITL_EFUSE_FUSE_ACCIDENTAL_BURN                       (1U)           </span><span class="comment">/* Post-programming error: fuse accidentally burned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define BITM_EFUSE_FUSE_ACCIDENTAL_BURN                       (0X0002U)      </span><span class="comment">/* Post-programming error: fuse accidentally burned */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160; </div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment">          ERR_LOCATION                                          Value             Description</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define BITP_EFUSE_PGM_ERR_BIT_ADDR                           (0U)           </span><span class="comment">/* Error location */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define BITL_EFUSE_PGM_ERR_BIT_ADDR                           (12U)          </span><span class="comment">/* Error location */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define BITM_EFUSE_PGM_ERR_BIT_ADDR                           (0X0FFFU)      </span><span class="comment">/* Error location */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160; </div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment">          TIMING                                                Value             Description</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define BITP_EFUSE_TPGM_PULSE                                 (0U)           </span><span class="comment">/* Program STROBE pulse width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define BITL_EFUSE_TPGM_PULSE                                 (8U)           </span><span class="comment">/* Program STROBE pulse width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define BITM_EFUSE_TPGM_PULSE                                 (0X00FFU)      </span><span class="comment">/* Program STROBE pulse width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define BITP_EFUSE_TREAD_PULSE                                (8U)           </span><span class="comment">/* Read STROBE pulse width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define BITL_EFUSE_TREAD_PULSE                                (2U)           </span><span class="comment">/* Read STROBE pulse width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define BITM_EFUSE_TREAD_PULSE                                (0X0300U)      </span><span class="comment">/* Read STROBE pulse width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define BITP_EFUSE_TUNIT                                      (10U)          </span><span class="comment">/* Efuse timing diagram step size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define BITL_EFUSE_TUNIT                                      (2U)           </span><span class="comment">/* Efuse timing diagram step size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define BITM_EFUSE_TUNIT                                      (0X0C00U)      </span><span class="comment">/* Efuse timing diagram step size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define BITP_EFUSE_TPDPS                                      (12U)          </span><span class="comment">/* PD to PS setup time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define BITL_EFUSE_TPDPS                                      (4U)           </span><span class="comment">/* PD to PS setup time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define BITM_EFUSE_TPDPS                                      (0XF000U)      </span><span class="comment">/* PD to PS setup time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160; </div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">          CHARACTERIZATION                                      Value             Description</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define BITP_EFUSE_RM_ENABLE                                  (0U)           </span><span class="comment">/* Enable resistance measurement mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define BITL_EFUSE_RM_ENABLE                                  (1U)           </span><span class="comment">/* Enable resistance measurement mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define BITM_EFUSE_RM_ENABLE                                  (0X0001U)      </span><span class="comment">/* Enable resistance measurement mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define BITP_EFUSE_PGM_MODE                                   (4U)           </span><span class="comment">/* Program mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define BITL_EFUSE_PGM_MODE                                   (1U)           </span><span class="comment">/* Program mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define BITM_EFUSE_PGM_MODE                                   (0X0010U)      </span><span class="comment">/* Program mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define BITP_EFUSE_MARGIN                                     (8U)           </span><span class="comment">/* Set the margin level in the sense amplifiers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define BITL_EFUSE_MARGIN                                     (2U)           </span><span class="comment">/* Set the margin level in the sense amplifiers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define BITM_EFUSE_MARGIN                                     (0X0300U)      </span><span class="comment">/* Set the margin level in the sense amplifiers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160; </div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define ENUM_EFUSE_MARGIN_MARGIN_AUTO                         (0X0000U)      </span><span class="comment">/* AUTO: Margin set automatically by state machine */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define ENUM_EFUSE_MARGIN_MARGIN_LOW                          (0X0001U)      </span><span class="comment">/* LOW: Applies lowest margin. Used at time 0 to test for unusual high resistance fuse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define ENUM_EFUSE_MARGIN_MARGIN_NORMAL                       (0X0002U)      </span><span class="comment">/* NOMINAL: Applies nominal margin level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define ENUM_EFUSE_MARGIN_MARGIN_HIGH                         (0X0003U)      </span><span class="comment">/* HIGH: Applies highest margin. Used in post program readback to ensure no weakly blown fuses. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define ENUM_EFUSE_PGM_MODE_FUNCTIONAL_PGM                    (0X0000U)      </span><span class="comment">/* Functional mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define ENUM_EFUSE_PGM_MODE_DEBUG_PGM                         (0X0001U)      </span><span class="comment">/* Debug Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160; </div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">        EFUSE Module MemoryRegions Address Offset, Size Definitions </span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define MEMR_IDX_EFUSE_EF_MEM                               (0X00U)    </span><span class="comment">/* Efuse Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define MEMR_SIZE_EFUSE_EF_MEM                              (0X80U)    </span><span class="comment">/* Size in Bytes. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160; </div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef EFUSE_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160; </div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment">        LPS_REGS_YODA Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define INST_LPS1_REGS                                           (0X00000900U)    </span><span class="comment">/* lps1_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define INST_LPS2_REGS                                           (0X00000A00U)    </span><span class="comment">/* lps2_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160; </div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160; </div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#ifndef LPS_REGS_YODA_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define LPS_REGS_YODA_ADDR_RDEF_H_    </span><span class="comment">/* LPS_REGS_YODA: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160; </div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define MASK_LPS_REGS_YODA                                       (0X000000FFU)    </span><span class="comment">/* LPS_REGS_YODA: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160; </div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="comment">        LPS_REGS_YODA Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSCTRL                               (0X40) </span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSWAVEFREQ                           (0X1) </span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSWAVEGENACC                         (0X0) </span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSRAMADDR                            (0X0) </span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSRAMRDCMD                           (0X0) </span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSWAVEGENADDR                        (0X0) </span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSMARGIN                             (0X0) </span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSDBG                                (0X0) </span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSRAMDATA                            (0X0) </span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define RSTVAL_LPS_REGS_YODA_LPSRAMDATA_ALIAS                      (0X0) </span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160; </div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment">        LPS_REGS_YODA Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160; </div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment">          LPSCTRL                                               Value             Description</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_LPS_ENA                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_LPS_ENA                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_LPS_ENA                    (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_RESERVED1                  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_RESERVED1                  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_RESERVED1                  (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_LPS_BUSY                   (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_LPS_BUSY                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_LPS_BUSY                   (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_RESERVED                   (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_RESERVED                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_RESERVED                   (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_LPS_START_EN               (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_LPS_START_EN               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_LPS_START_EN               (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_LPS_RPT_EN                 (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_LPS_RPT_EN                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_LPS_RPT_EN                 (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_LPS_ON                     (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_LPS_ON                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_LPS_ON                     (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_LPS_OFF                    (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_LPS_OFF                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_LPS_OFF                    (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSCTRL_LPS_ON_IGNORE              (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSCTRL_LPS_ON_IGNORE              (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSCTRL_LPS_ON_IGNORE              (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160; </div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment">          LPSWAVEFREQ                                           Value             Description</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSWAVEFREQ_LPS_WAVE_FREQ          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSWAVEFREQ_LPS_WAVE_FREQ          (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSWAVEFREQ_LPS_WAVE_FREQ          (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160; </div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="comment">          LPSWAVEGENACC                                         Value             Description</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSWAVEGENACC_LPS_WG_ACC           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSWAVEGENACC_LPS_WG_ACC           (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSWAVEGENACC_LPS_WG_ACC           (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160; </div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment">          LPSRAMADDR                                            Value             Description</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSRAMADDR_LPS_RAM_ADDR            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSRAMADDR_LPS_RAM_ADDR            (9U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSRAMADDR_LPS_RAM_ADDR            (0X01FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160; </div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="comment">          LPSRAMRDCMD                                           Value             Description</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSRAMRDCMD_LPS_RAM_READ_EN        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSRAMRDCMD_LPS_RAM_READ_EN        (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSRAMRDCMD_LPS_RAM_READ_EN        (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSRAMRDCMD_LPS_RAM_READ_RDY       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSRAMRDCMD_LPS_RAM_READ_RDY       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSRAMRDCMD_LPS_RAM_READ_RDY       (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160; </div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">          LPSWAVEGENADDR                                        Value             Description</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSWAVEGENADDR_LPS_RAM_START       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSWAVEGENADDR_LPS_RAM_START       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSWAVEGENADDR_LPS_RAM_START       (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSWAVEGENADDR_LPS_RAM_END         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSWAVEGENADDR_LPS_RAM_END         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSWAVEGENADDR_LPS_RAM_END         (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160; </div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment">          LPSMARGIN                                             Value             Description</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSMARGIN_LPS_PORT0_MARGIN         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSMARGIN_LPS_PORT0_MARGIN         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSMARGIN_LPS_PORT0_MARGIN         (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSMARGIN_LPS_PORT1_MARGIN         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSMARGIN_LPS_PORT1_MARGIN         (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSMARGIN_LPS_PORT1_MARGIN         (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSMARGIN_LPS_PARITY_ERR           (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSMARGIN_LPS_PARITY_ERR           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSMARGIN_LPS_PARITY_ERR           (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160; </div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">          LPSDBG                                                Value             Description</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSDBG_LPSDBGSEL                   (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSDBG_LPSDBGSEL                   (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSDBG_LPSDBGSEL                   (0X0007U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSDBG_LPSDBGCOM                   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSDBG_LPSDBGCOM                   (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSDBG_LPSDBGCOM                   (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSDBG_LPSDBGEN                    (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSDBG_LPSDBGEN                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSDBG_LPSDBGEN                    (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160; </div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="comment">          LPSRAMDATA                                            Value             Description</span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSRAMDATA_LPS_RAM_DATA            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSRAMDATA_LPS_RAM_DATA            (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSRAMDATA_LPS_RAM_DATA            (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160; </div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">          LPSRAMDATA_ALIAS                                      Value             Description</span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define BITP_LPS_REGS_YODA_LPSRAMDATA_ALIAS_LPS_RAM_DATA_ALIAS (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define BITL_LPS_REGS_YODA_LPSRAMDATA_ALIAS_LPS_RAM_DATA_ALIAS (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define BITM_LPS_REGS_YODA_LPSRAMDATA_ALIAS_LPS_RAM_DATA_ALIAS (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160; </div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef LPS_REGS_YODA_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160; </div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">        SS_REGS Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define INST_SS_REGS                                             (0X00000B00U)    </span><span class="comment">/* ss_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160; </div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160; </div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#ifndef SS_REGS_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define SS_REGS_ADDR_RDEF_H_    </span><span class="comment">/* SS_REGS: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160; </div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define MASK_SS_REGS                                             (0XFFFFFFFFU)    </span><span class="comment">/* SS_REGS: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160; </div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">        SS_REGS Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define RSTVAL_SSWAVEFREQ                                          (0X0) </span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define RSTVAL_SSWAVEPERIOD                                        (0XA0) </span></div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define RSTVAL_SSWAVEAMP                                           (0XFFFF) </span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define RSTVAL_SSPINLO                                             (0X7454) </span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define RSTVAL_SSPINHI                                             (0X9B) </span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define RSTVAL_SSINTERVLO                                          (0X2B8) </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define RSTVAL_SSINTERVHI                                          (0X2) </span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define RSTVAL_SSWAVEOFFSET                                        (0X0) </span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define RSTVAL_SSCTRL                                              (0X0) </span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define RSTVAL_SSMODFREQ                                           (0X0) </span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define RSTVAL_SSMODAMP                                            (0X0) </span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define RSTVAL_SSINTERV_10                                         (0X5600) </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define RSTVAL_SSINTERV_11                                         (0X355) </span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define RSTVAL_SSINTERV_20                                         (0X0) </span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define RSTVAL_SSINTERV_21                                         (0X0) </span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define RSTVAL_SSINTERV_30                                         (0XAA00) </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define RSTVAL_SSINTERV_31                                         (0XAA) </span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define RSTVAL_SSVALUE_00                                          (0X100) </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define RSTVAL_SSVALUE_01                                          (0X300) </span></div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define RSTVAL_SSVALUE_10                                          (0XAB00) </span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define RSTVAL_SSVALUE_11                                          (0X3AA) </span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define RSTVAL_SSVALUE_20                                          (0X5500) </span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define RSTVAL_SSVALUE_21                                          (0X55) </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define RSTVAL_SSVALUE_30                                          (0XFF00) </span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define RSTVAL_SSVALUE_31                                          (0XFF) </span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define RSTVAL_SSDBG                                               (0X0) </span></div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160; </div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">        SS_REGS Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160; </div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment">          SSWAVEFREQ                                            Value             Description</span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define BITP_SSWAVEFREQ_WAVE_FREQ                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define BITL_SSWAVEFREQ_WAVE_FREQ                             (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define BITM_SSWAVEFREQ_WAVE_FREQ                             (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160; </div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="comment">          SSWAVEPERIOD                                          Value             Description</span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define BITP_SSWAVEPERIOD_WAVE_PERIOD                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define BITL_SSWAVEPERIOD_WAVE_PERIOD                         (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define BITM_SSWAVEPERIOD_WAVE_PERIOD                         (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160; </div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">          SSWAVEAMP                                             Value             Description</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define BITP_SSWAVEAMP_WAVE_AMPLITUDE                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define BITL_SSWAVEAMP_WAVE_AMPLITUDE                         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define BITM_SSWAVEAMP_WAVE_AMPLITUDE                         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160; </div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment">          SSPINLO                                               Value             Description</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define BITP_SSPINLO_PI_N_LSBS                                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define BITL_SSPINLO_PI_N_LSBS                                (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define BITM_SSPINLO_PI_N_LSBS                                (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160; </div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">          SSPINHI                                               Value             Description</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define BITP_SSPINHI_PI_N_MSBS                                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define BITL_SSPINHI_PI_N_MSBS                                (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define BITM_SSPINHI_PI_N_MSBS                                (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160; </div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="comment">          SSINTERVLO                                            Value             Description</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define BITP_SSINTERVLO_INTERVAL_LSBS                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define BITL_SSINTERVLO_INTERVAL_LSBS                         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define BITM_SSINTERVLO_INTERVAL_LSBS                         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160; </div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="comment">          SSINTERVHI                                            Value             Description</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor">#define BITP_SSINTERVHI_INTERVAL_MSBS                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define BITL_SSINTERVHI_INTERVAL_MSBS                         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define BITM_SSINTERVHI_INTERVAL_MSBS                         (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160; </div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">          SSWAVEOFFSET                                          Value             Description</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define BITP_SSWAVEOFFSET_WAVE_OFFSET                         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define BITL_SSWAVEOFFSET_WAVE_OFFSET                         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define BITM_SSWAVEOFFSET_WAVE_OFFSET                         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160; </div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">          SSCTRL                                                Value             Description</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define BITP_SSCTRL_SS_ENA                                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define BITL_SSCTRL_SS_ENA                                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define BITM_SSCTRL_SS_ENA                                    (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define BITP_SSCTRL_WTYPE                                     (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define BITL_SSCTRL_WTYPE                                     (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define BITM_SSCTRL_WTYPE                                     (0X0006U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160; </div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment">          SSMODFREQ                                             Value             Description</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define BITP_SSMODFREQ_MOD_FREQ                               (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define BITL_SSMODFREQ_MOD_FREQ                               (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define BITM_SSMODFREQ_MOD_FREQ                               (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160; </div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="comment">          SSMODAMP                                              Value             Description</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define BITP_SSMODAMP_MOD_AMP                                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define BITL_SSMODAMP_MOD_AMP                                 (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define BITM_SSMODAMP_MOD_AMP                                 (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160; </div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment">          SSINTERV_10                                           Value             Description</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define BITP_SSINTERV_10_INTERV_1_0                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define BITL_SSINTERV_10_INTERV_1_0                           (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define BITM_SSINTERV_10_INTERV_1_0                           (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160; </div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="comment">          SSINTERV_11                                           Value             Description</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define BITP_SSINTERV_11_INTERV_1_1                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define BITL_SSINTERV_11_INTERV_1_1                           (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define BITM_SSINTERV_11_INTERV_1_1                           (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160; </div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment">          SSINTERV_20                                           Value             Description</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define BITP_SSINTERV_20_INTERV_2_0                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define BITL_SSINTERV_20_INTERV_2_0                           (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define BITM_SSINTERV_20_INTERV_2_0                           (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160; </div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">          SSINTERV_21                                           Value             Description</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define BITP_SSINTERV_21_INTERV_2_1                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define BITL_SSINTERV_21_INTERV_2_1                           (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define BITM_SSINTERV_21_INTERV_2_1                           (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160; </div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="comment">          SSINTERV_30                                           Value             Description</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define BITP_SSINTERV_30_INTERV_3_0                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define BITL_SSINTERV_30_INTERV_3_0                           (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define BITM_SSINTERV_30_INTERV_3_0                           (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160; </div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">          SSINTERV_31                                           Value             Description</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define BITP_SSINTERV_31_INTERV_3_1                           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define BITL_SSINTERV_31_INTERV_3_1                           (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define BITM_SSINTERV_31_INTERV_3_1                           (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160; </div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">          SSVALUE_00                                            Value             Description</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define BITP_SSVALUE_00_VALUE_0_0                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define BITL_SSVALUE_00_VALUE_0_0                             (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define BITM_SSVALUE_00_VALUE_0_0                             (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160; </div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">          SSVALUE_01                                            Value             Description</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define BITP_SSVALUE_01_VALUE_0_1                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define BITL_SSVALUE_01_VALUE_0_1                             (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define BITM_SSVALUE_01_VALUE_0_1                             (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160; </div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">          SSVALUE_10                                            Value             Description</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define BITP_SSVALUE_10_VALUE_1_0                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define BITL_SSVALUE_10_VALUE_1_0                             (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define BITM_SSVALUE_10_VALUE_1_0                             (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160; </div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="comment">          SSVALUE_11                                            Value             Description</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define BITP_SSVALUE_11_VALUE_1_1                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define BITL_SSVALUE_11_VALUE_1_1                             (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define BITM_SSVALUE_11_VALUE_1_1                             (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160; </div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="comment">          SSVALUE_20                                            Value             Description</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define BITP_SSVALUE_20_VALUE_2_0                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define BITL_SSVALUE_20_VALUE_2_0                             (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define BITM_SSVALUE_20_VALUE_2_0                             (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160; </div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">          SSVALUE_21                                            Value             Description</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define BITP_SSVALUE_21_VALUE_2_1                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define BITL_SSVALUE_21_VALUE_2_1                             (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define BITM_SSVALUE_21_VALUE_2_1                             (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160; </div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">          SSVALUE_30                                            Value             Description</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define BITP_SSVALUE_30_VALUE_3_0                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define BITL_SSVALUE_30_VALUE_3_0                             (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define BITM_SSVALUE_30_VALUE_3_0                             (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160; </div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="comment">          SSVALUE_31                                            Value             Description</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define BITP_SSVALUE_31_VALUE_3_1                             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define BITL_SSVALUE_31_VALUE_3_1                             (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define BITM_SSVALUE_31_VALUE_3_1                             (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160; </div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="comment">          SSDBG                                                 Value             Description</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define BITP_SSDBG_SSDBGSEL                                   (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define BITL_SSDBG_SSDBGSEL                                   (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define BITM_SSDBG_SSDBGSEL                                   (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define BITP_SSDBG_SSDBGCOM                                   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define BITL_SSDBG_SSDBGCOM                                   (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define BITM_SSDBG_SSDBGCOM                                   (0X0300U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define BITP_SSDBG_SSDBGEN                                    (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define BITL_SSDBG_SSDBGEN                                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define BITM_SSDBG_SSDBGEN                                    (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160; </div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef SS_REGS_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160; </div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">        PCM_REGS_YODA Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define INST_PCM_REGS                                            (0X00000C00U)    </span><span class="comment">/* pcm_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160; </div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160; </div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#ifndef PCM_REGS_YODA_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define PCM_REGS_YODA_ADDR_RDEF_H_    </span><span class="comment">/* PCM_REGS_YODA: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160; </div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define MASK_PCM_REGS_YODA                                       (0X000000FFU)    </span><span class="comment">/* PCM_REGS_YODA: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160; </div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">        PCM_REGS_YODA Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define RSTVAL_PCM_REGS_YODA_PCMCTRL_0                             (0X0) </span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define RSTVAL_PCM_REGS_YODA_PCMCTRL_1                             (0X0) </span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define RSTVAL_PCM_REGS_YODA_PCMOUT                                (0X0) </span></div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define RSTVAL_PCM_REGS_YODA_OSC_PERIOD_CTRL                       (0X0) </span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define RSTVAL_PCM_REGS_YODA_OSC_PERIOD_RD                         (0X0) </span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160; </div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">        PCM_REGS_YODA Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160; </div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">          PCMCTRL_0                                             Value             Description</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_PCMCTRL_0_PCM_START                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_PCMCTRL_0_PCM_START                (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_PCMCTRL_0_PCM_START                (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_PCMCTRL_0_PCM_SELECT               (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_PCMCTRL_0_PCM_SELECT               (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_PCMCTRL_0_PCM_SELECT               (0X003EU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_PCMCTRL_0_PCM_ENABLE_ALL           (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_PCMCTRL_0_PCM_ENABLE_ALL           (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_PCMCTRL_0_PCM_ENABLE_ALL           (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160; </div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="comment">          PCMCTRL_1                                             Value             Description</span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_PCMCTRL_1_PCM_CLK_COUNT            (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_PCMCTRL_1_PCM_CLK_COUNT            (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_PCMCTRL_1_PCM_CLK_COUNT            (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160; </div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">          PCMOUT                                                Value             Description</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_PCMOUT_PCM_OUT                     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_PCMOUT_PCM_OUT                     (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_PCMOUT_PCM_OUT                     (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160; </div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">          OSC_PERIOD_CTRL                                       Value             Description</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_OSC_PERIOD_CTRL_OSC_PERIOD_ENABLE  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_OSC_PERIOD_CTRL_OSC_PERIOD_ENABLE  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_OSC_PERIOD_CTRL_OSC_PERIOD_ENABLE  (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_OSC_PERIOD_CTRL_RESERVED1          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_OSC_PERIOD_CTRL_RESERVED1          (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_OSC_PERIOD_CTRL_RESERVED1          (0X000EU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_OSC_PERIOD_CTRL_OSC_PERIOD_DIVCLK_DIVIDE (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_OSC_PERIOD_CTRL_OSC_PERIOD_DIVCLK_DIVIDE (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_OSC_PERIOD_CTRL_OSC_PERIOD_DIVCLK_DIVIDE (0X00F0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_OSC_PERIOD_CTRL_SMPL_CLK_SEL       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_OSC_PERIOD_CTRL_SMPL_CLK_SEL       (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_OSC_PERIOD_CTRL_SMPL_CLK_SEL       (0X0700U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160; </div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment">          OSC_PERIOD_RD                                         Value             Description</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define BITP_PCM_REGS_YODA_OSC_PERIOD_RD_SMPL_PERIOD          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define BITL_PCM_REGS_YODA_OSC_PERIOD_RD_SMPL_PERIOD          (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define BITM_PCM_REGS_YODA_OSC_PERIOD_RD_SMPL_PERIOD          (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160; </div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef PCM_REGS_YODA_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160; </div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="comment">        DATAPATH Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define INST_DATAPATH_REGS                                       (0X00000D00U)    </span><span class="comment">/* datapath_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160; </div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160; </div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#ifndef DATAPATH_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define DATAPATH_ADDR_RDEF_H_    </span><span class="comment">/* DATAPATH: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160; </div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define MASK_DATAPATH                                            (0X000000FFU)    </span><span class="comment">/* DATAPATH: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160; </div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment">        DATAPATH Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_CORRECTION_CONFIG                          (0X10) </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_USE_CASE_FRAME_CONFIG                      (0X10) </span></div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL               (0X384) </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_GAIN0                                      (0X0) </span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_GAIN1                                      (0X0) </span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_GAIN2                                      (0X0) </span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_GAIN3                                      (0X0) </span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PARITY_GAIN_MEM                            (0X0) </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PARITY_LINE_MEM                            (0X0) </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PP_LFSR                                    (0X0) </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PP_DECODE_ST_1                             (0X4688) </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PP_DECODE_ST_2                             (0X4) </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PP_ENCODE_ST                               (0X26) </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PP_ENCODE_GT                               (0XE4) </span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_DBG_MUX                                    (0X0) </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_GAIN_MARGIN_CONTROL                        (0X0) </span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_LINE_MARGIN_CONTROL                        (0X0) </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_ROI_ROW_START                              (0X0) </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_ROI_HEIGHT                                 (0X280) </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_ROI_COLUMN_START                           (0X0) </span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_ROI_WIDTH                                  (0X200) </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PP_USEQ_WRITE                              (0X0) </span></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PP_ADC_DELAY                               (0X6) </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_MIPI_BUFF_MARGIN_CONTROL                   (0X0) </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_MIPI_HEADER_WIDTH                          (0X80) </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_FRAME_NUMBER                               (0X0) </span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_MICRO_SEQUENCER_FW_VERSION_LSB             (0X0) </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_MICRO_SEQUENCER_FW_VERSION_MSB             (0X0) </span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_TS_CAL_VER                                 (0X0) </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_ADC_CAL_VER                                (0X0) </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_REG_0                                      (0X0) </span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_REG_1                                      (0X0) </span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_REG_2                                      (0X0) </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_REG_3                                      (0X0) </span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_REG_4                                      (0X0) </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_REG_5                                      (0X0) </span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_REG_6                                      (0X0) </span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_REG_7                                      (0X0) </span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PARITY_MIPI_BUFFER                         (0X0) </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PACKET_COUNT                               (0X0) </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_PACKETS_PER_FRAME                          (0X0) </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_ROW_VECTOR                                 (0X0) </span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_ROWS_PER_PACKET_OUT                        (0X0) </span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_MIPI_RD_EN_MAX                             (0X0) </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_ANALOG_SS                                  (0X0) </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_MIPI_BUFF_PARITY_ERR_CNT                   (0X0) </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_LINE_MEM_PARITY_ERR_CNT                    (0X0) </span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_GAIN_MEM_PARITY_ERR_CNT                    (0X0) </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_IA_SELECT                                  (0X0) </span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_IA_ADDR_REG                                (0X0) </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_IA_WRDATA_REG                              (0X0) </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_IA_WRDATA_REG_ALIAS                        (0X0) </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_IA_RDDATA_REG                              (0X0) </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_IA_RDDATA_REG_ALIAS                        (0X0) </span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define RSTVAL_DATAPATH_IA_BANK_TYPE                               (0X1) </span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160; </div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment">        DATAPATH Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160; </div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment">          CORRECTION_CONFIG                                     Value             Description</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_CORRECTION_CONFIG_BYPASS_PC_GAIN        (0U)           </span><span class="comment">/* Bypass per-column gain correction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_CORRECTION_CONFIG_BYPASS_PC_GAIN        (1U)           </span><span class="comment">/* Bypass per-column gain correction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_CORRECTION_CONFIG_BYPASS_PC_GAIN        (0X0001U)      </span><span class="comment">/* Bypass per-column gain correction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_CORRECTION_CONFIG_BYPASS_PC_OFFSET      (1U)           </span><span class="comment">/* Bypass per-column offset correction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_CORRECTION_CONFIG_BYPASS_PC_OFFSET      (1U)           </span><span class="comment">/* Bypass per-column offset correction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_CORRECTION_CONFIG_BYPASS_PC_OFFSET      (0X0002U)      </span><span class="comment">/* Bypass per-column offset correction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_CORRECTION_CONFIG_BYPASS_SCALE          (2U)           </span><span class="comment">/* Bypass gain scaling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_CORRECTION_CONFIG_BYPASS_SCALE          (1U)           </span><span class="comment">/* Bypass gain scaling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_CORRECTION_CONFIG_BYPASS_SCALE          (0X0004U)      </span><span class="comment">/* Bypass gain scaling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_CORRECTION_CONFIG_BYPASS_SATTAG         (3U)           </span><span class="comment">/* Bypass saturation tag while pixel adjustment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_CORRECTION_CONFIG_BYPASS_SATTAG         (1U)           </span><span class="comment">/* Bypass saturation tag while pixel adjustment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_CORRECTION_CONFIG_BYPASS_SATTAG         (0X0008U)      </span><span class="comment">/* Bypass saturation tag while pixel adjustment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_CORRECTION_CONFIG_BINNING_AVG_EN        (4U)           </span><span class="comment">/* 1&#39;b1 = average two rows while digital binning; 1&#39;b0 = add two rows while digital binning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_CORRECTION_CONFIG_BINNING_AVG_EN        (1U)           </span><span class="comment">/* 1&#39;b1 = average two rows while digital binning; 1&#39;b0 = add two rows while digital binning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_CORRECTION_CONFIG_BINNING_AVG_EN        (0X0010U)      </span><span class="comment">/* 1&#39;b1 = average two rows while digital binning; 1&#39;b0 = add two rows while digital binning */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160; </div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="comment">          USE_CASE_FRAME_CONFIG                                 Value             Description</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_ADC_9B            (0U)           </span><span class="comment">/* When 1, ADC valid data width is 9 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_ADC_9B            (1U)           </span><span class="comment">/* When 1, ADC valid data width is 9 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_ADC_9B            (0X0001U)      </span><span class="comment">/* When 1, ADC valid data width is 9 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_ALTERNATE_AMP_MUX_POL (1U)           </span><span class="comment">/* 1&#39;b1 = Inverted gain scaling for even ADCs (needed for supply rejection work-around); 1&#39;b0 = No inversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_ALTERNATE_AMP_MUX_POL (1U)           </span><span class="comment">/* 1&#39;b1 = Inverted gain scaling for even ADCs (needed for supply rejection work-around); 1&#39;b0 = No inversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_ALTERNATE_AMP_MUX_POL (0X0002U)      </span><span class="comment">/* 1&#39;b1 = Inverted gain scaling for even ADCs (needed for supply rejection work-around); 1&#39;b0 = No inversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_DIGITAL_BIN_EN    (2U)           </span><span class="comment">/* Enable digital binning between adjacent rows, invalid to set if delta_comp_en is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_DIGITAL_BIN_EN    (1U)           </span><span class="comment">/* Enable digital binning between adjacent rows, invalid to set if delta_comp_en is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_DIGITAL_BIN_EN    (0X0004U)      </span><span class="comment">/* Enable digital binning between adjacent rows, invalid to set if delta_comp_en is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_DELTA_COMP_EN     (3U)           </span><span class="comment">/* Enable delta compression */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_DELTA_COMP_EN     (1U)           </span><span class="comment">/* Enable delta compression */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_DELTA_COMP_EN     (0X0008U)      </span><span class="comment">/* Enable delta compression */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_FIX2FLT_EN        (4U)           </span><span class="comment">/* enable fixed to floating point conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_FIX2FLT_EN        (1U)           </span><span class="comment">/* enable fixed to floating point conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_FIX2FLT_EN        (0X0010U)      </span><span class="comment">/* enable fixed to floating point conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_RAW_MODE          (5U)           </span><span class="comment">/* Enable RAW mode and select how the ADC clipping is handled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_RAW_MODE          (2U)           </span><span class="comment">/* Enable RAW mode and select how the ADC clipping is handled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_RAW_MODE          (0X0060U)      </span><span class="comment">/* Enable RAW mode and select how the ADC clipping is handled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_OUTPUT_WIDTH      (7U)           </span><span class="comment">/* Bit width of final output to MIPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_OUTPUT_WIDTH      (3U)           </span><span class="comment">/* Bit width of final output to MIPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_OUTPUT_WIDTH      (0X0380U)      </span><span class="comment">/* Bit width of final output to MIPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_DARK_ROW_VEC      (10U)          </span><span class="comment">/* Each bit enables the readout of  8 dark rows on the top and the bottom of the array */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_DARK_ROW_VEC      (2U)           </span><span class="comment">/* Each bit enables the readout of  8 dark rows on the top and the bottom of the array */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_DARK_ROW_VEC      (0X0C00U)      </span><span class="comment">/* Each bit enables the readout of  8 dark rows on the top and the bottom of the array */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_FRAME_CONFIG_MIPI_OUT_8BIT     (12U)          </span><span class="comment">/* 1&#39;b1 = Send RAW14 or RAW16 as two 8 bit RAW pixels to MIPI; when 1&#39;b0 = Send the pixel data as 14 bit or 16 bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_FRAME_CONFIG_MIPI_OUT_8BIT     (1U)           </span><span class="comment">/* 1&#39;b1 = Send RAW14 or RAW16 as two 8 bit RAW pixels to MIPI; when 1&#39;b0 = Send the pixel data as 14 bit or 16 bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_FRAME_CONFIG_MIPI_OUT_8BIT     (0X1000U)      </span><span class="comment">/* 1&#39;b1 = Send RAW14 or RAW16 as two 8 bit RAW pixels to MIPI; when 1&#39;b0 = Send the pixel data as 14 bit or 16 bit value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160; </div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_OUTPUT_WIDTH_RAW8 (0X0000U)      </span><span class="comment">/* 8 bit Floating point: {sign,exp[2:0],mantissa[3:0]} or raw data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_OUTPUT_WIDTH_RAW10 (0X0001U)      </span><span class="comment">/* 10 bit Floating point: {sign,exp[2:0],mantissa[5:0]} or raw data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_OUTPUT_WIDTH_RAW12 (0X0002U)      </span><span class="comment">/* 12 bit Floating point: {sign,exp[2:0],mantissa[7:0]} or raw data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_OUTPUT_WIDTH_RAW16 (0X0003U)      </span><span class="comment">/* 16 bit binary spread over two 8 bit mipi packets */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_OUTPUT_WIDTH_RAW14 (0X0004U)      </span><span class="comment">/* 14 bit Binary, spread over two 8 bit MIPI packets */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_RAW_MODE_DISABLE  (0X0000U)      </span><span class="comment">/* Raw mode disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_RAW_MODE_NO_CLIP  (0X0001U)      </span><span class="comment">/* RAW mode ADC data direct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_RAW_MODE_CLIP_ADC_OVR (0X0002U)      </span><span class="comment">/* RAW mode ADC data clipped when overflow flag high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_RAW_MODE_CLIP_ALL (0X0003U)      </span><span class="comment">/* RAW mode ADC data clipped when overflow flag or sat_tag high */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_ALTERNATE_AMP_MUX_POL_NO_INVERT (0X0000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define ENUM_DATAPATH_USE_CASE_FRAME_CONFIG_ALTERNATE_AMP_MUX_POL_INVERT_EVEN (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160; </div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="comment">          USE_CASE_MIPI_PACKET_CONTROL                          Value             Description</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_ROWS_PER_PACKET (0U)           </span><span class="comment">/* Number of rows to be packed in a MIPI  packet. Valid values are 1,2,4,8,16,32,64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_ROWS_PER_PACKET (7U)           </span><span class="comment">/* Number of rows to be packed in a MIPI  packet. Valid values are 1,2,4,8,16,32,64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_ROWS_PER_PACKET (0X007FU)      </span><span class="comment">/* Number of rows to be packed in a MIPI  packet. Valid values are 1,2,4,8,16,32,64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_AUTO_ROWS_PER_PACKET_EN (7U)           </span><span class="comment">/* When 1, datapath calculates the rows to be packed in a MIPI packet; when 0 use the value programmed in rows per packet register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_AUTO_ROWS_PER_PACKET_EN (1U)           </span><span class="comment">/* When 1, datapath calculates the rows to be packed in a MIPI packet; when 0 use the value programmed in rows per packet register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_AUTO_ROWS_PER_PACKET_EN (0X0080U)      </span><span class="comment">/* When 1, datapath calculates the rows to be packed in a MIPI packet; when 0 use the value programmed in rows per packet register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_MIPI_BUFF_RD_LIMIT (8U)           </span><span class="comment">/* Number of buffers to be filled before sending packet request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_MIPI_BUFF_RD_LIMIT (2U)           </span><span class="comment">/* Number of buffers to be filled before sending packet request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_MIPI_BUFF_RD_LIMIT (0X0300U)      </span><span class="comment">/* Number of buffers to be filled before sending packet request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_MIPI_BUFF_RD_CTRL_EN (10U)          </span><span class="comment">/* When 1, reading of MIPI buffers is based on mipi_buff_rd_limit, else done in datapath */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_MIPI_BUFF_RD_CTRL_EN (1U)           </span><span class="comment">/* When 1, reading of MIPI buffers is based on mipi_buff_rd_limit, else done in datapath */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_USE_CASE_MIPI_PACKET_CONTROL_MIPI_BUFF_RD_CTRL_EN (0X0400U)      </span><span class="comment">/* When 1, reading of MIPI buffers is based on mipi_buff_rd_limit, else done in datapath */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160; </div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment">          GAIN0                                                 Value             Description</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN0_GLOBAL_GAIN_SCALE_P0              (0U)           </span><span class="comment">/* Gain scale for GT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN0_GLOBAL_GAIN_SCALE_P0              (10U)          </span><span class="comment">/* Gain scale for GT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN0_GLOBAL_GAIN_SCALE_P0              (0X03FFU)      </span><span class="comment">/* Gain scale for GT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN0_GLOBAL_GAIN_SHIFT_P0              (10U)          </span><span class="comment">/* Gain shift for GT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN0_GLOBAL_GAIN_SHIFT_P0              (3U)           </span><span class="comment">/* Gain shift for GT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN0_GLOBAL_GAIN_SHIFT_P0              (0X1C00U)      </span><span class="comment">/* Gain shift for GT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160; </div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="comment">          GAIN1                                                 Value             Description</span></div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN1_GLOBAL_GAIN_SCALE_P1              (0U)           </span><span class="comment">/* Gain scale for GT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN1_GLOBAL_GAIN_SCALE_P1              (10U)          </span><span class="comment">/* Gain scale for GT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN1_GLOBAL_GAIN_SCALE_P1              (0X03FFU)      </span><span class="comment">/* Gain scale for GT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN1_GLOBAL_GAIN_SHIFT_P1              (10U)          </span><span class="comment">/* Gain shift for GT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN1_GLOBAL_GAIN_SHIFT_P1              (3U)           </span><span class="comment">/* Gain shift for GT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN1_GLOBAL_GAIN_SHIFT_P1              (0X1C00U)      </span><span class="comment">/* Gain shift for GT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160; </div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="comment">          GAIN2                                                 Value             Description</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN2_GLOBAL_GAIN_SCALE_P2              (0U)           </span><span class="comment">/* Gain scale for GT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN2_GLOBAL_GAIN_SCALE_P2              (10U)          </span><span class="comment">/* Gain scale for GT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN2_GLOBAL_GAIN_SCALE_P2              (0X03FFU)      </span><span class="comment">/* Gain scale for GT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN2_GLOBAL_GAIN_SHIFT_P2              (10U)          </span><span class="comment">/* Gain shift for GT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN2_GLOBAL_GAIN_SHIFT_P2              (3U)           </span><span class="comment">/* Gain shift for GT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN2_GLOBAL_GAIN_SHIFT_P2              (0X1C00U)      </span><span class="comment">/* Gain shift for GT2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160; </div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">          GAIN3                                                 Value             Description</span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN3_GLOBAL_GAIN_SCALE_P3              (0U)           </span><span class="comment">/* Gain scale for GT3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN3_GLOBAL_GAIN_SCALE_P3              (10U)          </span><span class="comment">/* Gain scale for GT3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN3_GLOBAL_GAIN_SCALE_P3              (0X03FFU)      </span><span class="comment">/* Gain scale for GT3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN3_GLOBAL_GAIN_SHIFT_P3              (10U)          </span><span class="comment">/* Gain shift for GT3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN3_GLOBAL_GAIN_SHIFT_P3              (3U)           </span><span class="comment">/* Gain shift for GT3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN3_GLOBAL_GAIN_SHIFT_P3              (0X1C00U)      </span><span class="comment">/* Gain shift for GT3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160; </div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment">          PARITY_GAIN_MEM                                       Value             Description</span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PARITY_GAIN_MEM_GAIN_MEM_PARITY_ERR     (0U)           </span><span class="comment">/* Parity error bits from gain correction memories. One bit per bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PARITY_GAIN_MEM_GAIN_MEM_PARITY_ERR     (16U)          </span><span class="comment">/* Parity error bits from gain correction memories. One bit per bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PARITY_GAIN_MEM_GAIN_MEM_PARITY_ERR     (0XFFFFU)      </span><span class="comment">/* Parity error bits from gain correction memories. One bit per bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160; </div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="comment">          PARITY_LINE_MEM                                       Value             Description</span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PARITY_LINE_MEM_LINE_MEM_PARITY_ERR     (0U)           </span><span class="comment">/* Parity error bits from line buffer memories. One bit per bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PARITY_LINE_MEM_LINE_MEM_PARITY_ERR     (2U)           </span><span class="comment">/* Parity error bits from line buffer memories. One bit per bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PARITY_LINE_MEM_LINE_MEM_PARITY_ERR     (0X0003U)      </span><span class="comment">/* Parity error bits from line buffer memories. One bit per bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160; </div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment">          PP_LFSR                                               Value             Description</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_LFSR_LFSR_EN                         (0U)           </span><span class="comment">/* Indicates whether the Pixel Packer must work in LFSR mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_LFSR_LFSR_EN                         (1U)           </span><span class="comment">/* Indicates whether the Pixel Packer must work in LFSR mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_LFSR_LFSR_EN                         (0X0001U)      </span><span class="comment">/* Indicates whether the Pixel Packer must work in LFSR mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_LFSR_LFSR_MODE                       (1U)           </span><span class="comment">/* Indicates the LFSR data generation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_LFSR_LFSR_MODE                       (2U)           </span><span class="comment">/* Indicates the LFSR data generation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_LFSR_LFSR_MODE                       (0X0006U)      </span><span class="comment">/* Indicates the LFSR data generation mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_LFSR_LFSR_SEED                       (3U)           </span><span class="comment">/* The initial seed value for the data generation in LFSR mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_LFSR_LFSR_SEED                       (12U)          </span><span class="comment">/* The initial seed value for the data generation in LFSR mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_LFSR_LFSR_SEED                       (0X7FF8U)      </span><span class="comment">/* The initial seed value for the data generation in LFSR mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160; </div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment">          PP_DECODE_ST_1                                        Value             Description</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_DECODE_ST_1_ST_DECODE_000            (0U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_DECODE_ST_1_ST_DECODE_000            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_DECODE_ST_1_ST_DECODE_000            (0X0007U)      </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_DECODE_ST_1_ST_DECODE_001            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_DECODE_ST_1_ST_DECODE_001            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_DECODE_ST_1_ST_DECODE_001            (0X0038U)      </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_DECODE_ST_1_ST_DECODE_010            (6U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_DECODE_ST_1_ST_DECODE_010            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_DECODE_ST_1_ST_DECODE_010            (0X01C0U)      </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_DECODE_ST_1_ST_DECODE_011            (9U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_DECODE_ST_1_ST_DECODE_011            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_DECODE_ST_1_ST_DECODE_011            (0X0E00U)      </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_DECODE_ST_1_ST_DECODE_100            (12U)          </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_DECODE_ST_1_ST_DECODE_100            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_DECODE_ST_1_ST_DECODE_100            (0X7000U)      </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160; </div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">          PP_DECODE_ST_2                                        Value             Description</span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_DECODE_ST_2_ST_DECODE_101            (0U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_DECODE_ST_2_ST_DECODE_101            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_DECODE_ST_2_ST_DECODE_101            (0X0007U)      </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_DECODE_ST_2_ST_DECODE_110            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_DECODE_ST_2_ST_DECODE_110            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_DECODE_ST_2_ST_DECODE_110            (0X0038U)      </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_DECODE_ST_2_ST_DECODE_111            (6U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_DECODE_ST_2_ST_DECODE_111            (3U)           </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_DECODE_ST_2_ST_DECODE_111            (0X01C0U)      </span><span class="comment">/* Mux input for the ST selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160; </div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment">          PP_ENCODE_ST                                          Value             Description</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_ST_ST_EN_0                    (0U)           </span><span class="comment">/* Remap value for ST value of 0 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_ST_ST_EN_0                    (1U)           </span><span class="comment">/* Remap value for ST value of 0 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_ST_ST_EN_0                    (0X0001U)      </span><span class="comment">/* Remap value for ST value of 0 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_ST_ST_EN_1                    (1U)           </span><span class="comment">/* Remap value for ST value of 1 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_ST_ST_EN_1                    (1U)           </span><span class="comment">/* Remap value for ST value of 1 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_ST_ST_EN_1                    (0X0002U)      </span><span class="comment">/* Remap value for ST value of 1 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_ST_OVERFLOW_ACTIVE            (2U)           </span><span class="comment">/* When 0, inactive and ignored for adc mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_ST_OVERFLOW_ACTIVE            (1U)           </span><span class="comment">/* When 0, inactive and ignored for adc mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_ST_OVERFLOW_ACTIVE            (0X0004U)      </span><span class="comment">/* When 0, inactive and ignored for adc mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_ST_BINNED_AND_OR              (4U)           </span><span class="comment">/* Indicates whether the ST tags are to be ORed together */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_ST_BINNED_AND_OR              (1U)           </span><span class="comment">/* Indicates whether the ST tags are to be ORed together */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_ST_BINNED_AND_OR              (0X0010U)      </span><span class="comment">/* Indicates whether the ST tags are to be ORed together */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_ST_ST_LATCH_ACTIVE_HI         (5U)           </span><span class="comment">/* Indicates whether the st latch is active HIGH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_ST_ST_LATCH_ACTIVE_HI         (1U)           </span><span class="comment">/* Indicates whether the st latch is active HIGH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_ST_ST_LATCH_ACTIVE_HI         (0X0020U)      </span><span class="comment">/* Indicates whether the st latch is active HIGH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160; </div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="comment">          PP_ENCODE_GT                                          Value             Description</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_GT_GT_EN_00                   (0U)           </span><span class="comment">/* Remap value for GT value of 00 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_GT_GT_EN_00                   (2U)           </span><span class="comment">/* Remap value for GT value of 00 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_GT_GT_EN_00                   (0X0003U)      </span><span class="comment">/* Remap value for GT value of 00 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_GT_GT_EN_01                   (2U)           </span><span class="comment">/* Remap value for GT value of 01 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_GT_GT_EN_01                   (2U)           </span><span class="comment">/* Remap value for GT value of 01 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_GT_GT_EN_01                   (0X000CU)      </span><span class="comment">/* Remap value for GT value of 01 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_GT_GT_EN_10                   (4U)           </span><span class="comment">/* Remap value for GT value of 10 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_GT_GT_EN_10                   (2U)           </span><span class="comment">/* Remap value for GT value of 10 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_GT_GT_EN_10                   (0X0030U)      </span><span class="comment">/* Remap value for GT value of 10 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_GT_GT_EN_11                   (6U)           </span><span class="comment">/* Remap value for GT value of 11 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_GT_GT_EN_11                   (2U)           </span><span class="comment">/* Remap value for GT value of 11 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_GT_GT_EN_11                   (0X00C0U)      </span><span class="comment">/* Remap value for GT value of 11 from analog */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_GT_GT_LATCH_ACTIVE_HI         (8U)           </span><span class="comment">/* Indicates whether the gt latch is active HIGH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_GT_GT_LATCH_ACTIVE_HI         (1U)           </span><span class="comment">/* Indicates whether the gt latch is active HIGH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_GT_GT_LATCH_ACTIVE_HI         (0X0100U)      </span><span class="comment">/* Indicates whether the gt latch is active HIGH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_GT_TAG_WAIT                   (9U)           </span><span class="comment">/* Wait time between value change on gt_sel_o signal in number of clock cycles (2-20 clks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_GT_TAG_WAIT                   (2U)           </span><span class="comment">/* Wait time between value change on gt_sel_o signal in number of clock cycles (2-20 clks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_GT_TAG_WAIT                   (0X0600U)      </span><span class="comment">/* Wait time between value change on gt_sel_o signal in number of clock cycles (2-20 clks) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ENCODE_GT_TAG_SCALE                  (11U)          </span><span class="comment">/* Scaling factor for tag wait */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ENCODE_GT_TAG_SCALE                  (2U)           </span><span class="comment">/* Scaling factor for tag wait */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ENCODE_GT_TAG_SCALE                  (0X1800U)      </span><span class="comment">/* Scaling factor for tag wait */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160; </div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="comment">          DBG_MUX                                               Value             Description</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_DBG_MUX_DBG_SEL                         (0U)           </span><span class="comment">/* Internal signal debug mux select signal. Refer to Datapath HRM for mux description */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_DBG_MUX_DBG_SEL                         (5U)           </span><span class="comment">/* Internal signal debug mux select signal. Refer to Datapath HRM for mux description */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_DBG_MUX_DBG_SEL                         (0X001FU)      </span><span class="comment">/* Internal signal debug mux select signal. Refer to Datapath HRM for mux description */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_DBG_MUX_DBG_EN                          (15U)          </span><span class="comment">/* Enable for the Debug mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_DBG_MUX_DBG_EN                          (1U)           </span><span class="comment">/* Enable for the Debug mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_DBG_MUX_DBG_EN                          (0X8000U)      </span><span class="comment">/* Enable for the Debug mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160; </div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="comment">          GAIN_MARGIN_CONTROL                                   Value             Description</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN_MARGIN_CONTROL_GAIN_MEM_MARGIN     (0U)           </span><span class="comment">/* Read and write margin control. One bit for each gain memory. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN_MARGIN_CONTROL_GAIN_MEM_MARGIN     (16U)          </span><span class="comment">/* Read and write margin control. One bit for each gain memory. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN_MARGIN_CONTROL_GAIN_MEM_MARGIN     (0XFFFFU)      </span><span class="comment">/* Read and write margin control. One bit for each gain memory. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160; </div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment">          LINE_MARGIN_CONTROL                                   Value             Description</span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_LINE_MARGIN_CONTROL_LINE_MEM_MARGIN     (0U)           </span><span class="comment">/* Read and write margin control. One bit for each line memory. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_LINE_MARGIN_CONTROL_LINE_MEM_MARGIN     (2U)           </span><span class="comment">/* Read and write margin control. One bit for each line memory. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_LINE_MARGIN_CONTROL_LINE_MEM_MARGIN     (0X0003U)      </span><span class="comment">/* Read and write margin control. One bit for each line memory. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160; </div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment">          ROI_ROW_START                                         Value             Description</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_ROI_ROW_START_START_ROW                 (0U)           </span><span class="comment">/* Start row of ROI. Should be a multiple of 64. Range (0-639) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_ROI_ROW_START_START_ROW                 (10U)          </span><span class="comment">/* Start row of ROI. Should be a multiple of 64. Range (0-639) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_ROI_ROW_START_START_ROW                 (0X03FFU)      </span><span class="comment">/* Start row of ROI. Should be a multiple of 64. Range (0-639) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160; </div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">          ROI_HEIGHT                                            Value             Description</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_ROI_HEIGHT_ROI_HEIGHT                   (0U)           </span><span class="comment">/* Numbers of rows enabled in ROI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_ROI_HEIGHT_ROI_HEIGHT                   (10U)          </span><span class="comment">/* Numbers of rows enabled in ROI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_ROI_HEIGHT_ROI_HEIGHT                   (0X03FFU)      </span><span class="comment">/* Numbers of rows enabled in ROI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160; </div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="comment">          ROI_COLUMN_START                                      Value             Description</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_ROI_COLUMN_START_START_COLUMN           (0U)           </span><span class="comment">/* Start column of ROI. Should be a multiple of 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_ROI_COLUMN_START_START_COLUMN           (9U)           </span><span class="comment">/* Start column of ROI. Should be a multiple of 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_ROI_COLUMN_START_START_COLUMN           (0X01FFU)      </span><span class="comment">/* Start column of ROI. Should be a multiple of 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160; </div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">          ROI_WIDTH                                             Value             Description</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_ROI_WIDTH_ROI_WIDTH                     (0U)           </span><span class="comment">/* Number of columns enabled in ROI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_ROI_WIDTH_ROI_WIDTH                     (10U)          </span><span class="comment">/* Number of columns enabled in ROI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_ROI_WIDTH_ROI_WIDTH                     (0X03FFU)      </span><span class="comment">/* Number of columns enabled in ROI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160; </div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">          PP_USEQ_WRITE                                         Value             Description</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_USEQ_WRITE_DUMP_START                (0U)           </span><span class="comment">/* Bit to be written by micro-sequencer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_USEQ_WRITE_DUMP_START                (1U)           </span><span class="comment">/* Bit to be written by micro-sequencer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_USEQ_WRITE_DUMP_START                (0X0001U)      </span><span class="comment">/* Bit to be written by micro-sequencer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160; </div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="comment">          PP_ADC_DELAY                                          Value             Description</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PP_ADC_DELAY_ADC_DELAY                  (0U)           </span><span class="comment">/* Specifies the number of clock cycles after which the data from adc_bus can read and used on adc_convert positive transition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PP_ADC_DELAY_ADC_DELAY                  (6U)           </span><span class="comment">/* Specifies the number of clock cycles after which the data from adc_bus can read and used on adc_convert positive transition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PP_ADC_DELAY_ADC_DELAY                  (0X003FU)      </span><span class="comment">/* Specifies the number of clock cycles after which the data from adc_bus can read and used on adc_convert positive transition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160; </div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment">          MIPI_BUFF_MARGIN_CONTROL                              Value             Description</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_MIPI_BUFF_MARGIN_CONTROL_MIPI_BUFF_MARGIN (0U)           </span><span class="comment">/* Read and write margin control. One bit for each MIPI buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_MIPI_BUFF_MARGIN_CONTROL_MIPI_BUFF_MARGIN (4U)           </span><span class="comment">/* Read and write margin control. One bit for each MIPI buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_MIPI_BUFF_MARGIN_CONTROL_MIPI_BUFF_MARGIN (0X000FU)      </span><span class="comment">/* Read and write margin control. One bit for each MIPI buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160; </div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="comment">          MIPI_HEADER_WIDTH                                     Value             Description</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_MIPI_HEADER_WIDTH_METADATA_BYTES        (0U)           </span><span class="comment">/* Number of bytes sent as Metadata */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_MIPI_HEADER_WIDTH_METADATA_BYTES        (8U)           </span><span class="comment">/* Number of bytes sent as Metadata */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_MIPI_HEADER_WIDTH_METADATA_BYTES        (0X00FFU)      </span><span class="comment">/* Number of bytes sent as Metadata */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160; </div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">          FRAME_NUMBER                                          Value             Description</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_FRAME_NUMBER_FRAME_COUNT                (0U)           </span><span class="comment">/* Frame counter to be incremented by micro-sequencer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_FRAME_NUMBER_FRAME_COUNT                (16U)          </span><span class="comment">/* Frame counter to be incremented by micro-sequencer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_FRAME_NUMBER_FRAME_COUNT                (0XFFFFU)      </span><span class="comment">/* Frame counter to be incremented by micro-sequencer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160; </div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">          MICRO_SEQUENCER_FW_VERSION_LSB                        Value             Description</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_MICRO_SEQUENCER_FW_VERSION_LSB_USEQ_FW_VERSION_LSB (0U)           </span><span class="comment">/* LSB bits of micro-sequencer FW version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_MICRO_SEQUENCER_FW_VERSION_LSB_USEQ_FW_VERSION_LSB (16U)          </span><span class="comment">/* LSB bits of micro-sequencer FW version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_MICRO_SEQUENCER_FW_VERSION_LSB_USEQ_FW_VERSION_LSB (0XFFFFU)      </span><span class="comment">/* LSB bits of micro-sequencer FW version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160; </div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">          MICRO_SEQUENCER_FW_VERSION_MSB                        Value             Description</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_MICRO_SEQUENCER_FW_VERSION_MSB_USEQ_FW_VERSION_MSB (0U)           </span><span class="comment">/* MSB bits of micro-sequencer FW version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_MICRO_SEQUENCER_FW_VERSION_MSB_USEQ_FW_VERSION_MSB (16U)          </span><span class="comment">/* MSB bits of micro-sequencer FW version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_MICRO_SEQUENCER_FW_VERSION_MSB_USEQ_FW_VERSION_MSB (0XFFFFU)      </span><span class="comment">/* MSB bits of micro-sequencer FW version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160; </div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment">          TS_CAL_VER                                            Value             Description</span></div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_TS_CAL_VER_TS_CAL_VER                   (0U)           </span><span class="comment">/* Temperature sensor calibration version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_TS_CAL_VER_TS_CAL_VER                   (16U)          </span><span class="comment">/* Temperature sensor calibration version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_TS_CAL_VER_TS_CAL_VER                   (0XFFFFU)      </span><span class="comment">/* Temperature sensor calibration version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160; </div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="comment">          ADC_CAL_VER                                           Value             Description</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_ADC_CAL_VER_ADC_CAL_VER                 (0U)           </span><span class="comment">/* ADC and gain calibration version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_ADC_CAL_VER_ADC_CAL_VER                 (16U)          </span><span class="comment">/* ADC and gain calibration version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_ADC_CAL_VER_ADC_CAL_VER                 (0XFFFFU)      </span><span class="comment">/* ADC and gain calibration version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160; </div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="comment">          REG_0                                                 Value             Description</span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_REG_0_REG_0                             (0U)           </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_REG_0_REG_0                             (16U)          </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_REG_0_REG_0                             (0XFFFFU)      </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160; </div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="comment">          REG_1                                                 Value             Description</span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_REG_1_REG_1                             (0U)           </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_REG_1_REG_1                             (16U)          </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_REG_1_REG_1                             (0XFFFFU)      </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160; </div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment">          REG_2                                                 Value             Description</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_REG_2_REG_2                             (0U)           </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_REG_2_REG_2                             (16U)          </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_REG_2_REG_2                             (0XFFFFU)      </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160; </div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="comment">          REG_3                                                 Value             Description</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_REG_3_REG_3                             (0U)           </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_REG_3_REG_3                             (16U)          </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_REG_3_REG_3                             (0XFFFFU)      </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160; </div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment">          REG_4                                                 Value             Description</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_REG_4_REG_4                             (0U)           </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_REG_4_REG_4                             (16U)          </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_REG_4_REG_4                             (0XFFFFU)      </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160; </div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">          REG_5                                                 Value             Description</span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_REG_5_REG_5                             (0U)           </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_REG_5_REG_5                             (16U)          </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_REG_5_REG_5                             (0XFFFFU)      </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160; </div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">          REG_6                                                 Value             Description</span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_REG_6_REG_6                             (0U)           </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_REG_6_REG_6                             (16U)          </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_REG_6_REG_6                             (0XFFFFU)      </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160; </div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="comment">          REG_7                                                 Value             Description</span></div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_REG_7_REG_7                             (0U)           </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_REG_7_REG_7                             (16U)          </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_REG_7_REG_7                             (0XFFFFU)      </span><span class="comment">/* Reserved for MIPI header */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160; </div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment">          PARITY_MIPI_BUFFER                                    Value             Description</span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PARITY_MIPI_BUFFER_MIPI_BUFFER_PARITY_ERROR (0U)           </span><span class="comment">/* parity error bits from MIPI buffer memory. 1 per line memory, memory not divided into banks. 4 memories of size 65WX128D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PARITY_MIPI_BUFFER_MIPI_BUFFER_PARITY_ERROR (4U)           </span><span class="comment">/* parity error bits from MIPI buffer memory. 1 per line memory, memory not divided into banks. 4 memories of size 65WX128D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PARITY_MIPI_BUFFER_MIPI_BUFFER_PARITY_ERROR (0X000FU)      </span><span class="comment">/* parity error bits from MIPI buffer memory. 1 per line memory, memory not divided into banks. 4 memories of size 65WX128D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160; </div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">          PACKET_COUNT                                          Value             Description</span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PACKET_COUNT_PACKET_COUNT               (0U)           </span><span class="comment">/* Indicates the packet number being sent to MIPI. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PACKET_COUNT_PACKET_COUNT               (10U)          </span><span class="comment">/* Indicates the packet number being sent to MIPI. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PACKET_COUNT_PACKET_COUNT               (0X03FFU)      </span><span class="comment">/* Indicates the packet number being sent to MIPI. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160; </div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment">          PACKETS_PER_FRAME                                     Value             Description</span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_PACKETS_PER_FRAME_TOTAL_PACKETS_PER_FRAME (0U)           </span><span class="comment">/* Indicates the total number of data packets in a MIPI frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_PACKETS_PER_FRAME_TOTAL_PACKETS_PER_FRAME (10U)          </span><span class="comment">/* Indicates the total number of data packets in a MIPI frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_PACKETS_PER_FRAME_TOTAL_PACKETS_PER_FRAME (0X03FFU)      </span><span class="comment">/* Indicates the total number of data packets in a MIPI frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160; </div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="comment">          ROW_VECTOR                                            Value             Description</span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_ROW_VECTOR_ROW_VECTOR                   (0U)           </span><span class="comment">/* Each bit is used to indicate that a group of 64 rows of pixel array are enabled. LSB bit used to indicate rows 0-63 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_ROW_VECTOR_ROW_VECTOR                   (10U)          </span><span class="comment">/* Each bit is used to indicate that a group of 64 rows of pixel array are enabled. LSB bit used to indicate rows 0-63 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_ROW_VECTOR_ROW_VECTOR                   (0X03FFU)      </span><span class="comment">/* Each bit is used to indicate that a group of 64 rows of pixel array are enabled. LSB bit used to indicate rows 0-63 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160; </div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment">          ROWS_PER_PACKET_OUT                                   Value             Description</span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_ROWS_PER_PACKET_OUT_ROWS_PER_PACKET_OUT (0U)           </span><span class="comment">/* When auto_rows_per_packet_en = 1; readback this value calculated by the datapath */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_ROWS_PER_PACKET_OUT_ROWS_PER_PACKET_OUT (7U)           </span><span class="comment">/* When auto_rows_per_packet_en = 1; readback this value calculated by the datapath */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_ROWS_PER_PACKET_OUT_ROWS_PER_PACKET_OUT (0X007FU)      </span><span class="comment">/* When auto_rows_per_packet_en = 1; readback this value calculated by the datapath */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160; </div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">          MIPI_RD_EN_MAX                                        Value             Description</span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_MIPI_RD_EN_MAX_MIPI_BUFF_READ_ENABLE_COUNT_MAX (0U)           </span><span class="comment">/* Indicates the number of reads done per mipi buffer. This value will be equal to (number of pixels per dump written to the MIPI buffer)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_MIPI_RD_EN_MAX_MIPI_BUFF_READ_ENABLE_COUNT_MAX (8U)           </span><span class="comment">/* Indicates the number of reads done per mipi buffer. This value will be equal to (number of pixels per dump written to the MIPI buffer)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_MIPI_RD_EN_MAX_MIPI_BUFF_READ_ENABLE_COUNT_MAX (0X00FFU)      </span><span class="comment">/* Indicates the number of reads done per mipi buffer. This value will be equal to (number of pixels per dump written to the MIPI buffer)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160; </div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="comment">          ANALOG_SS                                             Value             Description</span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_ANALOG_SS_ANALOG_SS                     (0U)           </span><span class="comment">/* Indicates the sub-sampling factor. Input from DE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_ANALOG_SS_ANALOG_SS                     (4U)           </span><span class="comment">/* Indicates the sub-sampling factor. Input from DE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_ANALOG_SS_ANALOG_SS                     (0X000FU)      </span><span class="comment">/* Indicates the sub-sampling factor. Input from DE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160; </div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">          MIPI_BUFF_PARITY_ERR_CNT                              Value             Description</span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_MIPI_BUFF_PARITY_ERR_CNT_MIPI_BUFF_PARITY_ERR_COUNT (0U)           </span><span class="comment">/* Count of parity errors indicated for every MIPI buffer read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_MIPI_BUFF_PARITY_ERR_CNT_MIPI_BUFF_PARITY_ERR_COUNT (16U)          </span><span class="comment">/* Count of parity errors indicated for every MIPI buffer read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_MIPI_BUFF_PARITY_ERR_CNT_MIPI_BUFF_PARITY_ERR_COUNT (0XFFFFU)      </span><span class="comment">/* Count of parity errors indicated for every MIPI buffer read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160; </div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">          LINE_MEM_PARITY_ERR_CNT                               Value             Description</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_LINE_MEM_PARITY_ERR_CNT_LINE_MEM_PARITY_ERR_COUNT (0U)           </span><span class="comment">/* Count of parity errors indicated for every line memory read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_LINE_MEM_PARITY_ERR_CNT_LINE_MEM_PARITY_ERR_COUNT (16U)          </span><span class="comment">/* Count of parity errors indicated for every line memory read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_LINE_MEM_PARITY_ERR_CNT_LINE_MEM_PARITY_ERR_COUNT (0XFFFFU)      </span><span class="comment">/* Count of parity errors indicated for every line memory read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160; </div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="comment">          GAIN_MEM_PARITY_ERR_CNT                               Value             Description</span></div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_GAIN_MEM_PARITY_ERR_CNT_GAIN_MEM_PARITY_ERR_COUNT (0U)           </span><span class="comment">/* Count of parity errors indicated for every gain memory read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_GAIN_MEM_PARITY_ERR_CNT_GAIN_MEM_PARITY_ERR_COUNT (16U)          </span><span class="comment">/* Count of parity errors indicated for every gain memory read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_GAIN_MEM_PARITY_ERR_CNT_GAIN_MEM_PARITY_ERR_COUNT (0XFFFFU)      </span><span class="comment">/* Count of parity errors indicated for every gain memory read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160; </div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="comment">          IA_SELECT                                             Value             Description</span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_IA_SELECT_IA_ENA                        (0U)           </span><span class="comment">/* Indirect access enable for column correction memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_IA_SELECT_IA_ENA                        (1U)           </span><span class="comment">/* Indirect access enable for column correction memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_IA_SELECT_IA_ENA                        (0X0001U)      </span><span class="comment">/* Indirect access enable for column correction memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160; </div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="comment">          IA_ADDR_REG                                           Value             Description</span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_IA_ADDR_REG_IA_START_ADDR               (0U)           </span><span class="comment">/* Indirect access start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_IA_ADDR_REG_IA_START_ADDR               (12U)          </span><span class="comment">/* Indirect access start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_IA_ADDR_REG_IA_START_ADDR               (0X0FFFU)      </span><span class="comment">/* Indirect access start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160; </div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">          IA_WRDATA_REG                                         Value             Description</span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_IA_WRDATA_REG_IA_WRDATA                 (0U)           </span><span class="comment">/* Indirect access write data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_IA_WRDATA_REG_IA_WRDATA                 (16U)          </span><span class="comment">/* Indirect access write data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_IA_WRDATA_REG_IA_WRDATA                 (0XFFFFU)      </span><span class="comment">/* Indirect access write data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160; </div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">          IA_WRDATA_REG_ALIAS                                   Value             Description</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_IA_WRDATA_REG_ALIAS_IA_WRDATA_ALIAS     (0U)           </span><span class="comment">/* Indirect access write data (alias for ia_wrdata) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_IA_WRDATA_REG_ALIAS_IA_WRDATA_ALIAS     (16U)          </span><span class="comment">/* Indirect access write data (alias for ia_wrdata) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_IA_WRDATA_REG_ALIAS_IA_WRDATA_ALIAS     (0XFFFFU)      </span><span class="comment">/* Indirect access write data (alias for ia_wrdata) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160; </div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="comment">          IA_RDDATA_REG                                         Value             Description</span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_IA_RDDATA_REG_IA_RDDATA                 (0U)           </span><span class="comment">/* Indirect access read data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_IA_RDDATA_REG_IA_RDDATA                 (16U)          </span><span class="comment">/* Indirect access read data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_IA_RDDATA_REG_IA_RDDATA                 (0XFFFFU)      </span><span class="comment">/* Indirect access read data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160; </div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment">          IA_RDDATA_REG_ALIAS                                   Value             Description</span></div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_IA_RDDATA_REG_ALIAS_IA_RDDATA_ALIAS     (0U)           </span><span class="comment">/* Indirect access read data (alias for ia_rdata) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_IA_RDDATA_REG_ALIAS_IA_RDDATA_ALIAS     (16U)          </span><span class="comment">/* Indirect access read data (alias for ia_rdata) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_IA_RDDATA_REG_ALIAS_IA_RDDATA_ALIAS     (0XFFFFU)      </span><span class="comment">/* Indirect access read data (alias for ia_rdata) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160; </div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="comment">          IA_BANK_TYPE                                          Value             Description</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define BITP_DATAPATH_IA_BANK_TYPE_IA_BANK_TYPE               (0U)           </span><span class="comment">/* 1&#39;b1 = LSB bits of address used to select bank in reg mem access module. 1&#39;b0 = have another input which specifies the bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define BITL_DATAPATH_IA_BANK_TYPE_IA_BANK_TYPE               (1U)           </span><span class="comment">/* 1&#39;b1 = LSB bits of address used to select bank in reg mem access module. 1&#39;b0 = have another input which specifies the bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define BITM_DATAPATH_IA_BANK_TYPE_IA_BANK_TYPE               (0X0001U)      </span><span class="comment">/* 1&#39;b1 = LSB bits of address used to select bank in reg mem access module. 1&#39;b0 = have another input which specifies the bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160; </div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef DATAPATH_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160; </div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment">        DE_REGS_YODA Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define INST_DE_REGS                                             (0X00000E00U)    </span><span class="comment">/* de_regs: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160; </div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160; </div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#ifndef DE_REGS_YODA_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define DE_REGS_YODA_ADDR_RDEF_H_    </span><span class="comment">/* DE_REGS_YODA: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160; </div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define MASK_DE_REGS_YODA                                        (0X000000FFU)    </span><span class="comment">/* DE_REGS_YODA: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160; </div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="comment">        DE_REGS_YODA Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DE_CONTROL                             (0X1) </span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_BINNED1X2_REPEAT_COUNT                 (0X1) </span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_OVERRIDE_DATA_REG1                     (0X0) </span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_OVERRIDE_DATA_REG2                     (0X0) </span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_OVERRIDE_DATA_REG3                     (0X0) </span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_BINNED1X2_END                          (0X0) </span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_OVERRIDE_SEL_REG1                      (0X0) </span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_OVERRIDE_SEL_REG2                      (0X0) </span></div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_OVERRIDE_SEL_REG3                      (0X0) </span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_BINNED1X2_START                        (0X0) </span></div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_EE_LOW                     (0X41) </span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_EE_HIGH                    (0X0) </span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_EO_LOW                     (0X0) </span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_EO_HIGH                    (0X0) </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_OE_LOW                     (0X0) </span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_OE_HIGH                    (0X0) </span></div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_OO_LOW                     (0X0) </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_OO_HIGH                    (0X0) </span></div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_SELB_LOW                   (0X0) </span></div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_AMP_MUX_SEL_SELB_HIGH                  (0X0) </span></div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_NATIVE_RESOLUTION_START                (0X0) </span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_NATIVE_RESOLUTION_END                  (0X0) </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_NATIVE_RESOLUTION_REPEAT               (0X0) </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_SUB_SAMPLED_2X_START                   (0X0) </span></div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_SUB_SAMPLED_2X_END                     (0X0) </span></div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_SUB_SAMPLED_2X_REPEAT                  (0X0) </span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_SUB_SAMPLED_4X_START                   (0X0) </span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_SUB_SAMPLED_4X_END                     (0X0) </span></div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_SUB_SAMPLED_4X_REPEAT                  (0X0) </span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_BINNED_START                           (0X0) </span></div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_BINNED_END                             (0X0) </span></div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_BINNED_REPEAT                          (0X0) </span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DARK_START                             (0X0) </span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DARK_END                               (0X0) </span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DARK_REPEAT                            (0X0) </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_PREAMBLE_START                         (0X0) </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_PREAMBLE_END                           (0X0) </span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_PREAMBLE_REPEAT                        (0X0) </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_POSTAMBLE_START                        (0X0) </span></div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_POSTAMBLE_END                          (0X0) </span></div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_POSTAMBLE_REPEAT                       (0X0) </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_ARRAY_INIT_VEC_DARK                    (0X0) </span></div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_ARRAY_INIT_VEC                         (0X0) </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_TYPE_OVERRIDE                          (0X0) </span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_MEM_DFT                                (0X0) </span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DBG_MUX_CONTROL_0                      (0X0) </span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DBG_MUX_CONTROL_1                      (0X0) </span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DBG_MUX_CONTROL_2                      (0X0) </span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DBG_MUX_CONTROL_3                      (0X0) </span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DBG_MUX_CONTROL_4                      (0X0) </span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DE_IA_SELECT                           (0X0) </span></div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DE_IA_ADDR_REG                         (0X0) </span></div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DE_IA_WRDATA_REG                       (0X0) </span></div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DE_IA_WRDATA_REG_ALIAS                 (0X0) </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DE_IA_RDDATA_REG                       (0X0) </span></div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_DE_IA_RDDATA_REG_ALIAS                 (0X0) </span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_0_ROW_VEC_TOPBOT        (0X0) </span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_0_ROW_VEC_MAIN          (0X0) </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_0_COLUMN_VEC            (0X0) </span></div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_0_ROI_TYPE              (0X0) </span></div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_1_ROW_VEC_TOPBOT        (0X0) </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_1_ROW_VEC_MAIN          (0X0) </span></div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_1_COLUMN_VEC            (0X0) </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_1_ROI_TYPE              (0X0) </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_2_ROW_VEC_TOPBOT        (0X0) </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_2_ROW_VEC_MAIN          (0X0) </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_2_COLUMN_VEC            (0X0) </span></div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define RSTVAL_DE_REGS_YODA_USE_CASE_0_ROI_2_ROI_TYPE              (0X0) </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160; </div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="comment">        DE_REGS_YODA Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160; </div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment">          DE_CONTROL                                            Value             Description</span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_STATIC_CNTRL             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_STATIC_CNTRL             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_STATIC_CNTRL             (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_OVERIDE_CNTRL            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_OVERIDE_CNTRL            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_OVERIDE_CNTRL            (0X0002U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_GO_BIT                   (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_GO_BIT                   (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_GO_BIT                   (0X0004U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_BUSY_BIT                 (3U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_BUSY_BIT                 (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_BUSY_BIT                 (0X0008U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_POSTAMBLE_BIT            (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_POSTAMBLE_BIT            (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_POSTAMBLE_BIT            (0X0010U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_PREAMBLE_BIT             (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_PREAMBLE_BIT             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_PREAMBLE_BIT             (0X0020U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_MANUAL_MODE_BIT          (6U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_MANUAL_MODE_BIT          (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_MANUAL_MODE_BIT          (0X0040U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_INIT_VEC_BIT             (7U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_INIT_VEC_BIT             (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_INIT_VEC_BIT             (0X0080U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_CONTROL_DUMP_DIRECTION_BIT       (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_CONTROL_DUMP_DIRECTION_BIT       (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_CONTROL_DUMP_DIRECTION_BIT       (0X0100U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160; </div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="comment">          BINNED1X2_REPEAT_COUNT                                Value             Description</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_BINNED1X2_REPEAT_COUNT_REPEAT_COUNT (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_BINNED1X2_REPEAT_COUNT_REPEAT_COUNT (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_BINNED1X2_REPEAT_COUNT_REPEAT_COUNT (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160; </div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment">          OVERRIDE_DATA_REG1                                    Value             Description</span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_OVERRIDE_DATA_REG1_OVR_VAL          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_OVERRIDE_DATA_REG1_OVR_VAL          (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_OVERRIDE_DATA_REG1_OVR_VAL          (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160; </div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="comment">          OVERRIDE_DATA_REG2                                    Value             Description</span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_OVERRIDE_DATA_REG2_OVR_VAL          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_OVERRIDE_DATA_REG2_OVR_VAL          (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_OVERRIDE_DATA_REG2_OVR_VAL          (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160; </div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="comment">          OVERRIDE_DATA_REG3                                    Value             Description</span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_OVERRIDE_DATA_REG3_OVR_VAL          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_OVERRIDE_DATA_REG3_OVR_VAL          (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_OVERRIDE_DATA_REG3_OVR_VAL          (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160; </div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="comment">          BINNED1X2_END                                         Value             Description</span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_BINNED1X2_END_END_ADDRESS           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_BINNED1X2_END_END_ADDRESS           (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_BINNED1X2_END_END_ADDRESS           (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160; </div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="comment">          OVERRIDE_SEL_REG1                                     Value             Description</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_OVERRIDE_SEL_REG1_OVR_VAL_SEL       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_OVERRIDE_SEL_REG1_OVR_VAL_SEL       (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_OVERRIDE_SEL_REG1_OVR_VAL_SEL       (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160; </div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="comment">          OVERRIDE_SEL_REG2                                     Value             Description</span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_OVERRIDE_SEL_REG2_OVR_VAL_SEL       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_OVERRIDE_SEL_REG2_OVR_VAL_SEL       (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_OVERRIDE_SEL_REG2_OVR_VAL_SEL       (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160; </div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="comment">          OVERRIDE_SEL_REG3                                     Value             Description</span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_OVERRIDE_SEL_REG3_OVR_VAL_SEL       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_OVERRIDE_SEL_REG3_OVR_VAL_SEL       (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_OVERRIDE_SEL_REG3_OVR_VAL_SEL       (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160; </div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="comment">          BINNED1X2_START                                       Value             Description</span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_BINNED1X2_START_START_ADDRESS       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_BINNED1X2_START_START_ADDRESS       (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_BINNED1X2_START_START_ADDRESS       (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160; </div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="comment">          AMP_MUX_SEL_EE_LOW                                    Value             Description</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_EE_LOW_BITS15_0         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_EE_LOW_BITS15_0         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_EE_LOW_BITS15_0         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160; </div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment">          AMP_MUX_SEL_EE_HIGH                                   Value             Description</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_EE_HIGH_BITS20_16       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_EE_HIGH_BITS20_16       (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_EE_HIGH_BITS20_16       (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160; </div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="comment">          AMP_MUX_SEL_EO_LOW                                    Value             Description</span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_EO_LOW_BITS15_0         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_EO_LOW_BITS15_0         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_EO_LOW_BITS15_0         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160; </div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="comment">          AMP_MUX_SEL_EO_HIGH                                   Value             Description</span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_EO_HIGH_BITS20_16       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_EO_HIGH_BITS20_16       (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_EO_HIGH_BITS20_16       (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160; </div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="comment">          AMP_MUX_SEL_OE_LOW                                    Value             Description</span></div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_OE_LOW_BITS15_0         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_OE_LOW_BITS15_0         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_OE_LOW_BITS15_0         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160; </div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="comment">          AMP_MUX_SEL_OE_HIGH                                   Value             Description</span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_OE_HIGH_BITS20_16       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_OE_HIGH_BITS20_16       (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_OE_HIGH_BITS20_16       (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160; </div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="comment">          AMP_MUX_SEL_OO_LOW                                    Value             Description</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_OO_LOW_BITS15_0         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_OO_LOW_BITS15_0         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_OO_LOW_BITS15_0         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160; </div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment">          AMP_MUX_SEL_OO_HIGH                                   Value             Description</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_OO_HIGH_BITS20_16       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_OO_HIGH_BITS20_16       (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_OO_HIGH_BITS20_16       (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160; </div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="comment">          AMP_MUX_SEL_SELB_LOW                                  Value             Description</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_SELB_LOW_BITS15_0       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_SELB_LOW_BITS15_0       (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_SELB_LOW_BITS15_0       (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160; </div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment">          AMP_MUX_SEL_SELB_HIGH                                 Value             Description</span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_AMP_MUX_SEL_SELB_HIGH_BITS20_16     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_AMP_MUX_SEL_SELB_HIGH_BITS20_16     (5U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_AMP_MUX_SEL_SELB_HIGH_BITS20_16     (0X001FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160; </div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="comment">          NATIVE_RESOLUTION_START                               Value             Description</span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_NATIVE_RESOLUTION_START_ADDRESS     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_NATIVE_RESOLUTION_START_ADDRESS     (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_NATIVE_RESOLUTION_START_ADDRESS     (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160; </div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment">          NATIVE_RESOLUTION_END                                 Value             Description</span></div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_NATIVE_RESOLUTION_END_ADDRESS       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_NATIVE_RESOLUTION_END_ADDRESS       (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_NATIVE_RESOLUTION_END_ADDRESS       (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160; </div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment">          NATIVE_RESOLUTION_REPEAT                              Value             Description</span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_NATIVE_RESOLUTION_REPEAT_COUNT      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_NATIVE_RESOLUTION_REPEAT_COUNT      (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_NATIVE_RESOLUTION_REPEAT_COUNT      (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160; </div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">          SUB_SAMPLED_2X_START                                  Value             Description</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_SUB_SAMPLED_2X_START_ADDRESS        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_SUB_SAMPLED_2X_START_ADDRESS        (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_SUB_SAMPLED_2X_START_ADDRESS        (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160; </div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="comment">          SUB_SAMPLED_2X_END                                    Value             Description</span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_SUB_SAMPLED_2X_END_ADDRESS          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_SUB_SAMPLED_2X_END_ADDRESS          (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_SUB_SAMPLED_2X_END_ADDRESS          (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160; </div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment">          SUB_SAMPLED_2X_REPEAT                                 Value             Description</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_SUB_SAMPLED_2X_REPEAT_COUNT         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_SUB_SAMPLED_2X_REPEAT_COUNT         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_SUB_SAMPLED_2X_REPEAT_COUNT         (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160; </div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="comment">          SUB_SAMPLED_4X_START                                  Value             Description</span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_SUB_SAMPLED_4X_START_ADDRESS        (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_SUB_SAMPLED_4X_START_ADDRESS        (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_SUB_SAMPLED_4X_START_ADDRESS        (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160; </div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="comment">          SUB_SAMPLED_4X_END                                    Value             Description</span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_SUB_SAMPLED_4X_END_ADDRESS          (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_SUB_SAMPLED_4X_END_ADDRESS          (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_SUB_SAMPLED_4X_END_ADDRESS          (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160; </div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="comment">          SUB_SAMPLED_4X_REPEAT                                 Value             Description</span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_SUB_SAMPLED_4X_REPEAT_COUNT         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_SUB_SAMPLED_4X_REPEAT_COUNT         (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_SUB_SAMPLED_4X_REPEAT_COUNT         (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160; </div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment">          BINNED_START                                          Value             Description</span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_BINNED_START_ADDRESS                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_BINNED_START_ADDRESS                (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_BINNED_START_ADDRESS                (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160; </div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="comment">          BINNED_END                                            Value             Description</span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_BINNED_END_ADDRESS                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_BINNED_END_ADDRESS                  (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_BINNED_END_ADDRESS                  (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160; </div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment">          BINNED_REPEAT                                         Value             Description</span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_BINNED_REPEAT_COUNT                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_BINNED_REPEAT_COUNT                 (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_BINNED_REPEAT_COUNT                 (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160; </div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="comment">          DARK_START                                            Value             Description</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DARK_START_ADDRESS                  (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DARK_START_ADDRESS                  (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DARK_START_ADDRESS                  (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160; </div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment">          DARK_END                                              Value             Description</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DARK_END_ADDRESS                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DARK_END_ADDRESS                    (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DARK_END_ADDRESS                    (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160; </div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="comment">          DARK_REPEAT                                           Value             Description</span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DARK_REPEAT_COUNT                   (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DARK_REPEAT_COUNT                   (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DARK_REPEAT_COUNT                   (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160; </div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="comment">          PREAMBLE_START                                        Value             Description</span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_PREAMBLE_START_ADDRESS              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_PREAMBLE_START_ADDRESS              (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_PREAMBLE_START_ADDRESS              (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160; </div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="comment">          PREAMBLE_END                                          Value             Description</span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_PREAMBLE_END_ADDRESS                (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_PREAMBLE_END_ADDRESS                (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_PREAMBLE_END_ADDRESS                (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160; </div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="comment">          PREAMBLE_REPEAT                                       Value             Description</span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_PREAMBLE_REPEAT_COUNT               (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_PREAMBLE_REPEAT_COUNT               (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_PREAMBLE_REPEAT_COUNT               (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160; </div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="comment">          POSTAMBLE_START                                       Value             Description</span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_POSTAMBLE_START_ADDRESS             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_POSTAMBLE_START_ADDRESS             (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_POSTAMBLE_START_ADDRESS             (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160; </div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment">          POSTAMBLE_END                                         Value             Description</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_POSTAMBLE_END_ADDRESS               (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_POSTAMBLE_END_ADDRESS               (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_POSTAMBLE_END_ADDRESS               (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160; </div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="comment">          POSTAMBLE_REPEAT                                      Value             Description</span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_POSTAMBLE_REPEAT_COUNT              (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_POSTAMBLE_REPEAT_COUNT              (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_POSTAMBLE_REPEAT_COUNT              (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160; </div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment">          ARRAY_INIT_VEC_DARK                                   Value             Description</span></div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_ARRAY_INIT_VEC_DARK_DARK_BITS       (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_ARRAY_INIT_VEC_DARK_DARK_BITS       (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_ARRAY_INIT_VEC_DARK_DARK_BITS       (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160; </div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment">          ARRAY_INIT_VEC                                        Value             Description</span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_ARRAY_INIT_VEC_ARRAY_BITS           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_ARRAY_INIT_VEC_ARRAY_BITS           (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_ARRAY_INIT_VEC_ARRAY_BITS           (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160; </div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="comment">          TYPE_OVERRIDE                                         Value             Description</span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_TYPE_OVERRIDE_ROI_0                 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_TYPE_OVERRIDE_ROI_0                 (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_TYPE_OVERRIDE_ROI_0                 (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_TYPE_OVERRIDE_ROI_1                 (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_TYPE_OVERRIDE_ROI_1                 (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_TYPE_OVERRIDE_ROI_1                 (0X00F0U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_TYPE_OVERRIDE_ROI_2                 (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_TYPE_OVERRIDE_ROI_2                 (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_TYPE_OVERRIDE_ROI_2                 (0X0F00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_TYPE_OVERRIDE_ANALOG                (12U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_TYPE_OVERRIDE_ANALOG                (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_TYPE_OVERRIDE_ANALOG                (0XF000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160; </div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="comment">          MEM_DFT                                               Value             Description</span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_MEM_DFT_MARGIN                      (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_MEM_DFT_MARGIN                      (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_MEM_DFT_MARGIN                      (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_MEM_DFT_PARITY_ERR                  (15U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_MEM_DFT_PARITY_ERR                  (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_MEM_DFT_PARITY_ERR                  (0X8000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160; </div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="comment">          DBG_MUX_CONTROL_0                                     Value             Description</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_0_CNTRL_0           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_0_CNTRL_0           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_0_CNTRL_0           (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_0_CNTRL_1           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_0_CNTRL_1           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_0_CNTRL_1           (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160; </div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="comment">          DBG_MUX_CONTROL_1                                     Value             Description</span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_1_CNTRL_2           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_1_CNTRL_2           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_1_CNTRL_2           (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_1_CNTRL_3           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_1_CNTRL_3           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_1_CNTRL_3           (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160; </div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="comment">          DBG_MUX_CONTROL_2                                     Value             Description</span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_2_CNTRL_4           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_2_CNTRL_4           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_2_CNTRL_4           (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_2_CNTRL_5           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_2_CNTRL_5           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_2_CNTRL_5           (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160; </div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="comment">          DBG_MUX_CONTROL_3                                     Value             Description</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_3_CNTRL_6           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_3_CNTRL_6           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_3_CNTRL_6           (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_3_CNTRL_7           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_3_CNTRL_7           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_3_CNTRL_7           (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160; </div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="comment">          DBG_MUX_CONTROL_4                                     Value             Description</span></div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_4_CNTRL_8           (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_4_CNTRL_8           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_4_CNTRL_8           (0X00FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DBG_MUX_CONTROL_4_CNTRL_9           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DBG_MUX_CONTROL_4_CNTRL_9           (8U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DBG_MUX_CONTROL_4_CNTRL_9           (0XFF00U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160; </div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment">          DE_IA_SELECT                                          Value             Description</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_IA_SELECT_RAM                    (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_IA_SELECT_RAM                    (1U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_IA_SELECT_RAM                    (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160; </div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">          DE_IA_ADDR_REG                                        Value             Description</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_IA_ADDR_REG_RAM_ADDR             (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_IA_ADDR_REG_RAM_ADDR             (10U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_IA_ADDR_REG_RAM_ADDR             (0X03FFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160; </div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="comment">          DE_IA_WRDATA_REG                                      Value             Description</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_IA_WRDATA_REG_RAM_WRDATA         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_IA_WRDATA_REG_RAM_WRDATA         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_IA_WRDATA_REG_RAM_WRDATA         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160; </div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="comment">          DE_IA_WRDATA_REG_ALIAS                                Value             Description</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_IA_WRDATA_REG_ALIAS_RAM_WRDATA_ALIAS (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_IA_WRDATA_REG_ALIAS_RAM_WRDATA_ALIAS (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_IA_WRDATA_REG_ALIAS_RAM_WRDATA_ALIAS (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160; </div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="comment">          DE_IA_RDDATA_REG                                      Value             Description</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_IA_RDDATA_REG_RAM_RDDATA         (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_IA_RDDATA_REG_RAM_RDDATA         (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_IA_RDDATA_REG_RAM_RDDATA         (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160; </div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="comment">          DE_IA_RDDATA_REG_ALIAS                                Value             Description</span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_DE_IA_RDDATA_REG_ALIAS_RAM_RDDATA_ALIAS (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_DE_IA_RDDATA_REG_ALIAS_RAM_RDDATA_ALIAS (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_DE_IA_RDDATA_REG_ALIAS_RAM_RDDATA_ALIAS (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160; </div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="comment">          USE_CASE_0_ROI_0_ROW_VEC_TOPBOT                       Value             Description</span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_0_ROW_VEC_TOPBOT_BITS17_AND_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_0_ROW_VEC_TOPBOT_BITS17_AND_0 (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_0_ROW_VEC_TOPBOT_BITS17_AND_0 (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160; </div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">          USE_CASE_0_ROI_0_ROW_VEC_MAIN                         Value             Description</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_0_ROW_VEC_MAIN_BITS16_1 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_0_ROW_VEC_MAIN_BITS16_1 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_0_ROW_VEC_MAIN_BITS16_1 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160; </div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="comment">          USE_CASE_0_ROI_0_COLUMN_VEC                           Value             Description</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_0_COLUMN_VEC_BITS15_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_0_COLUMN_VEC_BITS15_0 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_0_COLUMN_VEC_BITS15_0 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160; </div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">          USE_CASE_0_ROI_0_ROI_TYPE                             Value             Description</span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_0_ROI_TYPE_BINSS     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_0_ROI_TYPE_BINSS     (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_0_ROI_TYPE_BINSS     (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160; </div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="comment">          USE_CASE_0_ROI_1_ROW_VEC_TOPBOT                       Value             Description</span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_1_ROW_VEC_TOPBOT_BITS17_AND_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_1_ROW_VEC_TOPBOT_BITS17_AND_0 (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_1_ROW_VEC_TOPBOT_BITS17_AND_0 (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160; </div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="comment">          USE_CASE_0_ROI_1_ROW_VEC_MAIN                         Value             Description</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_1_ROW_VEC_MAIN_BITS16_1 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_1_ROW_VEC_MAIN_BITS16_1 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_1_ROW_VEC_MAIN_BITS16_1 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160; </div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment">          USE_CASE_0_ROI_1_COLUMN_VEC                           Value             Description</span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_1_COLUMN_VEC_BITS15_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_1_COLUMN_VEC_BITS15_0 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_1_COLUMN_VEC_BITS15_0 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160; </div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="comment">          USE_CASE_0_ROI_1_ROI_TYPE                             Value             Description</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_1_ROI_TYPE_BINSS     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_1_ROI_TYPE_BINSS     (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_1_ROI_TYPE_BINSS     (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160; </div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="comment">          USE_CASE_0_ROI_2_ROW_VEC_TOPBOT                       Value             Description</span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_2_ROW_VEC_TOPBOT_BITS17_AND_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_2_ROW_VEC_TOPBOT_BITS17_AND_0 (2U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_2_ROW_VEC_TOPBOT_BITS17_AND_0 (0X0003U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160; </div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="comment">          USE_CASE_0_ROI_2_ROW_VEC_MAIN                         Value             Description</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_2_ROW_VEC_MAIN_BITS16_1 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_2_ROW_VEC_MAIN_BITS16_1 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_2_ROW_VEC_MAIN_BITS16_1 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160; </div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="comment">          USE_CASE_0_ROI_2_COLUMN_VEC                           Value             Description</span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_2_COLUMN_VEC_BITS15_0 (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_2_COLUMN_VEC_BITS15_0 (16U)          </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_2_COLUMN_VEC_BITS15_0 (0XFFFFU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160; </div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="comment">          USE_CASE_0_ROI_2_ROI_TYPE                             Value             Description</span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define BITP_DE_REGS_YODA_USE_CASE_0_ROI_2_ROI_TYPE_BINSS     (0U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define BITL_DE_REGS_YODA_USE_CASE_0_ROI_2_ROI_TYPE_BINSS     (4U)           </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define BITM_DE_REGS_YODA_USE_CASE_0_ROI_2_ROI_TYPE_BINSS     (0X000FU)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160; </div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef DE_REGS_YODA_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160; </div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* NEWTON_ADDR_RDEF_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.19
</small></address>
</body>
</html>
