// Seed: 1672721645
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : -1] id_9;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wor id_3,
    output logic id_4,
    input wire id_5
);
  logic id_7 = id_3;
  parameter id_8 = (1);
  always @(negedge id_8 or 1 && 1) id_4 = !id_8;
  wire id_9;
  initial begin : LABEL_0
    if ({1'b0, -1 || id_8 || id_8 && -1'd0 && -1 || id_8 || id_8}) id_4 <= -1'h0;
    id_7 = new;
  end
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9
  );
endmodule
