{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738345753502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738345753503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 20:49:13 2025 " "Processing started: Fri Jan 31 20:49:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738345753503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345753503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345753503 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1738345753865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760135 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDISS " "Found entity 2: IDISS" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760135 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760135 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/Pipes.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760135 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dataMemory.v " "Can't analyze file -- file dataMemory.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1738345760139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760140 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(24) " "Verilog HDL information at registerFile.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738345760143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.v 1 1 " "Found 1 design units, including 1 entities, in source file rob.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/ROB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rat.v 1 1 " "Found 1 design units, including 1 entities, in source file rat.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAT " "Found entity 1: RAT" {  } { { "RAT.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/RAT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station.v 1 1 " "Found 1 design units, including 1 entities, in source file reservation_station.v" { { "Info" "ISGN_ENTITY_NAME" "1 reservation_station " "Found entity 1: reservation_station" {  } { { "reservation_station.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/reservation_station.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InstructionQueue.v(24) " "Verilog HDL information at InstructionQueue.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738345760158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionqueue.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionqueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionQueue " "Found entity 1: InstructionQueue" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump processor.v(52) " "Verilog HDL Implicit Net warning at processor.v(52): created implicit net for \"jump\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUsrc processor.v(61) " "Verilog HDL Implicit Net warning at processor.v(61): created implicit net for \"ALUsrc\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rat_rs processor.v(96) " "Verilog HDL Implicit Net warning at processor.v(96): created implicit net for \"rat_rs\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rat_rt processor.v(97) " "Verilog HDL Implicit Net warning at processor.v(97): created implicit net for \"rat_rt\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero processor.v(141) " "Verilog HDL Implicit Net warning at processor.v(141): created implicit net for \"zero\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op1_1 processor.v(142) " "Verilog HDL Implicit Net warning at processor.v(142): created implicit net for \"op1_1\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738345760205 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opCode processor.v(9) " "Verilog HDL or VHDL warning at processor.v(9): object \"opCode\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738345760206 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:IM\"" {  } { { "processor.v" "IM" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738345760272 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738345760272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdc1 " "Found entity 1: altsyncram_rdc1" {  } { { "db/altsyncram_rdc1.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/db/altsyncram_rdc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738345760315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdc1 instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_rdc1:auto_generated " "Elaborating entity \"altsyncram_rdc1\" for hierarchy \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_rdc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionQueue InstructionQueue:IQ " "Elaborating entity \"InstructionQueue\" for hierarchy \"InstructionQueue:IQ\"" {  } { { "processor.v" "IQ" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid InstructionQueue.v(18) " "Verilog HDL or VHDL warning at InstructionQueue.v(18): object \"valid\" assigned a value but never read" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738345760320 "|processor|InstructionQueue:IQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionQueue.v(40) " "Verilog HDL assignment warning at InstructionQueue.v(40): truncated value with size 32 to match size of target (3)" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738345760320 "|processor|InstructionQueue:IQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionQueue.v(57) " "Verilog HDL assignment warning at InstructionQueue.v(57): truncated value with size 32 to match size of target (3)" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738345760320 "|processor|InstructionQueue:IQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i InstructionQueue.v(24) " "Verilog HDL Always Construct warning at InstructionQueue.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionQueue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738345760320 "|processor|InstructionQueue:IQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:cu " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:cu\"" {  } { { "processor.v" "cu" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:immMux " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:immMux\"" {  } { { "processor.v" "immMux" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:se " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:se\"" {  } { { "processor.v" "se" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDISS IDISS:idiss " "Elaborating entity \"IDISS\" for hierarchy \"IDISS:idiss\"" {  } { { "processor.v" "idiss" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"ROB:rob\"" {  } { { "processor.v" "rob" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAT RAT:rat " "Elaborating entity \"RAT\" for hierarchy \"RAT:rat\"" {  } { { "processor.v" "rat" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:immVal " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:immVal\"" {  } { { "processor.v" "immVal" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station reservation_station:rsarithmetic " "Elaborating entity \"reservation_station\" for hierarchy \"reservation_station:rsarithmetic\"" {  } { { "processor.v" "rsarithmetic" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760357 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "countrol_out1 rsarithmetic " "Port \"countrol_out1\" does not exist in macrofunction \"rsarithmetic\"" {  } { { "processor.v" "rsarithmetic" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 136 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760507 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "countrol_out2 rsarithmetic " "Port \"countrol_out2\" does not exist in macrofunction \"rsarithmetic\"" {  } { { "processor.v" "rsarithmetic" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/processor.v" 136 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738345760507 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738345760519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/firas/Developement/josdc/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760560 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738345760603 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 31 20:49:20 2025 " "Processing ended: Fri Jan 31 20:49:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738345760603 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738345760603 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738345760603 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345760603 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738345761233 ""}
