Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu Dec 18 14:46:14 2025
| Host             : Nishikant running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.381        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.308        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |       14 |       --- |             --- |
| Slice Logic    |    <0.001 |      992 |       --- |             --- |
|   LUT as Logic |    <0.001 |      350 |     20800 |            1.68 |
|   Register     |    <0.001 |      442 |     41600 |            1.06 |
|   CARRY4       |    <0.001 |       61 |      8150 |            0.75 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |        5 |     32600 |            0.02 |
|   Others       |     0.000 |       29 |       --- |             --- |
| Signals        |    <0.001 |      771 |       --- |             --- |
| MMCM           |     0.106 |        1 |         5 |           20.00 |
| I/O            |     0.198 |       87 |       170 |           51.18 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.381 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.005 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.074 |       0.061 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.059 |       0.058 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-------------------------------------------------+-----------------+
| Clock                           | Domain                                          | Constraint (ns) |
+---------------------------------+-------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0   | INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0 |             8.0 |
| clk_out1_design_1_clk_wiz_0_0_1 | INST_clk_wiz/inst/clk_out1_design_1_clk_wiz_0_0 |             8.0 |
| clk_out2_design_1_clk_wiz_0_0   | INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0 |            40.0 |
| clk_out2_design_1_clk_wiz_0_0_1 | INST_clk_wiz/inst/clk_out2_design_1_clk_wiz_0_0 |            40.0 |
| clk_out3_design_1_clk_wiz_0_0   | INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0 |           100.0 |
| clk_out3_design_1_clk_wiz_0_0_1 | INST_clk_wiz/inst/clk_out3_design_1_clk_wiz_0_0 |           100.0 |
| clk_out5_design_1_clk_wiz_0_0   | INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0 |            10.0 |
| clk_out5_design_1_clk_wiz_0_0_1 | INST_clk_wiz/inst/clk_out5_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0   | INST_clk_wiz/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | INST_clk_wiz/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| osc_clk_in                      | osc_clk_in                                      |            10.0 |
| sys_clk_pin                     | osc_clk_in                                      |            10.0 |
+---------------------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| TOP            |     0.308 |
|   INST_clk_wiz |     0.107 |
|     inst       |     0.107 |
|   Inst_dvid    |     0.134 |
+----------------+-----------+


