-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of pads_eastnord
--
-- Generated
--  by:  wig
--  on:  Fri Jul 15 14:47:37 2005
--  cmd: h:/work/eclipse/mix/mix_0.pl -strip -nodelta ../padio2.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: pads_eastnord-struct-a.vhd,v 1.2 2005/07/15 16:20:03 wig Exp $
-- $Date: 2005/07/15 16:20:03 $
-- $Log: pads_eastnord-struct-a.vhd,v $
-- Revision 1.2  2005/07/15 16:20:03  wig
-- Update all testcases; still problems though
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.55 2005/07/13 15:38:34 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.36 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of pads_eastnord
--
architecture struct of pads_eastnord is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component ioc	-- 
		-- No Generated Generics

		port (
		-- Generated Port for Entity ioc
			bypass	: in	std_ulogic_vector(1 downto 0);
			clk	: in	std_ulogic_vector(1 downto 0);
			clockdr_i	: in	std_ulogic;
			di	: out	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			do	: in	std_ulogic_vector(1 downto 0);
			en	: in	std_ulogic_vector(1 downto 0);
			iddq	: in	std_ulogic_vector(1 downto 0);
			mode_1_i	: in	std_ulogic;
			mode_2_i	: in	std_ulogic;
			mode_3_i	: in	std_ulogic;
			mux_sel_p	: in	std_ulogic_vector(1 downto 0);
			pad	: inout	std_ulogic;
			res_n	: in	std_ulogic;
			scan_en_i	: in	std_ulogic;
			scan_i	: in	std_ulogic;
			scan_o	: out	std_ulogic;
			serial_input_i	: in	std_ulogic;
			serial_output_o	: out	std_ulogic;
			shiftdr_i	: in	std_ulogic;
			tck_i	: in	std_ulogic;
			updatedr_i	: in	std_ulogic
		-- End of Generated Port for Entity ioc
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	mix_logic1	: std_ulogic; 
			signal	mix_logic0	: std_ulogic; 
			signal	clkf81	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	clockdr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	dbo_o	: std_ulogic_vector(15 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	default	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	mode_1_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	mode_2_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	mode_3_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	pmux_sel_por	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	res_f81_n	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	rgbout_byp_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	rgbout_iddq_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	rgbout_sio_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	s_in_db2o_10	: std_ulogic; 
			signal	s_in_db2o_11	: std_ulogic; 
			signal	s_in_db2o_12	: std_ulogic; 
			signal	s_in_db2o_13	: std_ulogic; 
			signal	s_in_db2o_14	: std_ulogic; 
			signal	s_in_db2o_15	: std_ulogic; 
			signal	s_in_dbo_10	: std_ulogic; 
			signal	s_in_dbo_11	: std_ulogic; 
			signal	s_in_dbo_12	: std_ulogic; 
			signal	s_in_dbo_13	: std_ulogic; 
			signal	s_in_dbo_14	: std_ulogic; 
			signal	s_in_dbo_15	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_db2o_10	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_db2o_11	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_db2o_12	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_db2o_13	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_db2o_14	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_db2o_15	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_dbo_10	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_dbo_11	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_dbo_12	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_dbo_13	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_dbo_14	: std_ulogic; 
			--  __I_OUT_OPEN signal	s_out_dbo_15	: std_ulogic; 
			signal	scan_en_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	shiftdr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	tck_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	updatedr_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
			signal	varclk_i	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			mix_logic1 <= '1';
			mix_logic0 <= '0';
			clkf81 <= clkf81_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			clockdr_i <= clockdr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			dbo_o_15_10_go(5 downto 0) <= dbo_o(15 downto 10);  -- __I_O_SLICE_PORT
			default <= default_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			mode_1_i <= mode_1_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			mode_2_i <= mode_2_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			mode_3_i <= mode_3_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			pmux_sel_por <= pmux_sel_por_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			res_f81_n <= res_f81_n_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			rgbout_byp_i <= rgbout_byp_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			rgbout_iddq_i <= rgbout_iddq_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			rgbout_sio_i <= rgbout_sio_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			scan_en_i <= scan_en_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			shiftdr_i <= shiftdr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			tck_i <= tck_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			updatedr_i <= updatedr_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)
			varclk_i <= varclk_i_gi;  -- __I_I_SLICE_PORT -- __I_SINGLE_BIT (0)


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for ioc_db2o_10
		ioc_db2o_10: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(10), -- padout (X2)
			do(0) => db2o_i(10), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_10, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_db2o_10,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_db2o_10

		-- Generated Instance Port Map for ioc_db2o_11
		ioc_db2o_11: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(11), -- padout (X2)
			do(0) => db2o_i(11), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_11, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_db2o_11,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_db2o_11

		-- Generated Instance Port Map for ioc_db2o_12
		ioc_db2o_12: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(12), -- padout (X2)
			do(0) => db2o_i(12), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_12, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_db2o_12,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_db2o_12

		-- Generated Instance Port Map for ioc_db2o_13
		ioc_db2o_13: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(13), -- padout (X2)
			do(0) => db2o_i(13), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_13, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_db2o_13,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_db2o_13

		-- Generated Instance Port Map for ioc_db2o_14
		ioc_db2o_14: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(14), -- padout (X2)
			do(0) => db2o_i(14), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_14, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_db2o_14,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_db2o_14

		-- Generated Instance Port Map for ioc_db2o_15
		ioc_db2o_15: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => db2o_o(15), -- padout (X2)
			do(0) => db2o_i(15), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => db2o_15, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_db2o_15,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_db2o_15

		-- Generated Instance Port Map for ioc_dbo_10
		ioc_dbo_10: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(10), -- padout
			do(0) => dbo_i(10), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_10, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_dbo_10,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_dbo_10

		-- Generated Instance Port Map for ioc_dbo_11
		ioc_dbo_11: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(11), -- padout
			do(0) => dbo_i(11), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_11, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_dbo_11,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_dbo_11

		-- Generated Instance Port Map for ioc_dbo_12
		ioc_dbo_12: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(12), -- padout
			do(0) => dbo_i(12), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_12, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_dbo_12,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_dbo_12

		-- Generated Instance Port Map for ioc_dbo_13
		ioc_dbo_13: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(13), -- padout
			do(0) => dbo_i(13), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_13, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_dbo_13,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_dbo_13

		-- Generated Instance Port Map for ioc_dbo_14
		ioc_dbo_14: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(14), -- padout
			do(0) => dbo_i(14), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_14, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_dbo_14,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_dbo_14

		-- Generated Instance Port Map for ioc_dbo_15
		ioc_dbo_15: ioc
		port map (

			bypass(0) => rgbout_byp_i, -- __I_BIT_TO_BUSPORT
			bypass(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			clk(0) => varclk_i, -- __I_BIT_TO_BUSPORT
			clk(1) => clkf81, -- __I_BIT_TO_BUSPORT
			clockdr_i => clockdr_i,
			di => dbo_o(15), -- padout
			do(0) => dbo_i(15), -- padin (X2)
			do(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			en(0) => rgbout_sio_i, -- __I_BIT_TO_BUSPORT
			en(1) => mix_logic0, -- __I_BIT_TO_BUSPORT
			iddq(0) => rgbout_iddq_i, -- __I_BIT_TO_BUSPORT
			iddq(1) => mix_logic1, -- __I_BIT_TO_BUSPORT
			mode_1_i => mode_1_i,
			mode_2_i => mode_2_i,
			mode_3_i => mode_3_i,
			mux_sel_p(0) => default, -- __I_BIT_TO_BUSPORT
			mux_sel_p(1) => pmux_sel_por, -- __I_BIT_TO_BUSPORT
			pad => dbo_15, -- Flat Panel
			res_n => res_f81_n,
			scan_en_i => scan_en_i,
			scan_i => mix_logic0,
			scan_o => open,
			serial_input_i => s_in_dbo_15,
			serial_output_o => open, -- __I_OUT_OPEN
			shiftdr_i => shiftdr_i,
			tck_i => tck_i,
			updatedr_i => updatedr_i
		);
		-- End of Generated Instance Port Map for ioc_dbo_15



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
