FAIL:IMP-7-0-0-05:Confirm no issue for check_design in Innovus.
Fail Occurrence: 5
1: Fail: place:CHKPLC-41 (severity: error, count: 1): Design has util %.1f% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specified cell padding. Please correct this problem first.. In line 159, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: Design rule violation detected in check_design report
2: Fail: place:IMPFP-7006 (severity: error, count: 2): Follow pin (Pin Box:%s) routed over hard macro (%s) should be cut at macro boundary.. In line 173, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: Design rule violation detected in check_design report
3: Fail: place:IMPPP-4419 (severity: error, count: 3): The color of PG wire which is a default width %f wire for net %s in layer %s should have the same color with the track at %f %f.. In line 188, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: Design rule violation detected in check_design report
4: Fail: power_intent:IMPMSMV-8350 (severity: error, count: 1): There are %d missing isolation violation nets and %d missing level shifter violation nets.  Use check_power_domains -nets_missing_iso -nets_missing_shifter to check those LP violations in details.. In line 113, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: Design rule violation detected in check_design report
5: Fail: signoff:IMPESO-450 (severity: error, count: 1): Tempus executable is not part of the PATH environment variable, so tool won't be able to run signoff timing analysis.. In line 227, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: Design rule violation detected in check_design report
Warn Occurrence: 1
1: Warn: CHKNETLIST-1: Waiver not matched - no corresponding design rule violation found: Waived - test mode signal intentionally left unconnected per verification plan[WAIVER]
Info Occurrence: 10
1: Info: power_intent:IMPMSMV-8623 (severity: error, count: 4): Primary PG term %s of Instance %s is connected to net %s which conflicts with primary power net %s of the domain %s specified in UPF. This can impact the run time and quality of results.. In line 129, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: Design rule violation waived per design approval[WAIVER]
2: Info: netlist:CHKNETLIST-1 (severity: warning, count: 5): Hierarchy instance input hpin '%s' is undriven.. In line 23, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
3: Info: netlist:CHKNETLIST-12 (severity: warning, count: 4): Input pin '%s' is constant.. In line 39, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
4: Info: netlist:CHKNETLIST-15 (severity: warning, count: 4): Hierarchy instance input/inout hpin '%s' is multi-driven.. In line 55, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
5: Info: netlist:CHKNETLIST-2 (severity: warning, count: 4): Instance input pin '%s' is undriven.. In line 71, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
6: Info: netlist:CHKNETLIST-3 (severity: warning, count: 2): Output/inout port '%s' is multi-driven.. In line 85, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
7: Info: netlist:CHKNETLIST-5 (severity: warning, count: 53): Input port '%s' is unload.. In line 100, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
8: Info: opt:IMPOPT-7075 (severity: warning, count: 1): Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.. In line 201, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
9: Info: signoff:IMPESO-446 (severity: warning, count: 1): There are %d sequential cells marked as Fixed. Tool will only be able to perform swapping on those and no resizing, which will limit timing/power optimization.. In line 214, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
10: Info: timing:CHKTIM-4 (severity: warning, count: 4): Clock pin %s of instance %s has no clock constraint for view name %s.. In line 146, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\7.0\IMP-7-0-0-05.rpt: No design rule violations found in check_design report
