$date
	Sat Oct 22 19:04:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#578352
b10101 !
1"
#578354
b10101 &
b10101 %
1$
#578355
0"
#578358
b1000000 &
b1000000 %
#578362
b100000 &
b100000 %
#578366
b10000 &
b10000 %
#578370
b1000 &
b1000 %
#578374
b100 &
b100 %
#578378
b10 &
b10 %
#578382
b1 &
1#
b1 %
#578386
b0 &
b0 %
0#
0$
#1562366
b10000 &
b10000 %
1$
b10000 !
1"
#1562367
0"
#1562370
b1000 &
b1000 %
#1562374
b100 &
b100 %
#1562378
b10 &
b10 %
#1562382
b1 &
1#
b1 %
#1562386
b0 &
b0 %
0#
0$
#2599305
b1011 !
1"
#2599306
b1011 &
b1011 %
1$
#2599307
0"
#2599310
b100010 &
b100010 %
#2599314
b10001 &
b10001 %
#2599318
b110100 &
b110100 %
#2599322
b11010 &
b11010 %
#2599326
b1101 &
b1101 %
#2599330
b101000 &
b101000 %
#2599334
b10100 &
b10100 %
#2599338
b1010 &
b1010 %
#2599342
b101 &
b101 %
#2599346
b10000 &
b10000 %
#2599350
b1000 &
b1000 %
#2599354
b100 &
b100 %
#2599358
b10 &
b10 %
#2599362
b1 &
b1 %
1#
#2599366
b0 &
0#
b0 %
0$
#4500012
