# FIFO_UVM
A full UVM environment to test and verify the design of synchronus FIFO
