Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,62508
design__instance__area,1.04527E+6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,157
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,171
design__max_cap_violation__count__corner:nom_tt_025C_3v30,176
power__internal__total,0.01518943440169096
power__switching__total,0.0054639833979308605
power__leakage__total,0.0000031337619930127403
power__total,0.02065655030310154
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.40480239750448505
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.40561263829077165
timing__hold__ws__corner:nom_tt_025C_3v30,0.9706915546109285
timing__setup__ws__corner:nom_tt_025C_3v30,13.626817393509347
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.970692
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,13.626818
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,1457
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,171
design__max_cap_violation__count__corner:nom_ss_125C_3v00,181
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.5370091190391153
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.5379967734697546
timing__hold__ws__corner:nom_ss_125C_3v00,2.2280058428818994
timing__setup__ws__corner:nom_ss_125C_3v00,-33.578865083362764
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-4872.91631682613
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-33.578865083362764
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.228006
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,631
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-33.578865
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,631
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,171
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,177
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.3492639332160864
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.3500775046715411
timing__hold__ws__corner:nom_ff_n40C_3v60,0.41707927181357934
timing__setup__ws__corner:nom_ff_n40C_3v60,33.26477676356434
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.417079
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,33.264778
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,1866
design__max_fanout_violation__count,171
design__max_cap_violation__count,261
clock__skew__worst_hold,-0.33326006786349455
clock__skew__worst_setup,0.3339600635003179
timing__hold__ws,0.4143490112742041
timing__setup__ws,-36.999702127154066
timing__hold__tns,0.0
timing__setup__tns,-6489.2225980573985
timing__hold__wns,0
timing__setup__wns,-36.999702127154066
timing__hold_vio__count,0
timing__hold_r2r__ws,0.414349
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1878
timing__setup_r2r__ws,-36.999702
timing__setup_r2r_vio__count,1878
design__die__bbox,0.0 0.0 1440.32 736.96
design__core__bbox,3.36 3.92 1436.96 733.04
design__io,45
design__die__area,1.06146E+6
design__core__area,1.04527E+6
design__instance__count__stdcell,27537
design__instance__area__stdcell,648633
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.620544
design__instance__utilization__stdcell,0.620544
design__rows,186
design__rows:GF018hv5v_mcu_sc7,186
design__sites,476160
design__sites:GF018hv5v_mcu_sc7,476160
design__instance__count__class:tie_cell,4
design__instance__area__class:tie_cell,35.1232
design__instance__count__class:buffer,39
design__instance__area__class:buffer,961.498
design__instance__count__class:inverter,1454
design__instance__area__class:inverter,14751.7
design__instance__count__class:sequential_cell,2724
design__instance__area__class:sequential_cell,206388
design__instance__count__class:multi_input_combinational_cell,13339
design__instance__area__class:multi_input_combinational_cell,302463
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__area__class:endcap_cell,1633.23
design__instance__count__class:tap_cell,6866
design__instance__area__class:tap_cell,30144.5
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2370
design__instance__area__class:timing_repair_buffer,76919.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.23585E+6
design__violations,0
design__instance__count__class:clock_buffer,256
design__instance__area__class:clock_buffer,13570.7
design__instance__count__class:clock_inverter,84
design__instance__area__class:clock_inverter,1637.62
design__instance__count__setup_buffer,227
design__instance__count__hold_buffer,0
global_route__vias,114
global_route__wirelength,2031876
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,9
design__instance__count__class:antenna_cell,29
design__instance__area__class:antenna_cell,127.322
route__net,20133
route__net__special,2
route__drc_errors__iter:0,141
route__wirelength__iter:0,1503699
route__drc_errors__iter:1,32
route__wirelength__iter:1,1503692
route__drc_errors__iter:2,13
route__wirelength__iter:2,1503692
route__drc_errors__iter:3,0
route__wirelength__iter:3,1503714
route__drc_errors__iter:4,0
route__wirelength__iter:4,1504869
route__drc_errors,0
route__wirelength,1503714
route__vias,147678
route__vias__singlecut,147678
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,2204.56
design__instance__count__class:fill_cell,34971
design__instance__area__class:fill_cell,396633
timing__unannotated_net__count__corner:nom_tt_025C_3v30,161
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,161
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,161
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,92
design__max_fanout_violation__count__corner:min_tt_025C_3v30,171
design__max_cap_violation__count__corner:min_tt_025C_3v30,129
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.38081558428985524
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.3835993575805309
timing__hold__ws__corner:min_tt_025C_3v30,0.9668275342867411
timing__setup__ws__corner:min_tt_025C_3v30,14.985382248132854
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.966828
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,14.985382
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,161
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,1172
design__max_fanout_violation__count__corner:min_ss_125C_3v00,171
design__max_cap_violation__count__corner:min_ss_125C_3v00,130
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.5065419338464711
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.5071254670847175
timing__hold__ws__corner:min_ss_125C_3v00,2.2205757861017617
timing__setup__ws__corner:min_ss_125C_3v00,-30.886007514655777
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-3565.655661876683
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-30.886007514655777
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.220576
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,598
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-30.886007
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,598
timing__unannotated_net__count__corner:min_ss_125C_3v00,161
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,171
design__max_cap_violation__count__corner:min_ff_n40C_3v60,130
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.33326006786349455
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.3339600635003179
timing__hold__ws__corner:min_ff_n40C_3v60,0.4143490112742041
timing__setup__ws__corner:min_ff_n40C_3v60,34.03869282781473
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.414349
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,34.038692
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,161
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,195
design__max_fanout_violation__count__corner:max_tt_025C_3v30,171
design__max_cap_violation__count__corner:max_tt_025C_3v30,257
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.43305046885274767
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.43398749711203227
timing__hold__ws__corner:max_tt_025C_3v30,0.9751097982846831
timing__setup__ws__corner:max_tt_025C_3v30,11.862113405066326
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.975110
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,11.862113
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,161
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,1866
design__max_fanout_violation__count__corner:max_ss_125C_3v00,171
design__max_cap_violation__count__corner:max_ss_125C_3v00,261
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.575303820865954
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.5770668550789207
timing__hold__ws__corner:max_ss_125C_3v00,2.236346282567977
timing__setup__ws__corner:max_ss_125C_3v00,-36.999702127154066
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-6489.2225980573985
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-36.999702127154066
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.236346
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,649
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-36.999702
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,649
timing__unannotated_net__count__corner:max_ss_125C_3v00,161
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,9
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,171
design__max_cap_violation__count__corner:max_ff_n40C_3v60,258
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.368248969518715
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.3691895504917789
timing__hold__ws__corner:max_ff_n40C_3v60,0.4203901790112553
timing__setup__ws__corner:max_ff_n40C_3v60,32.34322412550228
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.420390
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,32.343224
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,161
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,161
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000454659
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000420231
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000656869
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000420231
design_powergrid__voltage__worst,0.0000420231
design_powergrid__voltage__worst__net:VPWR,3.29995
design_powergrid__drop__worst,0.0000454659
design_powergrid__drop__worst__net:VPWR,0.0000454659
design_powergrid__voltage__worst__net:VGND,0.0000420231
design_powergrid__drop__worst__net:VGND,0.0000420231
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000006579999999999999681066752132974073674631654284894466400146484375
ir__drop__worst,0.0000455000000000000014350499955018136688522645272314548492431640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
