Analysis & Synthesis report for lab7bonus_top
Fri Dec 06 18:25:17 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |lab7bonus_top|cpu:CPU|datapath:DP|BranchController:BCCT|State
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RAM:MEM|altsyncram:mem_rtl_0|altsyncram_20s1:auto_generated
 15. Source assignments for cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0|altsyncram_qbd1:auto_generated
 16. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM
 17. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELINE
 18. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELINE|vDFF:dff0
 19. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELINE|MUX2a:mux0
 20. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:instructionRegister
 21. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:instructionRegister|vDFF:dff0
 22. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:instructionRegister|MUX2a:mux0
 23. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELbINE
 24. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELbINE|vDFF:dff0
 25. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELbINE|MUX2a:mux0
 26. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:MUXD
 27. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:NZIA
 28. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:NZIA|vDFF:dff0
 29. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:NZIA|MUX2a:mux0
 30. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX3a:EXECUTEMOVEIMM
 31. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:SPECIALCASEMUX1
 32. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:SPECIALCASEMUX2
 33. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RMMUX
 34. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RNMUX
 35. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RDMUX
 36. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RD2
 37. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|dec:decoder38
 38. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register0
 39. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register0|vDFF:dff0
 40. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register0|MUX2a:mux0
 41. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register1
 42. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register1|vDFF:dff0
 43. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register1|MUX2a:mux0
 44. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register2
 45. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register2|vDFF:dff0
 46. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register2|MUX2a:mux0
 47. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register3
 48. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register3|vDFF:dff0
 49. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register3|MUX2a:mux0
 50. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register4
 51. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register4|vDFF:dff0
 52. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register4|MUX2a:mux0
 53. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register5
 54. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register5|vDFF:dff0
 55. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register5|MUX2a:mux0
 56. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register6
 57. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register6|vDFF:dff0
 58. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register6|MUX2a:mux0
 59. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register7
 60. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register7|vDFF:dff0
 61. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register7|MUX2a:mux0
 62. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:MuxALUAIN
 63. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:MuxALUBIN
 64. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatusI
 65. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatusI|vDFF:dff0
 66. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatusI|MUX2a:mux0
 67. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1I
 68. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1I|vDFF:dff0
 69. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1I|MUX2a:mux0
 70. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2I
 71. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2I|vDFF:dff0
 72. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2I|MUX2a:mux0
 73. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus
 74. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus|vDFF:dff0
 75. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus|MUX2a:mux0
 76. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1
 77. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1|vDFF:dff0
 78. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1|MUX2a:mux0
 79. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2
 80. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2|vDFF:dff0
 81. Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2|MUX2a:mux0
 82. Parameter Settings for User Entity Instance: RAM:MEM
 83. Parameter Settings for User Entity Instance: LEDS:LED|Reg:led_reg
 84. Parameter Settings for User Entity Instance: LEDS:LED|Reg:led_reg|vDFF:dff0
 85. Parameter Settings for User Entity Instance: LEDS:LED|Reg:led_reg|MUX2a:mux0
 86. Parameter Settings for Inferred Entity Instance: RAM:MEM|altsyncram:mem_rtl_0
 87. Parameter Settings for Inferred Entity Instance: cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0
 88. altsyncram Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "SliderSwitch:SW1"
 90. Port Connectivity Checks: "cpu:CPU|datapath:DP|PIPELINE_EXFI:EXFIPIPE"
 91. Port Connectivity Checks: "cpu:CPU|datapath:DP|Reg:registerStatus2I"
 92. Port Connectivity Checks: "cpu:CPU|datapath:DP|Reg:registerStatus1I"
 93. Port Connectivity Checks: "cpu:CPU|datapath:DP|Reg:registerStatusI"
 94. Port Connectivity Checks: "cpu:CPU|datapath:DP|MUX2a:MuxALUAIN"
 95. Port Connectivity Checks: "cpu:CPU|datapath:DP|isHalted:HALTS"
 96. Port Connectivity Checks: "cpu:CPU|datapath:DP|Reg:NZIA"
 97. Port Connectivity Checks: "cpu:CPU|datapath:DP|MUX2a:MUXD"
 98. Port Connectivity Checks: "cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM"
 99. Port Connectivity Checks: "cpu:CPU|datapath:DP"
100. Post-Synthesis Netlist Statistics for Top Partition
101. Elapsed Time Per Partition
102. Analysis & Synthesis Messages
103. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 06 18:25:17 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab7bonus_top                               ;
; Top-level Entity Name           ; lab7bonus_top                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 267                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab7bonus_top      ; lab7bonus_top      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                  ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; ../Common blocks/vDFF.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/vDFF.sv                              ;         ;
; ../Common blocks/Reg.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv                               ;         ;
; ../Common blocks/MUX8a.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/MUX8a.sv                             ;         ;
; ../Common blocks/MUX3a.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/MUX3a.sv                             ;         ;
; ../Common blocks/MUX2a.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/MUX2a.sv                             ;         ;
; ../Common blocks/dec.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/dec.sv                               ;         ;
; ../defMod/datapath.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv                                 ;         ;
; ../defMod/cpu.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/cpu.sv                                      ;         ;
; ../defMod/ALU.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/ALU.sv                                      ;         ;
; ../defMod/shifter.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/shifter.sv                                  ;         ;
; ../defMod/regfile.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/regfile.sv                                  ;         ;
; ../defMod/RAM.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/RAM.sv                                      ;         ;
; ../defMod/lab7bonous_top.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv                           ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;         ;
; aglobal181.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                             ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                             ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;         ;
; db/altsyncram_20s1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/QUARTUS/db/altsyncram_20s1.tdf                     ;         ;
; db/lab7bonus_top.ram0_ram_adc09678.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/QUARTUS/db/lab7bonus_top.ram0_ram_adc09678.hdl.mif ;         ;
; db/altsyncram_qbd1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/QUARTUS/db/altsyncram_qbd1.tdf                     ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 292            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 396            ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 155            ;
;     -- 5 input functions                    ; 72             ;
;     -- 4 input functions                    ; 45             ;
;     -- <=3 input functions                  ; 114            ;
;                                             ;                ;
; Dedicated logic registers                   ; 267            ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 8192           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 299            ;
; Total fan-out                               ; 3148           ;
; Average fan-out                             ; 3.80           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name      ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
; |lab7bonus_top                                  ; 396 (1)             ; 267 (0)                   ; 8192              ; 0          ; 67   ; 0            ; |lab7bonus_top                                                                                           ; lab7bonus_top    ; work         ;
;    |RAM:MEM|                                    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |lab7bonus_top|RAM:MEM                                                                                   ; RAM              ; work         ;
;       |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |lab7bonus_top|RAM:MEM|altsyncram:mem_rtl_0                                                              ; altsyncram       ; work         ;
;          |altsyncram_20s1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |lab7bonus_top|RAM:MEM|altsyncram:mem_rtl_0|altsyncram_20s1:auto_generated                               ; altsyncram_20s1  ; work         ;
;    |cpu:CPU|                                    ; 367 (0)             ; 267 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU                                                                                   ; cpu              ; work         ;
;       |datapath:DP|                             ; 367 (25)            ; 267 (2)                   ; 4096              ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP                                                                       ; datapath         ; work         ;
;          |ALU:ALU1|                             ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|ALU:ALU1                                                              ; ALU              ; work         ;
;          |BranchController:BCCT|                ; 19 (19)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|BranchController:BCCT                                                 ; BranchController ; work         ;
;          |Controller:CCT|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Controller:CCT                                                        ; Controller       ; work         ;
;          |InstaDecoder:INSTR_DECODE|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|InstaDecoder:INSTR_DECODE                                             ; InstaDecoder     ; work         ;
;          |MUX2a:MuxALUAIN|                      ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|MUX2a:MuxALUAIN                                                       ; MUX2a            ; work         ;
;          |MUX2a:MuxALUBIN|                      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|MUX2a:MuxALUBIN                                                       ; MUX2a            ; work         ;
;          |MUX2a:SPECIALCASEMUX1|                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|MUX2a:SPECIALCASEMUX1                                                 ; MUX2a            ; work         ;
;          |MUX2a:SPECIALCASEMUX2|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|MUX2a:SPECIALCASEMUX2                                                 ; MUX2a            ; work         ;
;          |MUX3a:EXECUTEMOVEIMM|                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|MUX3a:EXECUTEMOVEIMM                                                  ; MUX3a            ; work         ;
;          |PIPELINE_IDEX:IDEXPIPE|               ; 7 (7)               ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE                                                ; PIPELINE_IDEX    ; work         ;
;          |PIPELINE_IFID:IFIDPIPE|               ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|PIPELINE_IFID:IFIDPIPE                                                ; PIPELINE_IFID    ; work         ;
;          |PIPELINE_PCIF:PCIFPIPE|               ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|PIPELINE_PCIF:PCIFPIPE                                                ; PIPELINE_PCIF    ; work         ;
;          |ProgramCounter:PC1|                   ; 46 (46)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|ProgramCounter:PC1                                                    ; ProgramCounter   ; work         ;
;          |RAM:READ_ONLY_MEM|                    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM                                                     ; RAM              ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0                                ; altsyncram       ; work         ;
;                |altsyncram_qbd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0|altsyncram_qbd1:auto_generated ; altsyncram_qbd1  ; work         ;
;          |Reg:PCPIPELINE|                       ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:PCPIPELINE                                                        ; Reg              ; work         ;
;             |vDFF:dff0|                         ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:PCPIPELINE|vDFF:dff0                                              ; vDFF             ; work         ;
;          |Reg:PCPIPELbINE|                      ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:PCPIPELbINE                                                       ; Reg              ; work         ;
;             |vDFF:dff0|                         ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:PCPIPELbINE|vDFF:dff0                                             ; vDFF             ; work         ;
;          |Reg:instructionRegister|              ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:instructionRegister                                               ; Reg              ; work         ;
;             |vDFF:dff0|                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:instructionRegister|vDFF:dff0                                     ; vDFF             ; work         ;
;          |Reg:registerStatus1|                  ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:registerStatus1                                                   ; Reg              ; work         ;
;             |vDFF:dff0|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:registerStatus1|vDFF:dff0                                         ; vDFF             ; work         ;
;          |Reg:registerStatus2|                  ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:registerStatus2                                                   ; Reg              ; work         ;
;             |vDFF:dff0|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:registerStatus2|vDFF:dff0                                         ; vDFF             ; work         ;
;          |Reg:registerStatus|                   ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:registerStatus                                                    ; Reg              ; work         ;
;             |vDFF:dff0|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|Reg:registerStatus|vDFF:dff0                                          ; vDFF             ; work         ;
;          |regfile:REGFILE|                      ; 107 (10)            ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE                                                       ; regfile          ; work         ;
;             |MUX8a:RDMUX|                       ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RDMUX                                           ; MUX8a            ; work         ;
;             |MUX8a:RMMUX|                       ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RMMUX                                           ; MUX8a            ; work         ;
;             |Reg:register0|                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register0                                         ; Reg              ; work         ;
;                |vDFF:dff0|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register0|vDFF:dff0                               ; vDFF             ; work         ;
;             |Reg:register1|                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register1                                         ; Reg              ; work         ;
;                |vDFF:dff0|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register1|vDFF:dff0                               ; vDFF             ; work         ;
;             |Reg:register2|                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register2                                         ; Reg              ; work         ;
;                |vDFF:dff0|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register2|vDFF:dff0                               ; vDFF             ; work         ;
;             |Reg:register3|                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register3                                         ; Reg              ; work         ;
;                |vDFF:dff0|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register3|vDFF:dff0                               ; vDFF             ; work         ;
;             |Reg:register4|                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register4                                         ; Reg              ; work         ;
;                |vDFF:dff0|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register4|vDFF:dff0                               ; vDFF             ; work         ;
;             |Reg:register5|                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register5                                         ; Reg              ; work         ;
;                |vDFF:dff0|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register5|vDFF:dff0                               ; vDFF             ; work         ;
;             |Reg:register6|                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register6                                         ; Reg              ; work         ;
;                |vDFF:dff0|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register6|vDFF:dff0                               ; vDFF             ; work         ;
;             |Reg:register7|                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register7                                         ; Reg              ; work         ;
;                |vDFF:dff0|                      ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register7|vDFF:dff0                               ; vDFF             ; work         ;
;          |shifter:SHIFTER|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|shifter:SHIFTER                                                       ; shifter          ; work         ;
;          |stall_module:SST|                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|cpu:CPU|datapath:DP|stall_module:SST                                                      ; stall_module     ; work         ;
;    |sseg:H0|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|sseg:H0                                                                                   ; sseg             ; work         ;
;    |sseg:H1|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|sseg:H1                                                                                   ; sseg             ; work         ;
;    |sseg:H2|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|sseg:H2                                                                                   ; sseg             ; work         ;
;    |sseg:H3|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab7bonus_top|sseg:H3                                                                                   ; sseg             ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; RAM:MEM|altsyncram:mem_rtl_0|altsyncram_20s1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; db/lab7bonus_top.ram0_RAM_adc09678.hdl.mif ;
; cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0|altsyncram_qbd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; db/lab7bonus_top.ram0_RAM_adc09678.hdl.mif ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab7bonus_top|cpu:CPU|datapath:DP|BranchController:BCCT|State ;
+-----------+-----------+-----------+-----------+-----------+--------------------+
; Name      ; State.011 ; State.010 ; State.001 ; State.000 ; State.100          ;
+-----------+-----------+-----------+-----------+-----------+--------------------+
; State.000 ; 0         ; 0         ; 0         ; 0         ; 0                  ;
; State.001 ; 0         ; 0         ; 1         ; 1         ; 0                  ;
; State.010 ; 0         ; 1         ; 0         ; 1         ; 0                  ;
; State.011 ; 1         ; 0         ; 0         ; 1         ; 0                  ;
; State.100 ; 0         ; 0         ; 0         ; 1         ; 1                  ;
+-----------+-----------+-----------+-----------+-----------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+---------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                      ;
+---------------------------------------------------------------------+-------------------------------------------------------------------------+
; cpu:CPU|datapath:DP|stall_module:SST|state[1,2]                     ; Stuck at GND due to stuck port data_in                                  ;
; cpu:CPU|datapath:DP|stall_module:SST|Stall1_CAL                     ; Merged with cpu:CPU|datapath:DP|stall_module:SST|state[0]               ;
; cpu:CPU|datapath:DP|stall_module:SST|Stall2_CAL                     ; Merged with cpu:CPU|datapath:DP|stall_module:SST|state[0]               ;
; cpu:CPU|datapath:DP|stall_module:SST|Stall3_CAL                     ; Merged with cpu:CPU|datapath:DP|stall_module:SST|state[0]               ;
; cpu:CPU|datapath:DP|stall_module:SST|load_ir_CAL                    ; Merged with cpu:CPU|datapath:DP|stall_module:SST|load_PC_CAL            ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm5P_CAL[2]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RmP_CAL[2]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm8P_CAL[2]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RmP_CAL[2]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm5P_CAL[1]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RmP_CAL[1]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm8P_CAL[1]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RmP_CAL[1]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm5P_CAL[0]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RmP_CAL[0]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm8P_CAL[0]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RmP_CAL[0]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm5P_CAL[4..9,11..15] ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm5P_CAL[10]  ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm8P_CAL[4]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm5P_CAL[10]  ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm8P_CAL[3]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm5P_CAL[3]   ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|condP_CAL[2]             ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RnP_CAL[2]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|condP_CAL[1]             ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RnP_CAL[1]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|condP_CAL[0]             ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RnP_CAL[0]       ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|opP_CAL[1]               ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|ALUop_CAL[1]     ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|opP_CAL[0]               ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|ALUop_CAL[0]     ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|data_inP_CAL[11..15]     ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|data_inP_CAL[10] ;
; cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm8P_CAL[8]           ; Merged with cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|sximm8P_CAL[7]   ;
; LEDS:LED|Reg:led_reg|vDFF:dff0|out[0..7]                            ; Stuck at GND due to stuck port data_in                                  ;
; cpu:CPU|datapath:DP|BranchController:BCCT|State~4                   ; Lost fanout                                                             ;
; cpu:CPU|datapath:DP|BranchController:BCCT|State~5                   ; Lost fanout                                                             ;
; cpu:CPU|datapath:DP|stall_module:SST|load_PC_CAL                    ; Merged with cpu:CPU|datapath:DP|stall_module:SST|state[0]               ;
; Total Number of Removed Registers = 47                              ;                                                                         ;
+---------------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 267   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 254   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                               ;
+---------------------------------------------------+-------------------------------------------------+------+
; Register Name                                     ; Megafunction                                    ; Type ;
+---------------------------------------------------+-------------------------------------------------+------+
; RAM:MEM|dout[0..15]                               ; RAM:MEM|mem_rtl_0                               ; RAM  ;
; cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|dout[0..15] ; cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|mem_rtl_0 ; RAM  ;
+---------------------------------------------------+-------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |lab7bonus_top|cpu:CPU|datapath:DP|PIPELINE_IFID:IFIDPIPE|PCCAL[5]        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |lab7bonus_top|cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|opcodeP_CAL[1]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7bonus_top|cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|shiftP_CAL[1]   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lab7bonus_top|cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|data_inP_CAL[7] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7bonus_top|cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE|RdP_CAL[2]      ;
; 13:1               ; 9 bits    ; 72 LEs        ; 63 LEs               ; 9 LEs                  ; Yes        ; |lab7bonus_top|cpu:CPU|datapath:DP|ProgramCounter:PC1|PCoutInCal[8]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab7bonus_top|cpu:CPU|datapath:DP|ALU:ALU1|Mux7                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |lab7bonus_top|cpu:CPU|datapath:DP|MUX3a:EXECUTEMOVEIMM|Mux13             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RMMUX|Mux15      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |lab7bonus_top|cpu:CPU|datapath:DP|MUX2a:MuxALUBIN|out[1]                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |lab7bonus_top|cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RDMUX|Mux15      ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |lab7bonus_top|cpu:CPU|datapath:DP|MUX2a:MuxALUAIN|out[5]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for RAM:MEM|altsyncram:mem_rtl_0|altsyncram_20s1:auto_generated ;
+---------------------------------+--------------------+------+----------------------+
; Assignment                      ; Value              ; From ; To                   ;
+---------------------------------+--------------------+------+----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                    ;
+---------------------------------+--------------------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0|altsyncram_qbd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; data_width     ; 16       ; Signed Integer                                         ;
; addr_width     ; 8        ; Signed Integer                                         ;
; filename       ; data.txt ; String                                                 ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELINE ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; k              ; 9     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELINE|vDFF:dff0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; k              ; 9     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELINE|MUX2a:mux0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; k              ; 9     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:instructionRegister ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:instructionRegister|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:instructionRegister|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELbINE ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; k              ; 9     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELbINE|vDFF:dff0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; k              ; 9     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:PCPIPELbINE|MUX2a:mux0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; k              ; 9     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:MUXD ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; k              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:NZIA ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; k              ; 9     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:NZIA|vDFF:dff0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; k              ; 9     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:NZIA|MUX2a:mux0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; k              ; 9     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX3a:EXECUTEMOVEIMM ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:SPECIALCASEMUX1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; k              ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:SPECIALCASEMUX2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; k              ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RMMUX ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RNMUX ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RDMUX ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RD2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|dec:decoder38 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                        ;
; m              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register0|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register0|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register1|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register1|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register2|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register2|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register3|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register3|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register4|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register4|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register5 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register5|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register5|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register6 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register6|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register6|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register7 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register7|vDFF:dff0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|regfile:REGFILE|Reg:register7|MUX2a:mux0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; k              ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:MuxALUAIN ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; k              ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|MUX2a:MuxALUBIN ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; k              ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatusI ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatusI|vDFF:dff0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatusI|MUX2a:mux0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1I ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1I|vDFF:dff0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1I|MUX2a:mux0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2I ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2I|vDFF:dff0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2I|MUX2a:mux0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus|vDFF:dff0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus|MUX2a:mux0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1|vDFF:dff0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus1|MUX2a:mux0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2|vDFF:dff0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:CPU|datapath:DP|Reg:registerStatus2|MUX2a:mux0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; k              ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:MEM ;
+----------------+----------+--------------------------+
; Parameter Name ; Value    ; Type                     ;
+----------------+----------+--------------------------+
; data_width     ; 16       ; Signed Integer           ;
; addr_width     ; 8        ; Signed Integer           ;
; filename       ; data.txt ; String                   ;
+----------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDS:LED|Reg:led_reg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; k              ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDS:LED|Reg:led_reg|vDFF:dff0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; k              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDS:LED|Reg:led_reg|MUX2a:mux0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; k              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:MEM|altsyncram:mem_rtl_0                    ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 16                                         ; Untyped        ;
; WIDTHAD_A                          ; 8                                          ; Untyped        ;
; NUMWORDS_A                         ; 256                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 16                                         ; Untyped        ;
; WIDTHAD_B                          ; 8                                          ; Untyped        ;
; NUMWORDS_B                         ; 256                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/lab7bonus_top.ram0_RAM_adc09678.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_20s1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                      ; Type                      ;
+------------------------------------+--------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                   ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                   ;
; WIDTH_A                            ; 16                                         ; Untyped                   ;
; WIDTHAD_A                          ; 8                                          ; Untyped                   ;
; NUMWORDS_A                         ; 256                                        ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                   ;
; WIDTH_B                            ; 1                                          ; Untyped                   ;
; WIDTHAD_B                          ; 1                                          ; Untyped                   ;
; NUMWORDS_B                         ; 1                                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                   ;
; BYTE_SIZE                          ; 8                                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                   ;
; INIT_FILE                          ; db/lab7bonus_top.ram0_RAM_adc09678.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V                                  ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_qbd1                            ; Untyped                   ;
+------------------------------------+--------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 2                                                          ;
; Entity Instance                           ; RAM:MEM|altsyncram:mem_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 16                                                         ;
;     -- NUMWORDS_B                         ; 256                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                   ;
; Entity Instance                           ; cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                        ;
;     -- WIDTH_A                            ; 16                                                         ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SliderSwitch:SW1"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; read_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|PIPELINE_EXFI:EXFIPIPE"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; opcodePP ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loadsPP  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUoutP  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|Reg:registerStatus2I"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|Reg:registerStatus1I"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|Reg:registerStatusI"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|MUX2a:MuxALUAIN" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; input1 ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|isHalted:HALTS"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; isHALT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|Reg:NZIA"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|MUX2a:MUXD" ;
+----------------+-------+----------+------------------------+
; Port           ; Type  ; Severity ; Details                ;
+----------------+-------+----------+------------------------+
; input0[15..10] ; Input ; Info     ; Stuck at GND           ;
+----------------+-------+----------+------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; write ; Input ; Info     ; Stuck at GND                           ;
; din   ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:CPU|datapath:DP"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; PCFinal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PCCCC   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 267                         ;
;     ENA               ; 178                         ;
;     ENA SCLR          ; 66                          ;
;     ENA SCLR SLD      ; 10                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 405                         ;
;     arith             ; 52                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 28                          ;
;         4 data inputs ; 4                           ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 334                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 41                          ;
;         5 data inputs ; 72                          ;
;         6 data inputs ; 155                         ;
;     shared            ; 9                           ;
;         2 data inputs ; 9                           ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 5.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 06 18:25:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7bonus_top -c lab7bonus_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/defmod/ram2.sv
    Info (12023): Found entity 1: RAM2 File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/RAM2.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/common blocks/vdff.sv
    Info (12023): Found entity 1: vDFF File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/vDFF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/common blocks/reg.sv
    Info (12023): Found entity 1: Reg File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/common blocks/mux8a.sv
    Info (12023): Found entity 1: MUX8a File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/MUX8a.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/common blocks/mux4a.sv
    Info (12023): Found entity 1: MUX4a File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/MUX4a.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/common blocks/mux3a.sv
    Info (12023): Found entity 1: MUX3a File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/MUX3a.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/common blocks/mux2a.sv
    Info (12023): Found entity 1: MUX2a File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/MUX2a.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/common blocks/dec.sv
    Info (12023): Found entity 1: dec File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/dec.sv Line: 1
Info (12021): Found 12 design units, including 12 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/defmod/datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 4
    Info (12023): Found entity 2: isHalted File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 159
    Info (12023): Found entity 3: BranchController File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 213
    Info (12023): Found entity 4: Controller File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 405
    Info (12023): Found entity 5: stall_module File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 527
    Info (12023): Found entity 6: PIPELINE_EXFI File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 647
    Info (12023): Found entity 7: PIPELINE_IDEX File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 669
    Info (12023): Found entity 8: PIPELINE_IFID File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 775
    Info (12023): Found entity 9: PIPELINE_PCIF File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 804
    Info (12023): Found entity 10: InstaDecoder File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 825
    Info (12023): Found entity 11: ProgramCounter File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 843
    Info (12023): Found entity 12: PIPELINEREGISTER File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 868
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/defmod/cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/defmod/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/ALU.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/defmod/shifter.sv
    Info (12023): Found entity 1: shifter File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/defmod/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/defmod/ram.sv
    Info (12023): Found entity 1: RAM File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/RAM.sv Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file /users/a_abe/desktop/lab-7-l1a-bonus-ali8abedianece/pipelined cpu retry1/defmod/lab7bonous_top.sv
    Info (12023): Found entity 1: lab7bonus_top File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 4
    Info (12023): Found entity 2: SliderSwitch File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 50
    Info (12023): Found entity 3: LEDS File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 60
    Info (12023): Found entity 4: sseg File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 91
Info (12127): Elaborating entity "lab7bonus_top" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:CPU" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 26
Warning (10036): Verilog HDL or VHDL warning at cpu.sv(5): object "PC" assigned a value but never read File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/cpu.sv Line: 5
Info (12128): Elaborating entity "datapath" for hierarchy "cpu:CPU|datapath:DP" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/cpu.sv Line: 28
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "cpu:CPU|datapath:DP|ProgramCounter:PC1" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 53
Info (12128): Elaborating entity "PIPELINE_PCIF" for hierarchy "cpu:CPU|datapath:DP|PIPELINE_PCIF:PCIFPIPE" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 62
Info (12128): Elaborating entity "RAM" for hierarchy "cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 63
Info (12128): Elaborating entity "Reg" for hierarchy "cpu:CPU|datapath:DP|Reg:PCPIPELINE" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 65
Info (12128): Elaborating entity "vDFF" for hierarchy "cpu:CPU|datapath:DP|Reg:PCPIPELINE|vDFF:dff0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 7
Info (12128): Elaborating entity "MUX2a" for hierarchy "cpu:CPU|datapath:DP|Reg:PCPIPELINE|MUX2a:mux0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 8
Info (12128): Elaborating entity "PIPELINE_IFID" for hierarchy "cpu:CPU|datapath:DP|PIPELINE_IFID:IFIDPIPE" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 67
Info (12128): Elaborating entity "Reg" for hierarchy "cpu:CPU|datapath:DP|Reg:instructionRegister" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 69
Info (12128): Elaborating entity "vDFF" for hierarchy "cpu:CPU|datapath:DP|Reg:instructionRegister|vDFF:dff0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 7
Info (12128): Elaborating entity "MUX2a" for hierarchy "cpu:CPU|datapath:DP|Reg:instructionRegister|MUX2a:mux0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 8
Info (12128): Elaborating entity "InstaDecoder" for hierarchy "cpu:CPU|datapath:DP|InstaDecoder:INSTR_DECODE" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 74
Info (12128): Elaborating entity "stall_module" for hierarchy "cpu:CPU|datapath:DP|stall_module:SST" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 81
Info (12128): Elaborating entity "Controller" for hierarchy "cpu:CPU|datapath:DP|Controller:CCT" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 82
Info (12128): Elaborating entity "PIPELINE_IDEX" for hierarchy "cpu:CPU|datapath:DP|PIPELINE_IDEX:IDEXPIPE" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 87
Info (12128): Elaborating entity "isHalted" for hierarchy "cpu:CPU|datapath:DP|isHalted:HALTS" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 89
Info (12128): Elaborating entity "MUX3a" for hierarchy "cpu:CPU|datapath:DP|MUX3a:EXECUTEMOVEIMM" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 113
Info (12128): Elaborating entity "MUX2a" for hierarchy "cpu:CPU|datapath:DP|MUX2a:SPECIALCASEMUX1" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 120
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:CPU|datapath:DP|regfile:REGFILE" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 123
Info (12128): Elaborating entity "MUX8a" for hierarchy "cpu:CPU|datapath:DP|regfile:REGFILE|MUX8a:RMMUX" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/regfile.sv Line: 18
Info (12128): Elaborating entity "dec" for hierarchy "cpu:CPU|datapath:DP|regfile:REGFILE|dec:decoder38" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/regfile.sv Line: 47
Warning (10230): Verilog HDL assignment warning at dec.sv(6): truncated value with size 32 to match size of target (8) File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/dec.sv Line: 6
Info (12128): Elaborating entity "shifter" for hierarchy "cpu:CPU|datapath:DP|shifter:SHIFTER" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 126
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:CPU|datapath:DP|ALU:ALU1" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 127
Warning (10230): Verilog HDL assignment warning at ALU.sv(16): truncated value with size 32 to match size of target (1) File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/ALU.sv Line: 16
Info (12128): Elaborating entity "Reg" for hierarchy "cpu:CPU|datapath:DP|Reg:registerStatusI" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 131
Info (12128): Elaborating entity "vDFF" for hierarchy "cpu:CPU|datapath:DP|Reg:registerStatusI|vDFF:dff0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 7
Info (12128): Elaborating entity "MUX2a" for hierarchy "cpu:CPU|datapath:DP|Reg:registerStatusI|MUX2a:mux0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 8
Info (12128): Elaborating entity "BranchController" for hierarchy "cpu:CPU|datapath:DP|BranchController:BCCT" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 135
Info (12128): Elaborating entity "PIPELINE_EXFI" for hierarchy "cpu:CPU|datapath:DP|PIPELINE_EXFI:EXFIPIPE" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/datapath.sv Line: 138
Info (12128): Elaborating entity "LEDS" for hierarchy "LEDS:LED" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 35
Info (12128): Elaborating entity "Reg" for hierarchy "LEDS:LED|Reg:led_reg" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 67
Info (12128): Elaborating entity "vDFF" for hierarchy "LEDS:LED|Reg:led_reg|vDFF:dff0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 7
Info (12128): Elaborating entity "MUX2a" for hierarchy "LEDS:LED|Reg:led_reg|MUX2a:mux0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/Common blocks/Reg.sv Line: 8
Info (12128): Elaborating entity "SliderSwitch" for hierarchy "SliderSwitch:SW1" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 36
Info (12128): Elaborating entity "sseg" for hierarchy "sseg:H0" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 38
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:MEM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab7bonus_top.ram0_RAM_adc09678.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab7bonus_top.ram0_RAM_adc09678.hdl.mif
Info (12130): Elaborated megafunction instantiation "RAM:MEM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "RAM:MEM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab7bonus_top.ram0_RAM_adc09678.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20s1.tdf
    Info (12023): Found entity 1: altsyncram_20s1 File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/QUARTUS/db/altsyncram_20s1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:CPU|datapath:DP|RAM:READ_ONLY_MEM|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab7bonus_top.ram0_RAM_adc09678.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qbd1.tdf
    Info (12023): Found entity 1: altsyncram_qbd1 File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/QUARTUS/db/altsyncram_qbd1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 8
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/QUARTUS/output_files/lab7bonus_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/defMod/lab7bonous_top.sv Line: 6
Info (21057): Implemented 718 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 619 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4907 megabytes
    Info: Processing ended: Fri Dec 06 18:25:17 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/a_abe/Desktop/lab-7-l1a-bonus-ali8abedianECE/Pipelined CPU retry1/QUARTUS/output_files/lab7bonus_top.map.smsg.


