

================================================================
== Vivado HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Thu May  9 12:58:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  160|  147472|  160|  147472|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  784|   99568|         2|          1|          1|  784 ~ 99568 |    yes   |
        |- Loop 2  |  144|  147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    157|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     430|      2|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    244|
|Register         |        -|      -|     406|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     836|    403|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |cnn_mul_32s_32s_3bkb_U1  |cnn_mul_32s_32s_3bkb  |        0|      4|  215|   1|
    |cnn_mul_32s_32s_3bkb_U2  |cnn_mul_32s_32s_3bkb  |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      8|  430|   2|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cnn_mul_mul_16s_1cud_U3  |cnn_mul_mul_16s_1cud  |  i0 * i0  |
    |cnn_mul_mul_16s_1cud_U4  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    |cnn_mul_mul_16s_1cud_U5  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    |cnn_mul_mul_16s_1cud_U6  |cnn_mul_mul_16s_1cud  |  i0 * i0  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_149_p2                        |     +    |      0|  0|  38|          31|           1|
    |i_s_fu_168_p2                        |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_74_fu_163_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_75_fu_144_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_112_p2                      |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state27_pp1_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 157|         158|          82|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  121|         26|    1|         26|
    |ap_done                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   15|          3|    1|          3|
    |i1_reg_85                      |    9|          2|   31|         62|
    |i_reg_96                       |    9|          2|   31|         62|
    |real_start                     |    9|          2|    1|          2|
    |stream_in_TDATA_blk_n          |    9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out  |    9|          2|   16|         32|
    |stream_in_V_data_V_0_state     |   15|          3|    2|          6|
    |stream_in_V_last_0_state       |   15|          3|    2|          6|
    |stream_out_V_V_blk_n           |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  244|         52|   89|        208|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |IFM_bound_reg_294               |  32|   0|   32|          0|
    |KER_bound_reg_270               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  25|   0|   25|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |i1_reg_85                       |  31|   0|   31|          0|
    |i_reg_96                        |  31|   0|   31|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |stream_in_V_data_V_0_payload_A  |  16|   0|   16|          0|
    |stream_in_V_data_V_0_payload_B  |  16|   0|   16|          0|
    |stream_in_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state      |   2|   0|    2|          0|
    |stream_in_V_last_0_state        |   2|   0|    2|          0|
    |tmp1_reg_284                    |  32|   0|   32|          0|
    |tmp2_reg_289                    |  32|   0|   32|          0|
    |tmp3_reg_260                    |  32|   0|   32|          0|
    |tmp4_reg_265                    |  32|   0|   32|          0|
    |tmp_74_reg_299                  |   1|   0|    1|          0|
    |tmp_75_reg_275                  |   1|   0|    1|          0|
    |tmp_data_V_1_reg_202            |  16|   0|   16|          0|
    |tmp_data_V_2_reg_207            |  16|   0|   16|          0|
    |tmp_data_V_3_reg_212            |  16|   0|   16|          0|
    |tmp_data_V_4_reg_218            |  16|   0|   16|          0|
    |tmp_data_V_5_reg_223            |  16|   0|   16|          0|
    |tmp_s_reg_198                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 406|   0|  406|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_out              | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_write            | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|stream_in_TDATA        |  in |   16|    axis    | stream_in_V_data_V |    pointer   |
|stream_in_TVALID       |  in |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_in_TREADY       | out |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_in_TLAST        |  in |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
+-----------------------+-----+-----+------------+--------------------+--------------+

