(S (NP (NP (DT The) (NN evolution)) (PP (IN of) (NP (NP (NNP IoT)) (VP (VBN based) (NP (JJ smart) (NNS applications)))))) (VP (VBP demand) (S (VP (VBG porting) (PP (IN of) (NP (JJ artificial) (NN intelligence) (NNS algorithms))) (PP (IN to) (NP (DT the) (NML (NN edge) (NN computing)) (NNS devices)))))) (. .))
(S (NP (NNS CNNs)) (VP (VBP form) (NP (NP (DT a) (JJ large) (NN part)) (PP (IN of) (NP (DT these) (NN AI) (NNS algorithms))))) (. .))
(S (NP (ADJP (NP (JJ Systolic) (NN array)) (VBN based)) (NNP CNN) (NN acceleration)) (VP (VBZ is) (VP (VBG being) (ADVP (RB widely)) (VP (VBN advocated) (PP (IN due) (NP (PRP$ its) (NN ability) (S (VP (TO to) (VP (VB allow) (NP (ADJP (JJ scalable)) (NNS architectures)))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NNS CNNs)) (VP (VP (VBP are) (ADVP (RB inherently)) (NP (NN memory))) (CC and) (VP (VB compute) (NP (JJ intensive) (NNS algorithms))) (, ,) (CC and) (ADVP (RB hence)) (VP (VBP pose) (NP (JJ significant) (NNS challenges)) (S (VP (TO to) (VP (VB be) (VP (VBN implemented) (PP (IN on) (NP (ADJP (NP (DT the) (NN resource)) (HYPH -) (VBN constrained)) (NML (NN edge) (NN computing)) (NNS devices))))))))) (. .))
(S (NP (ADJP (NN Memory) (HYPH -) (VBN constrained)) (NML (JJ low) (HYPH -) (NN cost)) (ADJP (NP (NNP FPGA)) (VBN based)) (NNS devices)) (VP (VBP form) (NP (NP (DT a) (JJ substantial) (NN fraction)) (PP (IN of) (NP (DT these) (NML (NN edge) (NN computing)) (NNS devices))))) (. .))
(S (ADVP (RB Thus)) (, ,) (SBAR (WHADVP (WRB when)) (S (VP (VBG porting) (PP (IN to) (NP (JJ such) (NML (NN edge) (HYPH -) (NN computing)) (NNS devices)))))) (, ,) (NP (DT the) (NN designer)) (VP (VBZ is) (VP (VBN left) (NP (JJ unguided)) (PP (IN as) (IN to) (SBAR (WHADVP (WRB how)) (S (VP (TO to) (VP (VB select) (NP (NP (DT a) (JJ suitable) (JJ systolic) (NN array) (NN configuration)) (SBAR (WHNP (WDT that)) (S (VP (MD could) (VP (VB fit) (PP (IN in) (NP (DT the) (JJ available) (NN hardware) (NNS resources))))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (NP (PRP we)) (VP (VBP propose) (NP (NP (NP (NNP Systimator)) (, ,) (NP (DT a) (ADJP (NP (NN design) (NN space) (NN exploration)) (VBN based)) (NN methodology))) (SBAR (WHNP (WDT that)) (S (VP (VBZ provides) (NP (NP (DT a) (NN set)) (PP (IN of) (NP (NP (NN design) (NNS points)) (SBAR (WHNP (WDT that)) (S (VP (MD can) (VP (VB be) (VP (VBN mapped) (PP (IN within) (NP (NP (DT the) (NN memory) (NNS bounds)) (PP (IN of) (NP (DT the) (NN target) (NN FPGA) (NN device)))))))))))))))))) (. .))
(S (NP (DT The) (NN methodology)) (VP (VBZ is) (VP (VBN based) (PP (IN upon) (NP (NP (DT an) (JJ analytical) (NN model)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (VP (VBN formulated) (S (VP (TO to) (VP (VB estimate) (NP (DT the) (VBN required) (NNS resources)) (PP (IN for) (NP (JJ systolic) (NNS arrays))) (, ,) (S (VP (VBG assuming) (SBAR (S (NP (JJ multiple) (NNS data)) (VP (VBP reuse) (NP (NNS patterns)))))))))))))))))) (. .))
(S (NP (DT The) (NN methodology)) (ADVP (RB further)) (VP (VBZ provides) (SBAR (S (NP (DT the) (NN performance)) (VP (VBZ estimates) (PP (IN for) (NP (NP (DT each)) (PP (IN of) (NP (DT the) (NML (NN candidate) (NN design)) (NNS points))))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (IN that) (S (NP (NNP Systimator)) (VP (VBZ provides) (NP (NP (DT an) (NML (PP (IN in) (HYPH -) (NP (NN depth)))) (NN analysis)) (PP (IN of) (NP (NP (NN resource) (HYPH -) (NN requirement)) (PP (IN of) (NP (ADJP (NP (JJ systolic) (NN array)) (VBN based)) (NNPS CNNs)))))))))) (. .))
(S (NP (PRP We)) (VP (VBP provide) (SBAR (S (NP (PRP$ our) (NN resource) (NN estimation)) (VP (VBZ results) (PP (IN for) (S (VP (VBG porting) (PP (IN of) (NP (NP (JJ convolutional) (NNS layers)) (PP (IN of) (NP (ADJP (NP (NP (NNP TINY) (NNP YOLO)) (, ,) (NP (DT a) (NNP CNN))) (VBN based)) (NN object) (NN detector))))) (, ,) (PP (IN on) (NP (DT a) (NNP Xilinx) (NML (NNP ARTIX) (CD 7)) (NNP FPGA)))))))))) (. .))
