Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  6 19:21:43 2019
| Host         : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interfaz_UART_VGA_timing_summary_routed.rpt -pb interfaz_UART_VGA_timing_summary_routed.pb -rpx interfaz_UART_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : interfaz_UART_VGA
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: UART/uart_rx_ctl_i0/rx_data_rdy_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: VGA/vga_sync_unit/pixel_tick_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 406 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.074        0.000                      0                  427        0.118        0.000                      0                  427        2.000        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0                   {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         
sys_clk_pin                                      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0                         7.249        0.000                      0                  377        0.118        0.000                      0                  377        9.500        0.000                       0                   101  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  
sys_clk_pin                                            4.074        0.000                      0                   50        0.174        0.000                      0                   50        3.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
  To Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.318ns  (logic 5.301ns (43.036%)  route 7.017ns (56.964%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.332     6.872 r  VGA/dir[13]_i_5/O
                         net (fo=2, routed)           0.857     7.729    VGA/dir[13]_i_5_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.328     8.057 r  VGA/dir[13]_i_9/O
                         net (fo=1, routed)           0.000     8.057    VGA/dir[13]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.635 r  VGA/dir_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.887     9.522    VGA/PCIN[12]
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.327     9.849 r  VGA/dir[12]_i_1/O
                         net (fo=1, routed)           0.336    10.185    VGA/p_1_in[12]
    SLICE_X8Y34          FDRE                                         r  VGA/dir_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    17.252    VGA/clk50
    SLICE_X8Y34          FDRE                                         r  VGA/dir_reg[12]/C
                         clock pessimism              0.517    17.769    
                         clock uncertainty           -0.080    17.689    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)       -0.255    17.434    VGA/dir_reg[12]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 5.584ns (45.049%)  route 6.811ns (54.951%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.747ns = ( 17.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.332     6.872 r  VGA/dir[13]_i_5/O
                         net (fo=2, routed)           0.857     7.729    VGA/dir[13]_i_5_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.328     8.057 r  VGA/dir[13]_i_9/O
                         net (fo=1, routed)           0.000     8.057    VGA/dir[13]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.590 r  VGA/dir_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    VGA/dir_reg[13]_i_2_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.707 r  VGA/dir_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.707    VGA/dir_reg[17]_i_2_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.926 r  VGA/dir_reg[18]_i_3/O[0]
                         net (fo=1, routed)           1.017     9.943    VGA/PCIN[18]
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.319    10.262 r  VGA/dir[18]_i_2/O
                         net (fo=1, routed)           0.000    10.262    VGA/p_1_in[18]
    SLICE_X8Y36          FDRE                                         r  VGA/dir_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.505    17.253    VGA/clk50
    SLICE_X8Y36          FDRE                                         r  VGA/dir_reg[18]/C
                         clock pessimism              0.517    17.770    
                         clock uncertainty           -0.080    17.690    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.118    17.808    VGA/dir_reg[18]
  -------------------------------------------------------------------
                         required time                         17.808    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.254ns  (logic 5.497ns (44.860%)  route 6.757ns (55.140%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.332     6.872 r  VGA/dir[13]_i_5/O
                         net (fo=2, routed)           0.857     7.729    VGA/dir[13]_i_5_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.328     8.057 r  VGA/dir[13]_i_9/O
                         net (fo=1, routed)           0.000     8.057    VGA/dir[13]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.590 r  VGA/dir_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    VGA/dir_reg[13]_i_2_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.829 r  VGA/dir_reg[17]_i_2/O[2]
                         net (fo=1, routed)           0.962     9.792    VGA/PCIN[16]
    SLICE_X7Y36          LUT3 (Prop_lut3_I2_O)        0.329    10.121 r  VGA/dir[16]_i_1/O
                         net (fo=1, routed)           0.000    10.121    VGA/p_1_in[16]
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    17.252    VGA/clk50
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[16]/C
                         clock pessimism              0.517    17.769    
                         clock uncertainty           -0.080    17.689    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.075    17.764    VGA/dir_reg[16]
  -------------------------------------------------------------------
                         required time                         17.764    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 5.551ns (45.861%)  route 6.553ns (54.139%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.747ns = ( 17.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.332     6.872 r  VGA/dir[13]_i_5/O
                         net (fo=2, routed)           0.857     7.729    VGA/dir[13]_i_5_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.328     8.057 r  VGA/dir[13]_i_9/O
                         net (fo=1, routed)           0.000     8.057    VGA/dir[13]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.590 r  VGA/dir_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    VGA/dir_reg[13]_i_2_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.905 r  VGA/dir_reg[17]_i_2/O[3]
                         net (fo=1, routed)           0.759     9.664    VGA/PCIN[17]
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.307     9.971 r  VGA/dir[17]_i_1/O
                         net (fo=1, routed)           0.000     9.971    VGA/p_1_in[17]
    SLICE_X8Y36          FDRE                                         r  VGA/dir_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.505    17.253    VGA/clk50
    SLICE_X8Y36          FDRE                                         r  VGA/dir_reg[17]/C
                         clock pessimism              0.517    17.770    
                         clock uncertainty           -0.080    17.690    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)        0.077    17.767    VGA/dir_reg[17]
  -------------------------------------------------------------------
                         required time                         17.767    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.075ns  (logic 5.471ns (45.308%)  route 6.604ns (54.692%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.332     6.872 r  VGA/dir[13]_i_5/O
                         net (fo=2, routed)           0.857     7.729    VGA/dir[13]_i_5_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.328     8.057 r  VGA/dir[13]_i_9/O
                         net (fo=1, routed)           0.000     8.057    VGA/dir[13]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.590 r  VGA/dir_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    VGA/dir_reg[13]_i_2_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.809 r  VGA/dir_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.810     9.619    VGA/PCIN[14]
    SLICE_X7Y36          LUT3 (Prop_lut3_I2_O)        0.323     9.942 r  VGA/dir[14]_i_1/O
                         net (fo=1, routed)           0.000     9.942    VGA/p_1_in[14]
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    17.252    VGA/clk50
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[14]/C
                         clock pessimism              0.517    17.769    
                         clock uncertainty           -0.080    17.689    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.075    17.764    VGA/dir_reg[14]
  -------------------------------------------------------------------
                         required time                         17.764    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.991ns  (logic 5.346ns (44.582%)  route 6.645ns (55.418%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 17.251 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.332     6.872 r  VGA/dir[13]_i_5/O
                         net (fo=2, routed)           0.857     7.729    VGA/dir[13]_i_5_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.328     8.057 r  VGA/dir[13]_i_9/O
                         net (fo=1, routed)           0.000     8.057    VGA/dir[13]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.700 r  VGA/dir_reg[13]_i_2/O[3]
                         net (fo=1, routed)           0.851     9.551    VGA/PCIN[13]
    SLICE_X8Y33          LUT3 (Prop_lut3_I2_O)        0.307     9.858 r  VGA/dir[13]_i_1/O
                         net (fo=1, routed)           0.000     9.858    VGA/p_1_in[13]
    SLICE_X8Y33          FDRE                                         r  VGA/dir_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.503    17.251    VGA/clk50
    SLICE_X8Y33          FDRE                                         r  VGA/dir_reg[13]/C
                         clock pessimism              0.517    17.768    
                         clock uncertainty           -0.080    17.688    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.077    17.765    VGA/dir_reg[13]
  -------------------------------------------------------------------
                         required time                         17.765    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.904ns  (logic 5.558ns (46.688%)  route 6.346ns (53.312%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.332     6.872 r  VGA/dir[13]_i_5/O
                         net (fo=2, routed)           0.857     7.729    VGA/dir[13]_i_5_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.328     8.057 r  VGA/dir[13]_i_9/O
                         net (fo=1, routed)           0.000     8.057    VGA/dir[13]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.590 r  VGA/dir_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.590    VGA/dir_reg[13]_i_2_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.913 r  VGA/dir_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.552     9.465    VGA/PCIN[15]
    SLICE_X7Y36          LUT3 (Prop_lut3_I2_O)        0.306     9.771 r  VGA/dir[15]_i_1/O
                         net (fo=1, routed)           0.000     9.771    VGA/p_1_in[15]
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    17.252    VGA/clk50
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[15]/C
                         clock pessimism              0.517    17.769    
                         clock uncertainty           -0.080    17.689    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.031    17.720    VGA/dir_reg[15]
  -------------------------------------------------------------------
                         required time                         17.720    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 4.932ns (43.398%)  route 6.433ns (56.602%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.332     6.872 r  VGA/dir[13]_i_5/O
                         net (fo=2, routed)           0.857     7.729    VGA/dir[13]_i_5_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.328     8.057 r  VGA/dir[13]_i_9/O
                         net (fo=1, routed)           0.000     8.057    VGA/dir[13]_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.287 r  VGA/dir_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.638     8.926    VGA/PCIN[11]
    SLICE_X7Y36          LUT3 (Prop_lut3_I2_O)        0.306     9.232 r  VGA/dir[11]_i_1/O
                         net (fo=1, routed)           0.000     9.232    VGA/p_1_in[11]
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    17.252    VGA/clk50
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[11]/C
                         clock pessimism              0.517    17.769    
                         clock uncertainty           -0.080    17.689    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.029    17.718    VGA/dir_reg[11]
  -------------------------------------------------------------------
                         required time                         17.718    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  8.486    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 4.589ns (46.205%)  route 5.343ns (53.795%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     2.624 r  VGA/dir_reg[9]_i_12/O[1]
                         net (fo=4, routed)           0.912     3.536    VGA/dir5[2]
    SLICE_X7Y32          LUT3 (Prop_lut3_I0_O)        0.331     3.867 r  VGA/dir[13]_i_75/O
                         net (fo=3, routed)           1.005     4.872    VGA/dir[13]_i_75_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.326     5.198 r  VGA/dir[13]_i_37/O
                         net (fo=1, routed)           0.000     5.198    VGA/dir[13]_i_37_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.428 r  VGA/dir_reg[13]_i_15/O[1]
                         net (fo=2, routed)           1.112     6.540    VGA/dir_reg[13]_i_15_n_6
    SLICE_X6Y37          LUT4 (Prop_lut4_I0_O)        0.306     6.846 r  VGA/dir[13]_i_10/O
                         net (fo=1, routed)           0.000     6.846    VGA/dir[13]_i_10_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.098 r  VGA/dir_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.405     7.504    VGA/PCIN[10]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.295     7.799 r  VGA/dir[10]_i_1/O
                         net (fo=1, routed)           0.000     7.799    VGA/p_1_in[10]
    SLICE_X7Y35          FDRE                                         r  VGA/dir_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    17.252    VGA/clk50
    SLICE_X7Y35          FDRE                                         r  VGA/dir_reg[10]/C
                         clock pessimism              0.517    17.769    
                         clock uncertainty           -0.080    17.689    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.029    17.718    VGA/dir_reg[10]
  -------------------------------------------------------------------
                         required time                         17.718    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             10.063ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/dir_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 4.506ns (45.820%)  route 5.328ns (54.180%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 17.252 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.717    -2.133    VGA/clk50
    SLICE_X1Y32          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456    -1.677 r  VGA/conteo_reg[0]/Q
                         net (fo=4, routed)           0.658    -1.019    VGA/conteo[0]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613    -0.406 f  VGA/conteo_reg[4]_i_1/O[1]
                         net (fo=5, routed)           0.486     0.080    VGA/p_1_in[2]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.303     0.383 r  VGA/dir[5]_i_6/O
                         net (fo=1, routed)           0.000     0.383    VGA/dir[5]_i_6_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.961 f  VGA/dir_reg[5]_i_2/O[2]
                         net (fo=6, routed)           0.440     1.401    VGA/font_row3[3]
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.301     1.702 r  VGA/dir[9]_i_16/O
                         net (fo=1, routed)           0.324     2.026    VGA/dir[9]_i_16_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.508 r  VGA/dir_reg[9]_i_12/O[0]
                         net (fo=3, routed)           1.057     3.564    VGA/dir5[1]
    SLICE_X8Y33          LUT3 (Prop_lut3_I0_O)        0.325     3.889 r  VGA/dir[6]_i_3/O
                         net (fo=7, routed)           0.946     4.836    VGA/dir[6]_i_3_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I1_O)        0.348     5.184 r  VGA/dir[9]_i_5/O
                         net (fo=2, routed)           0.670     5.854    VGA/dir[9]_i_5_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.124     5.978 r  VGA/dir[9]_i_9/O
                         net (fo=1, routed)           0.000     5.978    VGA/dir[9]_i_9_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.621 r  VGA/dir_reg[9]_i_2/O[3]
                         net (fo=1, routed)           0.747     7.368    VGA/PCIN[9]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.333     7.701 r  VGA/dir[9]_i_1/O
                         net (fo=1, routed)           0.000     7.701    VGA/p_1_in[9]
    SLICE_X7Y35          FDRE                                         r  VGA/dir_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          1.504    17.252    VGA/clk50
    SLICE_X7Y35          FDRE                                         r  VGA/dir_reg[9]/C
                         clock pessimism              0.517    17.769    
                         clock uncertainty           -0.080    17.689    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.075    17.764    VGA/dir_reg[9]
  -------------------------------------------------------------------
                         required time                         17.764    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                 10.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA/dir_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (39.002%)  route 0.221ns (60.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.564    -0.756    VGA/clk50
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  VGA/dir_reg[11]/Q
                         net (fo=15, routed)          0.221    -0.394    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.876    -1.134    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    -0.695    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.512    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 VGA/dir_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.167%)  route 0.260ns (64.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.564    -0.756    VGA/clk50
    SLICE_X9Y35          FDRE                                         r  VGA/dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.615 r  VGA/dir_reg[3]/Q
                         net (fo=15, routed)          0.260    -0.355    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.876    -1.134    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.457    -0.676    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.493    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 VGA/font_column_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/pixel_value_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.581    -0.739    VGA/clk50
    SLICE_X3Y32          FDRE                                         r  VGA/font_column_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  VGA/font_column_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.539    VGA/font_col[2]
    SLICE_X2Y32          LUT4 (Prop_lut4_I1_O)        0.045    -0.494 r  VGA/pixel_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.494    VGA/pixel_value_reg
    SLICE_X2Y32          FDRE                                         r  VGA/pixel_value_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.847    -1.163    VGA/clk50
    SLICE_X2Y32          FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
                         clock pessimism              0.437    -0.726    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.091    -0.635    VGA/pixel_value_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 VGA/dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.408%)  route 0.223ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.564    -0.756    VGA/clk50
    SLICE_X6Y35          FDRE                                         r  VGA/dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.592 r  VGA/dir_reg[1]/Q
                         net (fo=15, routed)          0.223    -0.369    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.876    -1.134    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    -0.695    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.512    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 VGA/dir_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.952%)  route 0.246ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.564    -0.756    VGA/clk50
    SLICE_X8Y34          FDRE                                         r  VGA/dir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.592 r  VGA/dir_reg[4]/Q
                         net (fo=15, routed)          0.246    -0.345    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.876    -1.134    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.457    -0.676    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.493    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.955%)  route 0.076ns (29.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.565    -0.755    VGA/vga_sync_unit/CLK
    SLICE_X26Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  VGA/vga_sync_unit/v_count_reg[7]/Q
                         net (fo=5, routed)           0.076    -0.538    VGA/vga_sync_unit/pixel_y[7]
    SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.493 r  VGA/vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    VGA/vga_sync_unit/p_0_in__1[8]
    SLICE_X27Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.833    -1.177    VGA/vga_sync_unit/CLK
    SLICE_X27Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.435    -0.742    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.092    -0.650    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 VGA/dir_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.867%)  route 0.258ns (61.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.564    -0.756    VGA/clk50
    SLICE_X8Y34          FDRE                                         r  VGA/dir_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.592 r  VGA/dir_reg[12]/Q
                         net (fo=15, routed)          0.258    -0.334    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.876    -1.134    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.457    -0.676    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.493    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 VGA/dir_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.549%)  route 0.232ns (64.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.564    -0.756    VGA/clk50
    SLICE_X7Y35          FDRE                                         r  VGA/dir_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.128    -0.628 r  VGA/dir_reg[8]/Q
                         net (fo=15, routed)          0.232    -0.396    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.876    -1.134    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    -0.695    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.565    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 VGA/dir_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.485%)  route 0.233ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.564    -0.756    VGA/clk50
    SLICE_X7Y36          FDRE                                         r  VGA/dir_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.628 r  VGA/dir_reg[14]/Q
                         net (fo=15, routed)          0.233    -0.395    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.876    -1.134    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    -0.695    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.129    -0.566    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.779%)  route 0.093ns (33.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.565    -0.755    VGA/vga_sync_unit/CLK
    SLICE_X27Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.614 r  VGA/vga_sync_unit/v_count_reg[0]/Q
                         net (fo=9, routed)           0.093    -0.521    VGA/vga_sync_unit/pixel_y[0]
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.476 r  VGA/vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.476    VGA/vga_sync_unit/p_0_in__1[5]
    SLICE_X26Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=99, routed)          0.833    -1.177    VGA/vga_sync_unit/CLK
    SLICE_X26Y45         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.435    -0.742    
    SLICE_X26Y45         FDRE (Hold_fdre_C_D)         0.092    -0.650    VGA/vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y7      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y5      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32      VGA/pixel_value_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y34     VGA/pixeles/green_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45     VGA/pixeles/red_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y35      VGA/conteo_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y35      VGA/conteo_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y36      VGA/dir_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y36      VGA/dir_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y36      VGA/dir_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y36      VGA/dir_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y47     VGA/vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32      VGA/pixel_value_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y36      VGA/dir_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y36      VGA/dir_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y36      VGA/dir_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y36      VGA/dir_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y36      VGA/dir_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X2Y33      VGA/conteo_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y35      VGA/dir_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y33      VGA/dir_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      VGA/dir_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.937ns (26.558%)  route 2.591ns (73.442%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 11.088 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.035     3.493    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.456     3.949 f  UART/uart_rx_ctl_i0/state_reg[0]/Q
                         net (fo=7, routed)           1.303     5.252    UART/uart_rx_ctl_i0/state_reg_n_0_[0]
    SLICE_X25Y49         LUT3 (Prop_lut3_I1_O)        0.154     5.406 r  UART/uart_rx_ctl_i0/over_sample_cnt[2]_i_2/O
                         net (fo=1, routed)           0.646     6.051    UART/uart_rx_ctl_i0/over_sample_cnt[2]_i_2_n_0
    SLICE_X26Y49         LUT5 (Prop_lut5_I0_O)        0.327     6.378 r  UART/uart_rx_ctl_i0/over_sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.642     7.021    UART/uart_rx_ctl_i0/p_0_in[2]
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.701    11.088    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.122    11.211    
                         clock uncertainty           -0.035    11.175    
    SLICE_X26Y49         FDRE (Setup_fdre_C_D)       -0.081    11.094    UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 1.058ns (30.597%)  route 2.400ns (69.403%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 11.130 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.556     5.508    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y49         LUT4 (Prop_lut4_I0_O)        0.326     5.834 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.362     6.196    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.320 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.579     6.899    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X24Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.743    11.130    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.122    11.253    
                         clock uncertainty           -0.035    11.217    
    SLICE_X24Y49         FDRE (Setup_fdre_C_CE)      -0.169    11.048    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.261ns (33.858%)  route 2.463ns (66.141%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 11.354 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.892     5.844    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y48         LUT5 (Prop_lut5_I1_O)        0.321     6.165 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.669     6.834    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I3_O)        0.332     7.166 r  UART/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.166    UART/uart_rx_ctl_i0/bit_cnt[1]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.967    11.354    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.122    11.477    
                         clock uncertainty           -0.035    11.441    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)        0.029    11.470    UART/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.289ns (34.352%)  route 2.463ns (65.648%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 11.354 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.892     5.844    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y48         LUT5 (Prop_lut5_I1_O)        0.321     6.165 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.669     6.834    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X25Y48         LUT5 (Prop_lut5_I4_O)        0.360     7.194 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.194    UART/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.967    11.354    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.122    11.477    
                         clock uncertainty           -0.035    11.441    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)        0.075    11.516    UART/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.516    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.934ns (27.975%)  route 2.405ns (72.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 11.088 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.905     5.857    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.326     6.183 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.597     6.780    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.701    11.088    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.353    11.442    
                         clock uncertainty           -0.035    11.406    
    SLICE_X26Y49         FDRE (Setup_fdre_C_CE)      -0.205    11.201    UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.934ns (27.975%)  route 2.405ns (72.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 11.088 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.905     5.857    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.326     6.183 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.597     6.780    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.701    11.088    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.353    11.442    
                         clock uncertainty           -0.035    11.406    
    SLICE_X26Y49         FDRE (Setup_fdre_C_CE)      -0.205    11.201    UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.934ns (27.975%)  route 2.405ns (72.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 11.088 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.905     5.857    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.326     6.183 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.597     6.780    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.701    11.088    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.353    11.442    
                         clock uncertainty           -0.035    11.406    
    SLICE_X26Y49         FDRE (Setup_fdre_C_CE)      -0.205    11.201    UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 0.934ns (27.975%)  route 2.405ns (72.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 11.088 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.905     5.857    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X27Y49         LUT5 (Prop_lut5_I1_O)        0.326     6.183 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.597     6.780    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.701    11.088    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism              0.353    11.442    
                         clock uncertainty           -0.035    11.406    
    SLICE_X26Y49         FDRE (Setup_fdre_C_CE)      -0.205    11.201    UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.058ns (34.358%)  route 2.021ns (65.642%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 11.130 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.556     5.508    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y49         LUT4 (Prop_lut4_I0_O)        0.326     5.834 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.362     6.196    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.320 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.200     6.521    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.743    11.130    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.122    11.253    
                         clock uncertainty           -0.035    11.217    
    SLICE_X25Y49         FDRE (Setup_fdre_C_CE)      -0.205    11.012    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.058ns (34.358%)  route 2.021ns (65.642%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 11.130 - 8.000 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.984     3.442    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.456     3.898 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.903     4.800    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X26Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.952 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.556     5.508    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y49         LUT4 (Prop_lut4_I0_O)        0.326     5.834 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.362     6.196    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.320 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.200     6.521    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.743    11.130    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.122    11.253    
                         clock uncertainty           -0.035    11.217    
    SLICE_X25Y49         FDRE (Setup_fdre_C_CE)      -0.205    11.012    UART/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  4.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.232ns (37.892%)  route 0.380ns (62.108%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.848     1.074    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.215 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.245     1.460    UART/uart_rx_ctl_i0/state__0[1]
    SLICE_X25Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.505 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.135     1.640    UART/uart_rx_ctl_i0/bit_cnt[2]_i_2_n_0
    SLICE_X25Y48         LUT5 (Prop_lut5_I1_O)        0.046     1.686 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.686    UART/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.210     1.623    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.219     1.405    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.107     1.512    UART/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.834     1.059    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y51         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     1.223 r  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=5, routed)           0.082     1.306    UART/uart_baud_gen_rx_i0/internal_count[4]
    SLICE_X25Y51         LUT5 (Prop_lut5_I0_O)        0.045     1.351 r  UART/uart_baud_gen_rx_i0/internal_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.351    UART/uart_baud_gen_rx_i0/internal_count_0[3]
    SLICE_X25Y51         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.971     1.384    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X25Y51         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                         clock pessimism             -0.312     1.072    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.092     1.164    UART/uart_baud_gen_rx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.038%)  route 0.085ns (28.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.834     1.059    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y51         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     1.223 r  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=5, routed)           0.085     1.309    UART/uart_baud_gen_rx_i0/internal_count[4]
    SLICE_X25Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.354 r  UART/uart_baud_gen_rx_i0/internal_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.354    UART/uart_baud_gen_rx_i0/internal_count_0[6]
    SLICE_X25Y51         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.971     1.384    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X25Y51         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
                         clock pessimism             -0.312     1.072    
    SLICE_X25Y51         FDSE (Hold_fdse_C_D)         0.092     1.164    UART/uart_baud_gen_rx_i0/internal_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.790%)  route 0.380ns (62.210%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.848     1.074    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.215 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.245     1.460    UART/uart_rx_ctl_i0/state__0[1]
    SLICE_X25Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.505 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.135     1.640    UART/uart_rx_ctl_i0/bit_cnt[2]_i_2_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.685 r  UART/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.685    UART/uart_rx_ctl_i0/bit_cnt[1]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.210     1.623    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.219     1.405    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.091     1.496    UART/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.874%)  route 0.458ns (71.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.848     1.074    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.215 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.458     1.673    UART/uart_rx_ctl_i0/state__0[1]
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.718 r  UART/uart_rx_ctl_i0/rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.000     1.718    UART/uart_rx_ctl_i0/rx_data_rdy_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.210     1.623    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
                         clock pessimism             -0.219     1.405    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.092     1.497    UART/uart_rx_ctl_i0/rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.834     1.059    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X25Y51         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDSE (Prop_fdse_C_Q)         0.141     1.200 r  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/Q
                         net (fo=6, routed)           0.173     1.374    UART/uart_baud_gen_rx_i0/internal_count[0]
    SLICE_X24Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.419 r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.419    UART/uart_baud_gen_rx_i0/baud_x16_en_reg
    SLICE_X24Y51         FDRE                                         r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.971     1.384    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y51         FDRE                                         r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism             -0.312     1.072    
    SLICE_X24Y51         FDRE (Hold_fdre_C_D)         0.120     1.192    UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.848     1.074    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.238 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.129     1.366    UART/uart_rx_ctl_i0/state__0[0]
    SLICE_X25Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.411 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.411    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.986     1.399    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.313     1.087    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.091     1.178    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 UART/meta_harden_rxd_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/meta_harden_rxd_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.901     1.127    UART/meta_harden_rxd_i0/sys_clk
    SLICE_X27Y48         FDRE                                         r  UART/meta_harden_rxd_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     1.268 r  UART/meta_harden_rxd_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.176     1.444    UART/meta_harden_rxd_i0/signal_meta
    SLICE_X27Y48         FDRE                                         r  UART/meta_harden_rxd_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.034     1.447    UART/meta_harden_rxd_i0/sys_clk
    SLICE_X27Y48         FDRE                                         r  UART/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism             -0.321     1.127    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.070     1.197    UART/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.065%)  route 0.246ns (56.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.848     1.074    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y49         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.215 f  UART/uart_rx_ctl_i0/state_reg[0]/Q
                         net (fo=7, routed)           0.246     1.461    UART/uart_rx_ctl_i0/state_reg_n_0_[0]
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.506 r  UART/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.506    UART/uart_rx_ctl_i0/p_0_in[1]
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.970     1.383    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X26Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism             -0.219     1.165    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.092     1.257    UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.018%)  route 0.465ns (68.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.848     1.074    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.238 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.465     1.702    UART/uart_rx_ctl_i0/state__0[0]
    SLICE_X25Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  UART/uart_rx_ctl_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    UART/uart_rx_ctl_i0/bit_cnt[0]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.210     1.623    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                         clock pessimism             -0.219     1.405    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.092     1.497    UART/uart_rx_ctl_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y48  UART/meta_harden_rxd_i0/signal_dst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y48  UART/meta_harden_rxd_i0/signal_meta_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y48  UART/meta_harden_rxd_i0/signal_dst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y48  UART/meta_harden_rxd_i0/signal_dst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y48  UART/meta_harden_rxd_i0/signal_meta_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y48  UART/meta_harden_rxd_i0/signal_meta_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y51  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y48  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y48  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C



