#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56369cac14c0 .scope module, "Test" "Test" 2 7;
 .timescale 0 0;
v0x56369cb17430_0 .var "clear", 0 0;
v0x56369cb174f0_0 .var "clock", 0 0;
v0x56369cb175c0_0 .var "hold", 0 0;
v0x56369cb176c0_0 .var "in", 31 0;
v0x56369cb17790_0 .net "out", 31 0, v0x56369cb17260_0;  1 drivers
E_0x56369caeb810 .event edge, v0x56369cb16ff0_0;
S_0x56369cafd6f0 .scope module, "reg1" "register" 2 16, 3 2 0, S_0x56369cac14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x56369cafd8d0 .param/l "N" 0 3 8, +C4<00000000000000000000000000100000>;
v0x56369cafa340_0 .net "clear", 0 0, v0x56369cb17430_0;  1 drivers
v0x56369cb16ff0_0 .net "clock", 0 0, v0x56369cb174f0_0;  1 drivers
v0x56369cb170b0_0 .net "hold", 0 0, v0x56369cb175c0_0;  1 drivers
v0x56369cb17180_0 .net "in", 31 0, v0x56369cb176c0_0;  1 drivers
v0x56369cb17260_0 .var "out", 31 0;
E_0x56369caebb00 .event posedge, v0x56369cb16ff0_0;
S_0x56369cac1020 .scope module, "alu" "alu" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "control";
    .port_info 2 /INPUT 32 "x";
    .port_info 3 /INPUT 32 "y";
    .port_info 4 /INPUT 1 "alt";
    .port_info 5 /OUTPUT 32 "out";
o0x7f36803b91f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56369cb178a0_0 .net "alt", 0 0, o0x7f36803b91f8;  0 drivers
o0x7f36803b9228 .functor BUFZ 1, C4<z>; HiZ drive
v0x56369cb17940_0 .net "clock", 0 0, o0x7f36803b9228;  0 drivers
o0x7f36803b9258 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x56369cb179e0_0 .net "control", 2 0, o0x7f36803b9258;  0 drivers
v0x56369cb17ad0_0 .var "out", 31 0;
o0x7f36803b92b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56369cb17bb0_0 .net "x", 31 0, o0x7f36803b92b8;  0 drivers
o0x7f36803b92e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56369cb17ce0_0 .net "y", 31 0, o0x7f36803b92e8;  0 drivers
E_0x56369caec200 .event posedge, v0x56369cb17940_0;
S_0x56369cac23a0 .scope module, "ram" "ram" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x56369cb17ec0_0 .net *"_ivl_0", 31 0, L_0x56369cb18690;  1 drivers
o0x7f36803b9468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56369cb17fc0_0 .net "addr", 31 0, o0x7f36803b9468;  0 drivers
o0x7f36803b9498 .functor BUFZ 1, C4<z>; HiZ drive
v0x56369cb180a0_0 .net "clock", 0 0, o0x7f36803b9498;  0 drivers
v0x56369cb18140 .array "data", 1024 0, 31 0;
o0x7f36803b94c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56369cb18200_0 .net "rd", 0 0, o0x7f36803b94c8;  0 drivers
v0x56369cb18310_0 .net "read_data", 31 0, L_0x56369cb18780;  1 drivers
o0x7f36803b9528 .functor BUFZ 1, C4<z>; HiZ drive
v0x56369cb183f0_0 .net "wr", 0 0, o0x7f36803b9528;  0 drivers
o0x7f36803b9558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56369cb184b0_0 .net "write_data", 31 0, o0x7f36803b9558;  0 drivers
E_0x56369cae45a0 .event posedge, v0x56369cb180a0_0;
L_0x56369cb18690 .array/port v0x56369cb18140, o0x7f36803b9468;
L_0x56369cb18780 .functor MUXZ 32, L_0x56369cb18690, o0x7f36803b9558, o0x7f36803b94c8, C4<>;
    .scope S_0x56369cafd6f0;
T_0 ;
    %wait E_0x56369caebb00;
    %load/vec4 v0x56369cafa340_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x56369cb170b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x56369cb17260_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x56369cb17180_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x56369cb17260_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56369cac14c0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56369cb174f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56369cb17430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56369cb175c0_0, 0, 1;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x56369cb176c0_0, 0, 32;
    %vpi_call 2 32 "$dumpfile", "dump.vcd" {0 0 0};
    %delay 1, 0;
    %load/vec4 v0x56369cb174f0_0;
    %inv;
    %store/vec4 v0x56369cb174f0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x56369cb176c0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x56369cb174f0_0;
    %inv;
    %store/vec4 v0x56369cb174f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x56369cb174f0_0;
    %inv;
    %store/vec4 v0x56369cb174f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x56369cb174f0_0;
    %inv;
    %store/vec4 v0x56369cb174f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x56369cb174f0_0;
    %inv;
    %store/vec4 v0x56369cb174f0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56369cac14c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56369cac14c0;
T_2 ;
    %wait E_0x56369caeb810;
    %vpi_call 2 46 "$monitor", "time=%0t clock = %b; on = %b; in = %b;", $time, v0x56369cb174f0_0, v0x56369cb17790_0, v0x56369cb176c0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56369cac1020;
T_3 ;
    %wait E_0x56369caec200;
    %load/vec4 v0x56369cb179e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56369cb178a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x56369cb17bb0_0;
    %load/vec4 v0x56369cb17ce0_0;
    %sub;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x56369cb17bb0_0;
    %load/vec4 v0x56369cb17ce0_0;
    %add;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x56369cb17ad0_0, 0;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56369cac23a0;
T_4 ;
    %wait E_0x56369cae45a0;
    %load/vec4 v0x56369cb183f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56369cb184b0_0;
    %ix/getv 3, v0x56369cb17fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56369cb18140, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "src/main.v";
    "./src/register.v";
    "./src/alu.v";
    "./src/ram.v";
