Info (10281): Verilog HDL Declaration information at arqt_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/LENDA/Pictures/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at arqt_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/LENDA/Pictures/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at arqt_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/LENDA/Pictures/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at arqt_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/LENDA/Pictures/SD-Prob3/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at printBall.v(25): always construct contains both blocking and non-blocking assignments File: C:/Users/LENDA/Pictures/SD-Prob3/arqt/synthesis/submodules/printBall.v Line: 25
