Analysis & Synthesis report for vga_rhythm_game
Wed Dec 10 12:33:55 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|state
 10. State Machine - |vga_rhythm_game|vga_frame_driver:u_frame_driver|wr_id
 11. State Machine - |vga_rhythm_game|vga_frame_driver:u_frame_driver|S
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 17. Source assignments for vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 18. Source assignments for vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 19. Parameter Settings for User Entity Instance: score_manager:u_score_manager
 20. Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver
 21. Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver|vga_driver:the_vga
 22. Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer
 26. Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one
 27. Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two
 28. Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_score_overlay:u_score_overlay
 29. Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_start_overlay:u_start_overlay
 30. Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_chart_label_overlay:u_chart_label
 31. Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 34. Parameter Settings for Inferred Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1
 35. Parameter Settings for Inferred Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1
 36. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod0
 37. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod1
 38. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod2
 39. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod3
 40. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod4
 41. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod5
 42. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div5
 43. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div4
 44. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div3
 45. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div2
 46. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div1
 47. Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div0
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "rhythm_drawer:u_rhythm_drawer|vga_chart_label_overlay:u_chart_label"
 50. Port Connectivity Checks: "vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame"
 51. Port Connectivity Checks: "vga_frame_driver:u_frame_driver|vga_frame:vga_memory1"
 52. Port Connectivity Checks: "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0"
 53. Port Connectivity Checks: "vga_frame_driver:u_frame_driver"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 10 12:33:54 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; vga_rhythm_game                                ;
; Top-level Entity Name           ; vga_rhythm_game                                ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 371                                            ;
; Total pins                      ; 96                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,359,296                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga_rhythm_game    ; vga_rhythm_game    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; vga_rhythm_game.v                ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v                                    ;         ;
; rhythm_drawer.v                  ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/rhythm_drawer.v                                      ;         ;
; vga_frame_driver.v               ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/vga_frame_driver.v                                   ;         ;
; vga_driver.v                     ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/vga_driver.v                                         ;         ;
; vga_frame.v                      ; yes             ; User Wizard-Generated File   ; M:/ECE_287/vga_rhythm_game/vga_frame.v                                          ;         ;
; score_manager.v                  ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/score_manager.v                                      ;         ;
; score_to_digits.v                ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/score_to_digits.v                                    ;         ;
; vga_score_overlay.v              ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/vga_score_overlay.v                                  ;         ;
; rating_decoder.v                 ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/rating_decoder.v                                     ;         ;
; speed_selector.v                 ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/speed_selector.v                                     ;         ;
; vga_start_overlay.v              ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/vga_start_overlay.v                                  ;         ;
; chart_one.v                      ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/chart_one.v                                          ;         ;
; vga_chart_label_overlay.v        ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/vga_chart_label_overlay.v                            ;         ;
; chart_two.v                      ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/chart_two.v                                          ;         ;
; vga_end_screen_overlay.v         ; yes             ; User Verilog HDL File        ; M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1go1.tdf           ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/altsyncram_1go1.tdf                               ;         ;
; db/decode_8la.tdf                ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/decode_8la.tdf                                    ;         ;
; db/decode_11a.tdf                ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/decode_11a.tdf                                    ;         ;
; db/mux_6hb.tdf                   ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/mux_6hb.tdf                                       ;         ;
; seven_segment.v                  ; yes             ; Auto-Found Verilog HDL File  ; M:/ECE_287/vga_rhythm_game/seven_segment.v                                      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_72m.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_72m.tdf                                ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_akh.tdf                           ;         ;
; db/alt_u_div_qse.tdf             ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/alt_u_div_qse.tdf                                 ;         ;
; db/lpm_divide_4am.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_4am.tdf                                ;         ;
; db/lpm_divide_apo.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_apo.tdf                                ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/abs_divider_jbg.tdf                               ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/alt_u_div_mve.tdf                                 ;         ;
; db/lpm_abs_jn9.tdf               ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_abs_jn9.tdf                                   ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_abs_4p9.tdf                                   ;         ;
; db/lpm_divide_dho.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_dho.tdf                                ;         ;
; db/lpm_divide_05m.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_05m.tdf                                ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_3nh.tdf                           ;         ;
; db/alt_u_div_c2f.tdf             ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/alt_u_div_c2f.tdf                                 ;         ;
; db/lpm_divide_65m.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_65m.tdf                                ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_9nh.tdf                           ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/alt_u_div_o2f.tdf                                 ;         ;
; db/lpm_divide_95m.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_95m.tdf                                ;         ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_cnh.tdf                           ;         ;
; db/alt_u_div_u2f.tdf             ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/alt_u_div_u2f.tdf                                 ;         ;
; db/lpm_divide_25m.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_25m.tdf                                ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_5nh.tdf                           ;         ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/alt_u_div_g2f.tdf                                 ;         ;
; db/lpm_divide_k3m.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_k3m.tdf                                ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_nlh.tdf                           ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/alt_u_div_kve.tdf                                 ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_hbm.tdf                                ;         ;
; db/lpm_divide_vcm.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_vcm.tdf                                ;         ;
; db/lpm_divide_6dm.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_6dm.tdf                                ;         ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_3dm.tdf                                ;         ;
; db/lpm_divide_tcm.tdf            ; yes             ; Auto-Generated Megafunction  ; M:/ECE_287/vga_rhythm_game/db/lpm_divide_tcm.tdf                                ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1417           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2563           ;
;     -- 7 input functions                    ; 13             ;
;     -- 6 input functions                    ; 251            ;
;     -- 5 input functions                    ; 248            ;
;     -- 4 input functions                    ; 524            ;
;     -- <=3 input functions                  ; 1527           ;
;                                             ;                ;
; Dedicated logic registers                   ; 371            ;
;                                             ;                ;
; I/O pins                                    ; 96             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2359296        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 659            ;
; Total fan-out                               ; 15583          ;
; Average fan-out                             ; 4.56           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                              ; Entity Name             ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |vga_rhythm_game                              ; 2563 (11)           ; 371 (7)                   ; 2359296           ; 0          ; 96   ; 0            ; |vga_rhythm_game                                                                                                                                                                 ; vga_rhythm_game         ; work         ;
;    |lpm_divide:Div0|                          ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|lpm_divide:Div0                                                                                                                                                 ; lpm_divide              ; work         ;
;       |lpm_divide_4am:auto_generated|         ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                                                                                   ; lpm_divide_4am          ; work         ;
;          |sign_div_unsign_akh:divider|        ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                                                       ; sign_div_unsign_akh     ; work         ;
;             |alt_u_div_qse:divider|           ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                 ; alt_u_div_qse           ; work         ;
;    |lpm_divide:Mod0|                          ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|lpm_divide:Mod0                                                                                                                                                 ; lpm_divide              ; work         ;
;       |lpm_divide_72m:auto_generated|         ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                   ; lpm_divide_72m          ; work         ;
;          |sign_div_unsign_akh:divider|        ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                       ; sign_div_unsign_akh     ; work         ;
;             |alt_u_div_qse:divider|           ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                 ; alt_u_div_qse           ; work         ;
;    |rating_decoder:u_rating_decoder|          ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rating_decoder:u_rating_decoder                                                                                                                                 ; rating_decoder          ; work         ;
;    |rhythm_drawer:u_rhythm_drawer|            ; 972 (160)           ; 256 (54)                  ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer                                                                                                                                   ; rhythm_drawer           ; work         ;
;       |chart_one:u_chart_one|                 ; 156 (156)           ; 101 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one                                                                                                             ; chart_one               ; work         ;
;       |chart_two:u_chart_two|                 ; 190 (190)           ; 101 (101)                 ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two                                                                                                             ; chart_two               ; work         ;
;       |vga_chart_label_overlay:u_chart_label| ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_chart_label_overlay:u_chart_label                                                                                             ; vga_chart_label_overlay ; work         ;
;       |vga_end_screen_overlay:u_end_overlay|  ; 400 (214)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay                                                                                              ; vga_end_screen_overlay  ; work         ;
;          |lpm_divide:Div1|                    ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1                                                                              ; lpm_divide              ; work         ;
;             |lpm_divide_apo:auto_generated|   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1|lpm_divide_apo:auto_generated                                                ; lpm_divide_apo          ; work         ;
;                |abs_divider_jbg:divider|      ; 93 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1|lpm_divide_apo:auto_generated|abs_divider_jbg:divider                        ; abs_divider_jbg         ; work         ;
;                   |alt_u_div_mve:divider|     ; 74 (74)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider  ; alt_u_div_mve           ; work         ;
;                   |lpm_abs_4p9:my_abs_num|    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9             ; work         ;
;          |lpm_divide:Mod1|                    ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1                                                                              ; lpm_divide              ; work         ;
;             |lpm_divide_dho:auto_generated|   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1|lpm_divide_dho:auto_generated                                                ; lpm_divide_dho          ; work         ;
;                |abs_divider_jbg:divider|      ; 93 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1|lpm_divide_dho:auto_generated|abs_divider_jbg:divider                        ; abs_divider_jbg         ; work         ;
;                   |alt_u_div_mve:divider|     ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1|lpm_divide_dho:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider  ; alt_u_div_mve           ; work         ;
;                   |lpm_abs_4p9:my_abs_num|    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1|lpm_divide_dho:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9             ; work         ;
;       |vga_score_overlay:u_score_overlay|     ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_score_overlay:u_score_overlay                                                                                                 ; vga_score_overlay       ; work         ;
;       |vga_start_overlay:u_start_overlay|     ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_start_overlay:u_start_overlay                                                                                                 ; vga_start_overlay       ; work         ;
;    |score_manager:u_score_manager|            ; 31 (31)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_manager:u_score_manager                                                                                                                                   ; score_manager           ; work         ;
;    |score_to_digits:u_score_to_digits|        ; 1119 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits                                                                                                                               ; score_to_digits         ; work         ;
;       |lpm_divide:Div0|                       ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div0                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_tcm:auto_generated|      ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div0|lpm_divide_tcm:auto_generated                                                                                 ; lpm_divide_tcm          ; work         ;
;             |sign_div_unsign_3nh:divider|     ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider                                                     ; sign_div_unsign_3nh     ; work         ;
;                |alt_u_div_c2f:divider|        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider                               ; alt_u_div_c2f           ; work         ;
;       |lpm_divide:Div1|                       ; 134 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div1                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_3dm:auto_generated|      ; 134 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                                                 ; lpm_divide_3dm          ; work         ;
;             |sign_div_unsign_9nh:divider|     ; 134 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                     ; sign_div_unsign_9nh     ; work         ;
;                |alt_u_div_o2f:divider|        ; 134 (134)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                               ; alt_u_div_o2f           ; work         ;
;       |lpm_divide:Div2|                       ; 111 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div2                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_6dm:auto_generated|      ; 111 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div2|lpm_divide_6dm:auto_generated                                                                                 ; lpm_divide_6dm          ; work         ;
;             |sign_div_unsign_cnh:divider|     ; 111 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div2|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider                                                     ; sign_div_unsign_cnh     ; work         ;
;                |alt_u_div_u2f:divider|        ; 111 (111)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div2|lpm_divide_6dm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_u2f:divider                               ; alt_u_div_u2f           ; work         ;
;       |lpm_divide:Div3|                       ; 107 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div3                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_vcm:auto_generated|      ; 107 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div3|lpm_divide_vcm:auto_generated                                                                                 ; lpm_divide_vcm          ; work         ;
;             |sign_div_unsign_5nh:divider|     ; 107 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div3|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                     ; sign_div_unsign_5nh     ; work         ;
;                |alt_u_div_g2f:divider|        ; 107 (107)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div3|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                               ; alt_u_div_g2f           ; work         ;
;       |lpm_divide:Div4|                       ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div4                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_hbm:auto_generated|      ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div4|lpm_divide_hbm:auto_generated                                                                                 ; lpm_divide_hbm          ; work         ;
;             |sign_div_unsign_nlh:divider|     ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div4|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                     ; sign_div_unsign_nlh     ; work         ;
;                |alt_u_div_kve:divider|        ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div4|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                               ; alt_u_div_kve           ; work         ;
;       |lpm_divide:Div5|                       ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div5                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_4am:auto_generated|      ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div5|lpm_divide_4am:auto_generated                                                                                 ; lpm_divide_4am          ; work         ;
;             |sign_div_unsign_akh:divider|     ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div5|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                     ; sign_div_unsign_akh     ; work         ;
;                |alt_u_div_qse:divider|        ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Div5|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                               ; alt_u_div_qse           ; work         ;
;       |lpm_divide:Mod0|                       ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod0                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_05m:auto_generated|      ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod0|lpm_divide_05m:auto_generated                                                                                 ; lpm_divide_05m          ; work         ;
;             |sign_div_unsign_3nh:divider|     ; 57 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider                                                     ; sign_div_unsign_3nh     ; work         ;
;                |alt_u_div_c2f:divider|        ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider                               ; alt_u_div_c2f           ; work         ;
;       |lpm_divide:Mod1|                       ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod1                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_65m:auto_generated|      ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                                                 ; lpm_divide_65m          ; work         ;
;             |sign_div_unsign_9nh:divider|     ; 181 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                     ; sign_div_unsign_9nh     ; work         ;
;                |alt_u_div_o2f:divider|        ; 181 (181)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                               ; alt_u_div_o2f           ; work         ;
;       |lpm_divide:Mod2|                       ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod2                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_95m:auto_generated|      ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod2|lpm_divide_95m:auto_generated                                                                                 ; lpm_divide_95m          ; work         ;
;             |sign_div_unsign_cnh:divider|     ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod2|lpm_divide_95m:auto_generated|sign_div_unsign_cnh:divider                                                     ; sign_div_unsign_cnh     ; work         ;
;                |alt_u_div_u2f:divider|        ; 155 (155)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod2|lpm_divide_95m:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_u2f:divider                               ; alt_u_div_u2f           ; work         ;
;       |lpm_divide:Mod3|                       ; 139 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod3                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_25m:auto_generated|      ; 139 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod3|lpm_divide_25m:auto_generated                                                                                 ; lpm_divide_25m          ; work         ;
;             |sign_div_unsign_5nh:divider|     ; 139 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod3|lpm_divide_25m:auto_generated|sign_div_unsign_5nh:divider                                                     ; sign_div_unsign_5nh     ; work         ;
;                |alt_u_div_g2f:divider|        ; 139 (139)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod3|lpm_divide_25m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                               ; alt_u_div_g2f           ; work         ;
;       |lpm_divide:Mod4|                       ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod4                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_k3m:auto_generated|      ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod4|lpm_divide_k3m:auto_generated                                                                                 ; lpm_divide_k3m          ; work         ;
;             |sign_div_unsign_nlh:divider|     ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod4|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider                                                     ; sign_div_unsign_nlh     ; work         ;
;                |alt_u_div_kve:divider|        ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod4|lpm_divide_k3m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                               ; alt_u_div_kve           ; work         ;
;       |lpm_divide:Mod5|                       ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod5                                                                                                               ; lpm_divide              ; work         ;
;          |lpm_divide_72m:auto_generated|      ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod5|lpm_divide_72m:auto_generated                                                                                 ; lpm_divide_72m          ; work         ;
;             |sign_div_unsign_akh:divider|     ; 40 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod5|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                     ; sign_div_unsign_akh     ; work         ;
;                |alt_u_div_qse:divider|        ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|score_to_digits:u_score_to_digits|lpm_divide:Mod5|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                               ; alt_u_div_qse           ; work         ;
;    |seven_segment:u_hex0|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|seven_segment:u_hex0                                                                                                                                            ; seven_segment           ; work         ;
;    |seven_segment:u_hex1|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|seven_segment:u_hex1                                                                                                                                            ; seven_segment           ; work         ;
;    |seven_segment:u_hex3|                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|seven_segment:u_hex3                                                                                                                                            ; seven_segment           ; work         ;
;    |seven_segment:u_hex4|                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|seven_segment:u_hex4                                                                                                                                            ; seven_segment           ; work         ;
;    |vga_frame_driver:u_frame_driver|          ; 300 (215)           ; 89 (62)                   ; 2359296           ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver                                                                                                                                 ; vga_frame_driver        ; work         ;
;       |vga_driver:the_vga|                    ; 37 (37)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_driver:the_vga                                                                                                              ; vga_driver              ; work         ;
;       |vga_frame:the_vga_draw_frame|          ; 32 (0)              ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame                                                                                                    ; vga_frame               ; work         ;
;          |altsyncram:altsyncram_component|    ; 32 (0)              ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component                                                                    ; altsyncram              ; work         ;
;             |altsyncram_1go1:auto_generated|  ; 32 (0)              ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                     ; altsyncram_1go1         ; work         ;
;                |decode_11a:rden_decode|       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode              ; decode_11a              ; work         ;
;                |decode_8la:decode3|           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                  ; decode_8la              ; work         ;
;                |mux_6hb:mux2|                 ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2                        ; mux_6hb                 ; work         ;
;       |vga_frame:vga_memory0|                 ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory0                                                                                                           ; vga_frame               ; work         ;
;          |altsyncram:altsyncram_component|    ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component                                                                           ; altsyncram              ; work         ;
;             |altsyncram_1go1:auto_generated|  ; 8 (0)               ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                            ; altsyncram_1go1         ; work         ;
;                |decode_11a:rden_decode|       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode                     ; decode_11a              ; work         ;
;                |decode_8la:decode3|           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                         ; decode_8la              ; work         ;
;       |vga_frame:vga_memory1|                 ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory1                                                                                                           ; vga_frame               ; work         ;
;          |altsyncram:altsyncram_component|    ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component                                                                           ; altsyncram              ; work         ;
;             |altsyncram_1go1:auto_generated|  ; 8 (0)               ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                            ; altsyncram_1go1         ; work         ;
;                |decode_11a:rden_decode|       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode                     ; decode_11a              ; work         ;
;                |decode_8la:decode3|           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                         ; decode_8la              ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32768        ; 24           ; --           ; --           ; 786432 ; None ;
; vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port ; 32768        ; 24           ; --           ; --           ; 786432 ; None ;
; vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port ; 32768        ; 24           ; --           ; --           ; 786432 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|state ;
+--------------+-------------------------------------------------------+
; Name         ; state.S_DRAW                                          ;
+--------------+-------------------------------------------------------+
; state.S_IDLE ; 0                                                     ;
; state.S_DRAW ; 1                                                     ;
+--------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_rhythm_game|vga_frame_driver:u_frame_driver|wr_id                                      ;
+----------------------------+----------------------+----------------------------+----------------------------+
; Name                       ; wr_id.MEM_INIT_WRITE ; wr_id.MEM_M0_WRITE_M1_READ ; wr_id.MEM_M0_READ_M1_WRITE ;
+----------------------------+----------------------+----------------------------+----------------------------+
; wr_id.MEM_INIT_WRITE       ; 0                    ; 0                          ; 0                          ;
; wr_id.MEM_M0_READ_M1_WRITE ; 1                    ; 0                          ; 1                          ;
; wr_id.MEM_M0_WRITE_M1_READ ; 1                    ; 1                          ; 0                          ;
+----------------------------+----------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |vga_rhythm_game|vga_frame_driver:u_frame_driver|S                                     ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+
; Name             ; S.RFM_DRAWING ; S.RFM_INIT_WAIT ; S.RFM_INIT_START ; S.W2M_DONE ; S.ERROR ; S.START ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+
; S.START          ; 0             ; 0               ; 0                ; 0          ; 0       ; 0       ;
; S.W2M_DONE       ; 0             ; 0               ; 0                ; 1          ; 0       ; 1       ;
; S.RFM_INIT_START ; 0             ; 0               ; 1                ; 0          ; 0       ; 1       ;
; S.RFM_INIT_WAIT  ; 0             ; 1               ; 0                ; 0          ; 0       ; 1       ;
; S.RFM_DRAWING    ; 1             ; 0               ; 0                ; 0          ; 0       ; 1       ;
; S.ERROR          ; 0             ; 0               ; 0                ; 0          ; 1       ; 1       ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; score_manager:u_score_manager|score[0]                                ; Stuck at GND due to stuck port data_in                                            ;
; rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|prev_frame_done   ; Merged with rhythm_drawer:u_rhythm_drawer|prev_frame_done_rd                      ;
; rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|prev_frame_done   ; Merged with rhythm_drawer:u_rhythm_drawer|prev_frame_done_rd                      ;
; rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|prev_lane_keys[0] ; Merged with rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|prev_lane_keys[0] ;
; rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|prev_lane_keys[1] ; Merged with rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|prev_lane_keys[1] ;
; rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|prev_lane_keys[2] ; Merged with rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|prev_lane_keys[2] ;
; rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|prev_lane_keys[3] ; Merged with rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|prev_lane_keys[3] ;
; rhythm_drawer:u_rhythm_drawer|fb_data[1..4,7]                         ; Merged with rhythm_drawer:u_rhythm_drawer|fb_data[0]                              ;
; rhythm_drawer:u_rhythm_drawer|fb_data[8]                              ; Merged with rhythm_drawer:u_rhythm_drawer|fb_data[11]                             ;
; rhythm_drawer:u_rhythm_drawer|fb_data[9,12]                           ; Merged with rhythm_drawer:u_rhythm_drawer|fb_data[10]                             ;
; rhythm_drawer:u_rhythm_drawer|fb_data[17,19,22,23]                    ; Merged with rhythm_drawer:u_rhythm_drawer|fb_data[16]                             ;
; rhythm_drawer:u_rhythm_drawer|fb_data[20]                             ; Merged with rhythm_drawer:u_rhythm_drawer|fb_data[18]                             ;
; rhythm_drawer:u_rhythm_drawer|base_color[1..4,6,7]                    ; Merged with rhythm_drawer:u_rhythm_drawer|base_color[0]                           ;
; rhythm_drawer:u_rhythm_drawer|base_color[8,9,11,12,14]                ; Merged with rhythm_drawer:u_rhythm_drawer|base_color[10]                          ;
; rhythm_drawer:u_rhythm_drawer|base_color[17..20,22,23]                ; Merged with rhythm_drawer:u_rhythm_drawer|base_color[16]                          ;
; rhythm_drawer:u_rhythm_drawer|state~7                                 ; Lost fanout                                                                       ;
; vga_frame_driver:u_frame_driver|S~4                                   ; Lost fanout                                                                       ;
; vga_frame_driver:u_frame_driver|S~5                                   ; Lost fanout                                                                       ;
; vga_frame_driver:u_frame_driver|S~8                                   ; Lost fanout                                                                       ;
; vga_frame_driver:u_frame_driver|S~9                                   ; Lost fanout                                                                       ;
; vga_frame_driver:u_frame_driver|S~10                                  ; Lost fanout                                                                       ;
; vga_frame_driver:u_frame_driver|S~11                                  ; Lost fanout                                                                       ;
; vga_frame_driver:u_frame_driver|wr_id.MEM_INIT_WRITE                  ; Lost fanout                                                                       ;
; vga_frame_driver:u_frame_driver|S.ERROR                               ; Stuck at GND due to stuck port data_in                                            ;
; Total Number of Removed Registers = 46                                ;                                                                                   ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 371   ;
; Number of registers using Synchronous Clear  ; 196   ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 358   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 329   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|visible_phase[1] ; 4       ;
; rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|visible_phase[1] ; 4       ;
; rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|visible_phase[0] ; 1       ;
; rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|visible_phase[0] ; 1       ;
; Total number of inverted registers = 4                               ;         ;
+----------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|read_buf_mem_address[0]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|start_phase[0]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|start_phase[0]                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|spawn_timer_frames[5]                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|note_row0[0]                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|note_row1[6]                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|note_row2[2]                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|note_row3[0]                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|spawn_timer_frames[12]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|fb_data[10]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|fb_data[18]                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vy[7]                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vx[4]                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|start_timer_frames[1]                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|start_timer_frames[2]                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|fb_data[21]                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|fb_data[0]                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|base_color[16]                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|note_row0[5]                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|note_row1[6]                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|note_row2[0]                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|note_row3[2]                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one|visible_phase[1]                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two|visible_phase[1]                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2|l2_w21_n0_mux_dataout ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|fb_data                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_start_overlay:u_start_overlay|Mux0                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_score_overlay:u_score_overlay|Mux3                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_rhythm_game|rating_decoder:u_rating_decoder|rating_lo[1]                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|rating_c0[2]                                                                                ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |vga_rhythm_game|vga_frame_driver:u_frame_driver|VGA_R[7]                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|fb_data                                                                                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |vga_rhythm_game|rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|ch                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_manager:u_score_manager ;
+----------------+---------+-------------------------------------------------+
; Parameter Name ; Value   ; Type                                            ;
+----------------+---------+-------------------------------------------------+
; TOTAL_NOTES    ; 32      ; Signed Integer                                  ;
; MAX_SCORE      ; 1000000 ; Signed Integer                                  ;
+----------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver ;
+----------------------+------------------+------------------------------------+
; Parameter Name       ; Value            ; Type                               ;
+----------------------+------------------+------------------------------------+
; MEMORY_SIZE          ; 0100101100000000 ; Unsigned Binary                    ;
; PIXEL_VIRTUAL_SIZE   ; 0000000000000100 ; Unsigned Binary                    ;
; VGA_WIDTH            ; 0000001010000000 ; Unsigned Binary                    ;
; VGA_HEIGHT           ; 0000000111100000 ; Unsigned Binary                    ;
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000 ; Unsigned Binary                    ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000 ; Unsigned Binary                    ;
; START                ; 00000000         ; Unsigned Binary                    ;
; W2M_DONE             ; 00000100         ; Unsigned Binary                    ;
; RFM_INIT_START       ; 00000101         ; Unsigned Binary                    ;
; RFM_INIT_WAIT        ; 00000110         ; Unsigned Binary                    ;
; RFM_DRAWING          ; 00000111         ; Unsigned Binary                    ;
; ERROR                ; 11111111         ; Unsigned Binary                    ;
; MEM_INIT_WRITE       ; 00               ; Unsigned Binary                    ;
; MEM_M0_READ_M1_WRITE ; 01               ; Unsigned Binary                    ;
; MEM_M0_WRITE_M1_READ ; 10               ; Unsigned Binary                    ;
; MEM_ERROR            ; 11               ; Unsigned Binary                    ;
+----------------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver|vga_driver:the_vga ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; HA_END         ; 1001111111                       ; Unsigned Binary                             ;
; HS_STA         ; 00000000000000000000001010001111 ; Unsigned Binary                             ;
; HS_END         ; 00000000000000000000001011101111 ; Unsigned Binary                             ;
; WIDTH          ; 1100011111                       ; Unsigned Binary                             ;
; VA_END         ; 0111011111                       ; Unsigned Binary                             ;
; VS_STA         ; 00000000000000000000000111101001 ; Unsigned Binary                             ;
; VS_END         ; 00000000000000000000000111101011 ; Unsigned Binary                             ;
; HEIGHT         ; 1000001100                       ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                       ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer ;
+----------------------+----------------------------------+------------------+
; Parameter Name       ; Value                            ; Type             ;
+----------------------+----------------------------------+------------------+
; VGA_WIDTH            ; 0000001010000000                 ; Unsigned Binary  ;
; VGA_HEIGHT           ; 0000000111100000                 ; Unsigned Binary  ;
; PIXEL_VIRTUAL_SIZE   ; 0000000000000100                 ; Unsigned Binary  ;
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000                 ; Unsigned Binary  ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000                 ; Unsigned Binary  ;
; MEMORY_SIZE          ; 0100101100000000                 ; Unsigned Binary  ;
; LANE_COUNT           ; 4                                ; Signed Integer   ;
; LANE_WIDTH           ; 00000000000000000000000000101000 ; Unsigned Binary  ;
; NOTE_HEIGHT          ; 8                                ; Signed Integer   ;
; HIT_ROW              ; 00000000000000000000000001100100 ; Unsigned Binary  ;
; GAME_TOP_Y           ; 8                                ; Signed Integer   ;
; FRAMES_PER_SECOND    ; 0000000000111100                 ; Unsigned Binary  ;
; SPAWN_GAP_FRAMES     ; 0000000000111100                 ; Unsigned Binary  ;
; TOTAL_CYCLES         ; 4                                ; Signed Integer   ;
; S_IDLE               ; 00                               ; Unsigned Binary  ;
; S_DRAW               ; 01                               ; Unsigned Binary  ;
+----------------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one ;
+----------------------+----------------------------------+----------------------------------------+
; Parameter Name       ; Value                            ; Type                                   ;
+----------------------+----------------------------------+----------------------------------------+
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000                 ; Unsigned Binary                        ;
; NOTE_HEIGHT          ; 8                                ; Signed Integer                         ;
; HIT_ROW              ; 00000000000000000000000001100100 ; Unsigned Binary                        ;
; FRAMES_PER_SECOND    ; 0000000000111100                 ; Unsigned Binary                        ;
; SPAWN_GAP_FRAMES     ; 0000000000111100                 ; Unsigned Binary                        ;
; TOTAL_CYCLES         ; 4                                ; Signed Integer                         ;
; LANE_COUNT           ; 4                                ; Signed Integer                         ;
+----------------------+----------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two ;
+----------------------+----------------------------------+----------------------------------------+
; Parameter Name       ; Value                            ; Type                                   ;
+----------------------+----------------------------------+----------------------------------------+
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000                 ; Unsigned Binary                        ;
; NOTE_HEIGHT          ; 8                                ; Signed Integer                         ;
; HIT_ROW              ; 00000000000000000000000001100100 ; Unsigned Binary                        ;
; FRAMES_PER_SECOND    ; 0000000000111100                 ; Unsigned Binary                        ;
; SPAWN_GAP_FRAMES     ; 0000000000111100                 ; Unsigned Binary                        ;
+----------------------+----------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_score_overlay:u_score_overlay ;
+----------------------+------------------+--------------------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                               ;
+----------------------+------------------+--------------------------------------------------------------------+
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000 ; Unsigned Binary                                                    ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000 ; Unsigned Binary                                                    ;
; SCORE_X              ; 00000100         ; Unsigned Binary                                                    ;
; SCORE_Y              ; 00000100         ; Unsigned Binary                                                    ;
; DIGIT_W              ; 3                ; Signed Integer                                                     ;
; DIGIT_H              ; 5                ; Signed Integer                                                     ;
+----------------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_start_overlay:u_start_overlay ;
+----------------------+------------------+--------------------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                               ;
+----------------------+------------------+--------------------------------------------------------------------+
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000 ; Unsigned Binary                                                    ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000 ; Unsigned Binary                                                    ;
+----------------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_chart_label_overlay:u_chart_label ;
+----------------------+------------------+------------------------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                                   ;
+----------------------+------------------+------------------------------------------------------------------------+
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000 ; Unsigned Binary                                                        ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000 ; Unsigned Binary                                                        ;
; LABEL_X              ; 00000100         ; Unsigned Binary                                                        ;
; LABEL_Y              ; 00001110         ; Unsigned Binary                                                        ;
; CHAR_W               ; 3                ; Signed Integer                                                         ;
; CHAR_H               ; 5                ; Signed Integer                                                         ;
; CHAR_GAP             ; 1                ; Signed Integer                                                         ;
+----------------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay ;
+----------------------+------------------+-----------------------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                                  ;
+----------------------+------------------+-----------------------------------------------------------------------+
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000 ; Unsigned Binary                                                       ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000 ; Unsigned Binary                                                       ;
; TEXT_X               ; 24               ; Signed Integer                                                        ;
; FIRST_LINE_Y         ; 32               ; Signed Integer                                                        ;
; CHAR_W               ; 3                ; Signed Integer                                                        ;
; CHAR_H               ; 5                ; Signed Integer                                                        ;
; CHAR_GAP             ; 1                ; Signed Integer                                                        ;
; LINE_GAP             ; 1                ; Signed Integer                                                        ;
; MAX_CHARS            ; 24               ; Signed Integer                                                        ;
+----------------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_apo ; Untyped                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_dho ; Untyped                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 20             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_05m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 17             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                  ;
; LPM_WIDTHD             ; 14             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_95m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_k3m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                  ;
; LPM_WIDTHD             ; 14             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_6dm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 17             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_to_digits:u_score_to_digits|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 20             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                            ;
; Entity Instance                           ; vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; vga_frame_driver:u_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rhythm_drawer:u_rhythm_drawer|vga_chart_label_overlay:u_chart_label" ;
+-------------------+-------+----------+----------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                  ;
+-------------------+-------+----------+----------------------------------------------------------+
; chart_digit[3..2] ; Input ; Info     ; Stuck at GND                                             ;
+-------------------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:u_frame_driver|vga_frame:the_vga_draw_frame"                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:u_frame_driver|vga_frame:vga_memory1"                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0"                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:u_frame_driver"                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; active_pixels ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 371                         ;
;     CLR               ; 34                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 79                          ;
;     ENA CLR SCLR      ; 196                         ;
;     ENA CLR SLD       ; 47                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 2569                        ;
;     arith             ; 970                         ;
;         0 data inputs ; 128                         ;
;         1 data inputs ; 303                         ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 226                         ;
;         4 data inputs ; 277                         ;
;         5 data inputs ; 4                           ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 1510                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 492                         ;
;         3 data inputs ; 267                         ;
;         4 data inputs ; 244                         ;
;         5 data inputs ; 244                         ;
;         6 data inputs ; 251                         ;
;     shared            ; 76                          ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 3                           ;
; boundary_port         ; 96                          ;
; stratixv_ram_block    ; 288                         ;
;                       ;                             ;
; Max LUT depth         ; 59.50                       ;
; Average LUT depth     ; 24.51                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Dec 10 12:33:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rhythm_game -c vga_rhythm_game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_rhythm_game.v
    Info (12023): Found entity 1: vga_rhythm_game File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rhythm_drawer.v
    Info (12023): Found entity 1: rhythm_drawer File: M:/ECE_287/vga_rhythm_game/rhythm_drawer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_frame_driver.v
    Info (12023): Found entity 1: vga_frame_driver File: M:/ECE_287/vga_rhythm_game/vga_frame_driver.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: vga_driver File: M:/ECE_287/vga_rhythm_game/vga_driver.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_frame.v
    Info (12023): Found entity 1: vga_frame File: M:/ECE_287/vga_rhythm_game/vga_frame.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file score_manager.v
    Info (12023): Found entity 1: score_manager File: M:/ECE_287/vga_rhythm_game/score_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score_to_digits.v
    Info (12023): Found entity 1: score_to_digits File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file vga_score_overlay.v
    Info (12023): Found entity 1: vga_score_overlay File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rating_decoder.v
    Info (12023): Found entity 1: rating_decoder File: M:/ECE_287/vga_rhythm_game/rating_decoder.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file speed_selector.v
    Info (12023): Found entity 1: speed_selector File: M:/ECE_287/vga_rhythm_game/speed_selector.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file vga_start_overlay.v
    Info (12023): Found entity 1: vga_start_overlay File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file chart_one.v
    Info (12023): Found entity 1: chart_one File: M:/ECE_287/vga_rhythm_game/chart_one.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_chart_label_overlay.v
    Info (12023): Found entity 1: vga_chart_label_overlay File: M:/ECE_287/vga_rhythm_game/vga_chart_label_overlay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chart_two.v
    Info (12023): Found entity 1: chart_two File: M:/ECE_287/vga_rhythm_game/chart_two.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_end_screen_overlay.v
    Info (12023): Found entity 1: vga_end_screen_overlay File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at score_manager.v(14): Parameter Declaration in module "score_manager" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/score_manager.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at chart_one.v(37): Parameter Declaration in module "chart_one" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/chart_one.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at chart_two.v(47): Parameter Declaration in module "chart_two" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/chart_two.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at vga_score_overlay.v(66): Parameter Declaration in module "vga_score_overlay" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 66
Warning (10222): Verilog HDL Parameter Declaration warning at vga_score_overlay.v(67): Parameter Declaration in module "vga_score_overlay" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 67
Warning (10222): Verilog HDL Parameter Declaration warning at vga_start_overlay.v(64): Parameter Declaration in module "vga_start_overlay" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 64
Warning (10222): Verilog HDL Parameter Declaration warning at vga_start_overlay.v(65): Parameter Declaration in module "vga_start_overlay" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 65
Warning (10222): Verilog HDL Parameter Declaration warning at vga_chart_label_overlay.v(21): Parameter Declaration in module "vga_chart_label_overlay" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/vga_chart_label_overlay.v Line: 21
Warning (10222): Verilog HDL Parameter Declaration warning at vga_chart_label_overlay.v(22): Parameter Declaration in module "vga_chart_label_overlay" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/vga_chart_label_overlay.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at vga_chart_label_overlay.v(23): Parameter Declaration in module "vga_chart_label_overlay" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: M:/ECE_287/vga_rhythm_game/vga_chart_label_overlay.v Line: 23
Info (12127): Elaborating entity "vga_rhythm_game" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at vga_rhythm_game.v(88): truncated value with size 32 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 88
Warning (10230): Verilog HDL assignment warning at vga_rhythm_game.v(89): truncated value with size 32 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 89
Info (12128): Elaborating entity "score_manager" for hierarchy "score_manager:u_score_manager" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 102
Warning (10230): Verilog HDL assignment warning at score_manager.v(25): truncated value with size 32 to match size of target (21) File: M:/ECE_287/vga_rhythm_game/score_manager.v Line: 25
Info (12128): Elaborating entity "score_to_digits" for hierarchy "score_to_digits:u_score_to_digits" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 116
Warning (10230): Verilog HDL assignment warning at score_to_digits.v(23): truncated value with size 20 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 23
Warning (10230): Verilog HDL assignment warning at score_to_digits.v(24): truncated value with size 20 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 24
Warning (10230): Verilog HDL assignment warning at score_to_digits.v(25): truncated value with size 20 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 25
Warning (10230): Verilog HDL assignment warning at score_to_digits.v(26): truncated value with size 20 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 26
Warning (10230): Verilog HDL assignment warning at score_to_digits.v(27): truncated value with size 20 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 27
Warning (10230): Verilog HDL assignment warning at score_to_digits.v(28): truncated value with size 20 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 28
Warning (10230): Verilog HDL assignment warning at score_to_digits.v(29): truncated value with size 20 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 29
Info (12128): Elaborating entity "vga_frame_driver" for hierarchy "vga_frame_driver:u_frame_driver" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 142
Info (10264): Verilog HDL Case Statement information at vga_frame_driver.v(170): all case item expressions in this case statement are onehot File: M:/ECE_287/vga_rhythm_game/vga_frame_driver.v Line: 170
Info (10264): Verilog HDL Case Statement information at vga_frame_driver.v(198): all case item expressions in this case statement are onehot File: M:/ECE_287/vga_rhythm_game/vga_frame_driver.v Line: 198
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_frame_driver:u_frame_driver|vga_driver:the_vga" File: M:/ECE_287/vga_rhythm_game/vga_frame_driver.v Line: 74
Info (12128): Elaborating entity "vga_frame" for hierarchy "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0" File: M:/ECE_287/vga_rhythm_game/vga_frame_driver.v Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" File: M:/ECE_287/vga_rhythm_game/vga_frame.v Line: 86
Info (12130): Elaborated megafunction instantiation "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" File: M:/ECE_287/vga_rhythm_game/vga_frame.v Line: 86
Info (12133): Instantiated megafunction "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" with the following parameter: File: M:/ECE_287/vga_rhythm_game/vga_frame.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "image.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1go1.tdf
    Info (12023): Found entity 1: altsyncram_1go1 File: M:/ECE_287/vga_rhythm_game/db/altsyncram_1go1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_1go1" for hierarchy "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File M:/ECE_287/vga_rhythm_game/image.mif -- setting all initial values to 0 File: M:/ECE_287/vga_rhythm_game/vga_frame.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: M:/ECE_287/vga_rhythm_game/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3" File: M:/ECE_287/vga_rhythm_game/db/altsyncram_1go1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: M:/ECE_287/vga_rhythm_game/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode" File: M:/ECE_287/vga_rhythm_game/db/altsyncram_1go1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf
    Info (12023): Found entity 1: mux_6hb File: M:/ECE_287/vga_rhythm_game/db/mux_6hb.tdf Line: 23
Info (12128): Elaborating entity "mux_6hb" for hierarchy "vga_frame_driver:u_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2" File: M:/ECE_287/vga_rhythm_game/db/altsyncram_1go1.tdf Line: 46
Info (12128): Elaborating entity "speed_selector" for hierarchy "speed_selector:u_speed_selector" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 155
Info (12128): Elaborating entity "rating_decoder" for hierarchy "rating_decoder:u_rating_decoder" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 172
Info (12128): Elaborating entity "rhythm_drawer" for hierarchy "rhythm_drawer:u_rhythm_drawer" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 202
Warning (10230): Verilog HDL assignment warning at rhythm_drawer.v(371): truncated value with size 16 to match size of target (15) File: M:/ECE_287/vga_rhythm_game/rhythm_drawer.v Line: 371
Info (12128): Elaborating entity "chart_one" for hierarchy "rhythm_drawer:u_rhythm_drawer|chart_one:u_chart_one" File: M:/ECE_287/vga_rhythm_game/rhythm_drawer.v Line: 137
Warning (10230): Verilog HDL assignment warning at chart_one.v(106): truncated value with size 6 to match size of target (5) File: M:/ECE_287/vga_rhythm_game/chart_one.v Line: 106
Info (12128): Elaborating entity "chart_two" for hierarchy "rhythm_drawer:u_rhythm_drawer|chart_two:u_chart_two" File: M:/ECE_287/vga_rhythm_game/rhythm_drawer.v Line: 201
Warning (10230): Verilog HDL assignment warning at chart_two.v(121): truncated value with size 5 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/chart_two.v Line: 121
Info (12128): Elaborating entity "vga_score_overlay" for hierarchy "rhythm_drawer:u_rhythm_drawer|vga_score_overlay:u_score_overlay" File: M:/ECE_287/vga_rhythm_game/rhythm_drawer.v Line: 264
Warning (10230): Verilog HDL assignment warning at vga_score_overlay.v(93): truncated value with size 6 to match size of target (3) File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at vga_score_overlay.v(78): inferring latch(es) for variable "px", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at vga_score_overlay.v(78): inferring latch(es) for variable "py", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at vga_score_overlay.v(78): inferring latch(es) for variable "which_digit", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at vga_score_overlay.v(78): inferring latch(es) for variable "sx_digit", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at vga_score_overlay.v(78): inferring latch(es) for variable "sy_digit", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_score_overlay.v Line: 78
Info (12128): Elaborating entity "vga_start_overlay" for hierarchy "rhythm_drawer:u_rhythm_drawer|vga_start_overlay:u_start_overlay" File: M:/ECE_287/vga_rhythm_game/rhythm_drawer.v Line: 281
Warning (10230): Verilog HDL assignment warning at vga_start_overlay.v(100): truncated value with size 32 to match size of target (8) File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 100
Warning (10230): Verilog HDL assignment warning at vga_start_overlay.v(101): truncated value with size 16 to match size of target (8) File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 101
Warning (10230): Verilog HDL assignment warning at vga_start_overlay.v(102): truncated value with size 32 to match size of target (8) File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 102
Warning (10230): Verilog HDL assignment warning at vga_start_overlay.v(110): truncated value with size 5 to match size of target (3) File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 110
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "num_chars", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "text_width", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "start_x", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "start_y", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "px", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "py", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "char_idx", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "sx_char", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at vga_start_overlay.v(81): inferring latch(es) for variable "sy_char", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_start_overlay.v Line: 81
Info (12128): Elaborating entity "vga_chart_label_overlay" for hierarchy "rhythm_drawer:u_rhythm_drawer|vga_chart_label_overlay:u_chart_label" File: M:/ECE_287/vga_rhythm_game/rhythm_drawer.v Line: 305
Warning (10230): Verilog HDL assignment warning at vga_chart_label_overlay.v(106): truncated value with size 32 to match size of target (8) File: M:/ECE_287/vga_rhythm_game/vga_chart_label_overlay.v Line: 106
Warning (10230): Verilog HDL assignment warning at vga_chart_label_overlay.v(110): truncated value with size 32 to match size of target (3) File: M:/ECE_287/vga_rhythm_game/vga_chart_label_overlay.v Line: 110
Info (12128): Elaborating entity "vga_end_screen_overlay" for hierarchy "rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay" File: M:/ECE_287/vga_rhythm_game/rhythm_drawer.v Line: 340
Warning (10230): Verilog HDL assignment warning at vga_end_screen_overlay.v(48): truncated value with size 32 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 48
Warning (10230): Verilog HDL assignment warning at vga_end_screen_overlay.v(49): truncated value with size 32 to match size of target (4) File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 49
Warning (10230): Verilog HDL assignment warning at vga_end_screen_overlay.v(170): truncated value with size 32 to match size of target (3) File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 170
Warning (10230): Verilog HDL assignment warning at vga_end_screen_overlay.v(180): truncated value with size 32 to match size of target (3) File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 180
Warning (10762): Verilog HDL Case Statement warning at vga_end_screen_overlay.v(230): can't check case statement for completeness because the case expression has too many possible states File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 230
Warning (10762): Verilog HDL Case Statement warning at vga_end_screen_overlay.v(186): can't check case statement for completeness because the case expression has too many possible states File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 186
Warning (10240): Verilog HDL Always Construct warning at vga_end_screen_overlay.v(155): inferring latch(es) for variable "line_idx", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 155
Warning (10240): Verilog HDL Always Construct warning at vga_end_screen_overlay.v(155): inferring latch(es) for variable "sy", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 155
Warning (10240): Verilog HDL Always Construct warning at vga_end_screen_overlay.v(155): inferring latch(es) for variable "char_idx", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 155
Warning (10240): Verilog HDL Always Construct warning at vga_end_screen_overlay.v(155): inferring latch(es) for variable "sx", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 155
Warning (10240): Verilog HDL Always Construct warning at vga_end_screen_overlay.v(155): inferring latch(es) for variable "ch", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 155
Warning (10240): Verilog HDL Always Construct warning at vga_end_screen_overlay.v(155): inferring latch(es) for variable "pix_on", which holds its previous value in one or more paths through the always construct File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 155
Warning (12125): Using design file seven_segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seven_segment File: M:/ECE_287/vga_rhythm_game/seven_segment.v Line: 1
Info (12128): Elaborating entity "seven_segment" for hierarchy "seven_segment:u_hex0" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 210
Info (278001): Inferred 16 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|Div1" File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 169
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|Mod1" File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 170
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Mod0" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Mod1" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Mod2" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Mod3" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Mod4" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Mod5" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Div5" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Div4" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 27
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Div3" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Div2" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Div1" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_to_digits:u_score_to_digits|Div0" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 89
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf
    Info (12023): Found entity 1: lpm_divide_72m File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_72m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: M:/ECE_287/vga_rhythm_game/db/alt_u_div_qse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 88
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 88
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_4am.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1" File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 169
Info (12133): Instantiated megafunction "rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Div1" with the following parameter: File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 169
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf
    Info (12023): Found entity 1: lpm_divide_apo File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_apo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: M:/ECE_287/vga_rhythm_game/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: M:/ECE_287/vga_rhythm_game/db/alt_u_div_mve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf
    Info (12023): Found entity 1: lpm_abs_jn9 File: M:/ECE_287/vga_rhythm_game/db/lpm_abs_jn9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: M:/ECE_287/vga_rhythm_game/db/lpm_abs_4p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1" File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 170
Info (12133): Instantiated megafunction "rhythm_drawer:u_rhythm_drawer|vga_end_screen_overlay:u_end_overlay|lpm_divide:Mod1" with the following parameter: File: M:/ECE_287/vga_rhythm_game/vga_end_screen_overlay.v Line: 170
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dho.tdf
    Info (12023): Found entity 1: lpm_divide_dho File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_dho.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Mod0" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 23
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Mod0" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf
    Info (12023): Found entity 1: lpm_divide_05m File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_05m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info (12023): Found entity 1: alt_u_div_c2f File: M:/ECE_287/vga_rhythm_game/db/alt_u_div_c2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Mod1" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 24
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Mod1" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_65m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: M:/ECE_287/vga_rhythm_game/db/alt_u_div_o2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Mod2" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 25
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Mod2" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_95m.tdf
    Info (12023): Found entity 1: lpm_divide_95m File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_95m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh File: M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_cnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf
    Info (12023): Found entity 1: alt_u_div_u2f File: M:/ECE_287/vga_rhythm_game/db/alt_u_div_u2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Mod3" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 26
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Mod3" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf
    Info (12023): Found entity 1: lpm_divide_25m File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_25m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f File: M:/ECE_287/vga_rhythm_game/db/alt_u_div_g2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Mod4" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 27
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Mod4" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf
    Info (12023): Found entity 1: lpm_divide_k3m File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_k3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: M:/ECE_287/vga_rhythm_game/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: M:/ECE_287/vga_rhythm_game/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Div4" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 27
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Div4" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_hbm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Div3" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 26
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Div3" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf
    Info (12023): Found entity 1: lpm_divide_vcm File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_vcm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Div2" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 25
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Div2" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf
    Info (12023): Found entity 1: lpm_divide_6dm File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_6dm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Div1" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 24
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Div1" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_3dm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "score_to_digits:u_score_to_digits|lpm_divide:Div0" File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 23
Info (12133): Instantiated megafunction "score_to_digits:u_score_to_digits|lpm_divide:Div0" with the following parameter: File: M:/ECE_287/vga_rhythm_game/score_to_digits.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info (12023): Found entity 1: lpm_divide_tcm File: M:/ECE_287/vga_rhythm_game/db/lpm_divide_tcm.tdf Line: 25
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 7
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 10
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 10
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 10
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 10
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 10
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 10
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 10
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 11
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 11
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 12
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 13
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 13
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/ECE_287/vga_rhythm_game/output_files/vga_rhythm_game.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 6
    Warning (15610): No output dependent on input pin "SW[4]" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 6
    Warning (15610): No output dependent on input pin "SW[5]" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 6
    Warning (15610): No output dependent on input pin "SW[6]" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 6
    Warning (15610): No output dependent on input pin "SW[7]" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 6
    Warning (15610): No output dependent on input pin "SW[8]" File: M:/ECE_287/vga_rhythm_game/vga_rhythm_game.v Line: 6
Info (21057): Implemented 2992 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 2608 logic cells
    Info (21064): Implemented 288 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Wed Dec 10 12:33:55 2025
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/ECE_287/vga_rhythm_game/output_files/vga_rhythm_game.map.smsg.


