

================================================================
== Synthesis Summary Report of 'ludcmp'
================================================================
+ General Information: 
    * Date:           Tue May  6 11:38:16 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        ludcmp
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ ludcmp                              |     -|  0.32|   589243|  2.946e+06|         -|   589244|     -|        no|     -|  11 (~0%)|  2649 (~0%)|  2496 (~0%)|    -|
    | o VITIS_LOOP_12_1                    |     -|  3.65|   574760|  2.874e+06|     14369|        -|    40|        no|     -|         -|           -|           -|    -|
    |  o VITIS_LOOP_13_2                   |     -|  3.65|     7566|  3.783e+04|       194|        -|    39|        no|     -|         -|           -|           -|    -|
    |   + ludcmp_Pipeline_VITIS_LOOP_15_3  |     -|  0.32|      165|    825.000|         -|      165|     -|        no|     -|         -|   273 (~0%)|   166 (~0%)|    -|
    |    o VITIS_LOOP_15_3                 |    II|  3.65|      163|    815.000|        12|        4|    39|       yes|     -|         -|           -|           -|    -|
    |  o VITIS_LOOP_20_4                   |     -|  3.65|     6800|  3.400e+04|       170|        -|    40|        no|     -|         -|           -|           -|    -|
    |   + ludcmp_Pipeline_VITIS_LOOP_22_5  |     -|  0.32|      165|    825.000|         -|      165|     -|        no|     -|         -|   273 (~0%)|   166 (~0%)|    -|
    |    o VITIS_LOOP_22_5                 |    II|  3.65|      163|    815.000|        12|        4|    39|       yes|     -|         -|           -|           -|    -|
    | o VITIS_LOOP_29_6                    |     -|  3.65|     6760|  3.380e+04|       169|        -|    40|        no|     -|         -|           -|           -|    -|
    |  + ludcmp_Pipeline_VITIS_LOOP_31_7   |     -|  0.32|      165|    825.000|         -|      165|     -|        no|     -|         -|   273 (~0%)|   132 (~0%)|    -|
    |   o VITIS_LOOP_31_7                  |    II|  3.65|      163|    815.000|        12|        4|    39|       yes|     -|         -|           -|           -|    -|
    | o VITIS_LOOP_36_8                    |     -|  3.65|     7720|  3.860e+04|       193|        -|    40|        no|     -|         -|           -|           -|    -|
    |  + ludcmp_Pipeline_VITIS_LOOP_38_9   |     -|  0.32|      165|    825.000|         -|      165|     -|        no|     -|         -|   397 (~0%)|   227 (~0%)|    -|
    |   o VITIS_LOOP_38_9                  |    II|  3.65|      163|    815.000|        12|        4|    39|       yes|     -|         -|           -|           -|    -|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 11       |
| A_address1 | 11       |
| A_d0       | 64       |
| A_q0       | 64       |
| A_q1       | 64       |
| b_address0 | 6        |
| b_q0       | 64       |
| x_address0 | 6        |
| x_d0       | 64       |
| x_q0       | 64       |
| y_address0 | 6        |
| y_d0       | 64       |
| y_q0       | 64       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | double*  |
| b        | in        | double*  |
| x        | inout     | double*  |
| y        | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_we0        | port    |          |
| A        | A_d0         | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_we0        | port    |          |
| x        | x_d0         | port    |          |
| x        | x_q0         | port    |          |
| y        | y_address0   | port    | offset   |
| y        | y_ce0        | port    |          |
| y        | y_we0        | port    |          |
| y        | y_d0         | port    |          |
| y        | y_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+------+--------+---------+
| Name                                | DSP | Pragma | Variable   | Op   | Impl   | Latency |
+-------------------------------------+-----+--------+------------+------+--------+---------+
| + ludcmp                            | 11  |        |            |      |        |         |
|   add_ln12_fu_314_p2                | -   |        | add_ln12   | add  | fabric | 0       |
|   add_ln14_fu_340_p2                | -   |        | add_ln14   | add  | fabric | 0       |
|   add_ln13_1_fu_359_p2              | -   |        | add_ln13_1 | add  | fabric | 0       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U35 | -   |        | add_ln13   | add  | fabric | 0       |
|   add_ln14_1_fu_380_p2              | -   |        | add_ln14_1 | add  | fabric | 0       |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U33 | -   |        | div        | ddiv | fabric | 21      |
|   add_ln21_fu_415_p2                | -   |        | add_ln21   | add  | fabric | 0       |
|   add_ln20_fu_425_p2                | -   |        | add_ln20   | add  | fabric | 0       |
|   add_ln29_fu_457_p2                | -   |        | add_ln29   | add  | fabric | 0       |
|   add_ln32_fu_501_p2                | -   |        | add_ln32   | add  | fabric | 0       |
|   add_ln39_fu_577_p2                | -   |        | add_ln39   | add  | fabric | 0       |
|   add_ln40_fu_584_p2                | -   |        | add_ln40   | add  | fabric | 0       |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U33 | -   |        | div1       | ddiv | fabric | 21      |
|   add_ln36_fu_541_p2                | -   |        | add_ln36   | add  | fabric | 0       |
|   add_ln36_1_fu_595_p2              | -   |        | add_ln36_1 | add  | fabric | 0       |
|  + ludcmp_Pipeline_VITIS_LOOP_15_3  | 0   |        |            |      |        |         |
|    add_ln15_fu_153_p2               | -   |        | add_ln15   | add  | fabric | 0       |
|    add_ln16_fu_163_p2               | -   |        | add_ln16   | add  | fabric | 0       |
|  + ludcmp_Pipeline_VITIS_LOOP_22_5  | 0   |        |            |      |        |         |
|    add_ln22_fu_149_p2               | -   |        | add_ln22   | add  | fabric | 0       |
|    add_ln23_fu_159_p2               | -   |        | add_ln23   | add  | fabric | 0       |
|  + ludcmp_Pipeline_VITIS_LOOP_31_7  | 0   |        |            |      |        |         |
|    add_ln31_fu_136_p2               | -   |        | add_ln31   | add  | fabric | 0       |
|    add_ln32_1_fu_151_p2             | -   |        | add_ln32_1 | add  | fabric | 0       |
|  + ludcmp_Pipeline_VITIS_LOOP_38_9  | 0   |        |            |      |        |         |
|    add_ln39_1_fu_139_p2             | -   |        | add_ln39_1 | add  | fabric | 0       |
|    add_ln38_fu_163_p2               | -   |        | add_ln38   | add  | fabric | 0       |
+-------------------------------------+-----+--------+------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------+---------------+-----------------------------+
| Type | Options       | Location                    |
+------+---------------+-----------------------------+
| top  | name = ludcmp | ludcmp_slow.cpp:4 in ludcmp |
+------+---------------+-----------------------------+


