{
  "module_name": "dcn10_fpu.c",
  "hash_id": "12f87c25e82f528d86a98202f26717bb6d2bf44c3dd56f3484576567c5677c32",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/dcn10/dcn10_fpu.c",
  "human_readable_source": "\n \n\n#include \"dcn10/dcn10_resource.h\"\n\n#include \"dcn10_fpu.h\"\n#include \"resource.h\"\n#include \"amdgpu_dm/dc_fpu.h\"\n\n \n\nstruct _vcs_dpi_ip_params_st dcn1_0_ip = {\n\t.rob_buffer_size_kbytes = 64,\n\t.det_buffer_size_kbytes = 164,\n\t.dpte_buffer_size_in_pte_reqs_luma = 42,\n\t.dpp_output_buffer_pixels = 2560,\n\t.opp_output_buffer_lines = 1,\n\t.pixel_chunk_size_kbytes = 8,\n\t.pte_enable = 1,\n\t.pte_chunk_size_kbytes = 2,\n\t.meta_chunk_size_kbytes = 2,\n\t.writeback_chunk_size_kbytes = 2,\n\t.line_buffer_size_bits = 589824,\n\t.max_line_buffer_lines = 12,\n\t.IsLineBufferBppFixed = 0,\n\t.LineBufferFixedBpp = -1,\n\t.writeback_luma_buffer_size_kbytes = 12,\n\t.writeback_chroma_buffer_size_kbytes = 8,\n\t.max_num_dpp = 4,\n\t.max_num_wb = 2,\n\t.max_dchub_pscl_bw_pix_per_clk = 4,\n\t.max_pscl_lb_bw_pix_per_clk = 2,\n\t.max_lb_vscl_bw_pix_per_clk = 4,\n\t.max_vscl_hscl_bw_pix_per_clk = 4,\n\t.max_hscl_ratio = 4,\n\t.max_vscl_ratio = 4,\n\t.hscl_mults = 4,\n\t.vscl_mults = 4,\n\t.max_hscl_taps = 8,\n\t.max_vscl_taps = 8,\n\t.dispclk_ramp_margin_percent = 1,\n\t.underscan_factor = 1.10,\n\t.min_vblank_lines = 14,\n\t.dppclk_delay_subtotal = 90,\n\t.dispclk_delay_subtotal = 42,\n\t.dcfclk_cstate_latency = 10,\n\t.max_inter_dcn_tile_repeaters = 8,\n\t.can_vstartup_lines_exceed_vsync_plus_back_porch_lines_minus_one = 0,\n\t.bug_forcing_LC_req_same_size_fixed = 0,\n};\n\nstruct _vcs_dpi_soc_bounding_box_st dcn1_0_soc = {\n\t.sr_exit_time_us = 9.0,\n\t.sr_enter_plus_exit_time_us = 11.0,\n\t.urgent_latency_us = 4.0,\n\t.writeback_latency_us = 12.0,\n\t.ideal_dram_bw_after_urgent_percent = 80.0,\n\t.max_request_size_bytes = 256,\n\t.downspread_percent = 0.5,\n\t.dram_page_open_time_ns = 50.0,\n\t.dram_rw_turnaround_time_ns = 17.5,\n\t.dram_return_buffer_per_channel_bytes = 8192,\n\t.round_trip_ping_latency_dcfclk_cycles = 128,\n\t.urgent_out_of_order_return_per_channel_bytes = 256,\n\t.channel_interleave_bytes = 256,\n\t.num_banks = 8,\n\t.num_chans = 2,\n\t.vmm_page_size_bytes = 4096,\n\t.dram_clock_change_latency_us = 17.0,\n\t.writeback_dram_clock_change_latency_us = 23.0,\n\t.return_bus_width_bytes = 64,\n};\n\nvoid dcn10_resource_construct_fp(struct dc *dc)\n{\n\tdc_assert_fp_enabled();\n\tif (dc->ctx->dce_version == DCN_VERSION_1_01) {\n\t\tstruct dcn_soc_bounding_box *dcn_soc = dc->dcn_soc;\n\t\tstruct dcn_ip_params *dcn_ip = dc->dcn_ip;\n\t\tstruct display_mode_lib *dml = &dc->dml;\n\n\t\tdml->ip.max_num_dpp = 3;\n\t\t \n\t\tdcn_soc->dram_clock_change_latency = 23;\n\t\tdcn_ip->max_num_dpp = 3;\n\t}\n\tif (ASICREV_IS_RV1_F0(dc->ctx->asic_id.hw_internal_rev)) {\n\t\tdc->dcn_soc->urgent_latency = 3;\n\t\tdc->debug.disable_dmcu = true;\n\t\tdc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 41.60f;\n\t}\n\n\tdc->dcn_soc->number_of_channels = dc->ctx->asic_id.vram_width / ddr4_dram_width;\n\tASSERT(dc->dcn_soc->number_of_channels < 3);\n\tif (dc->dcn_soc->number_of_channels == 0) \n\t\tdc->dcn_soc->number_of_channels = 2;\n\n\tif (dc->dcn_soc->number_of_channels == 1) {\n\t\tdc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 19.2f;\n\t\tdc->dcn_soc->fabric_and_dram_bandwidth_vnom0p8 = 17.066f;\n\t\tdc->dcn_soc->fabric_and_dram_bandwidth_vmid0p72 = 14.933f;\n\t\tdc->dcn_soc->fabric_and_dram_bandwidth_vmin0p65 = 12.8f;\n\t\tif (ASICREV_IS_RV1_F0(dc->ctx->asic_id.hw_internal_rev))\n\t\t\tdc->dcn_soc->fabric_and_dram_bandwidth_vmax0p9 = 20.80f;\n\t}\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}