ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM3_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM3_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM3_Init:
  25              	.LFB65:
  26              		.file 1 "board/stm32f103cbtx_board/Core/Src/tim.c"
   1:board/stm32f103cbtx_board/Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:board/stm32f103cbtx_board/Core/Src/tim.c **** /**
   3:board/stm32f103cbtx_board/Core/Src/tim.c ****   ******************************************************************************
   4:board/stm32f103cbtx_board/Core/Src/tim.c ****   * @file    tim.c
   5:board/stm32f103cbtx_board/Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:board/stm32f103cbtx_board/Core/Src/tim.c ****   *          of the TIM instances.
   7:board/stm32f103cbtx_board/Core/Src/tim.c ****   ******************************************************************************
   8:board/stm32f103cbtx_board/Core/Src/tim.c ****   * @attention
   9:board/stm32f103cbtx_board/Core/Src/tim.c ****   *
  10:board/stm32f103cbtx_board/Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:board/stm32f103cbtx_board/Core/Src/tim.c ****   * All rights reserved.
  12:board/stm32f103cbtx_board/Core/Src/tim.c ****   *
  13:board/stm32f103cbtx_board/Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:board/stm32f103cbtx_board/Core/Src/tim.c ****   * in the root directory of this software component.
  15:board/stm32f103cbtx_board/Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:board/stm32f103cbtx_board/Core/Src/tim.c ****   *
  17:board/stm32f103cbtx_board/Core/Src/tim.c ****   ******************************************************************************
  18:board/stm32f103cbtx_board/Core/Src/tim.c ****   */
  19:board/stm32f103cbtx_board/Core/Src/tim.c **** /* USER CODE END Header */
  20:board/stm32f103cbtx_board/Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:board/stm32f103cbtx_board/Core/Src/tim.c **** #include "tim.h"
  22:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  23:board/stm32f103cbtx_board/Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  25:board/stm32f103cbtx_board/Core/Src/tim.c **** /* USER CODE END 0 */
  26:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  27:board/stm32f103cbtx_board/Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  29:board/stm32f103cbtx_board/Core/Src/tim.c **** /* TIM3 init function */
  30:board/stm32f103cbtx_board/Core/Src/tim.c **** void MX_TIM3_Init(void)
  31:board/stm32f103cbtx_board/Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 56
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8FB0     		sub	sp, sp, #60
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 64
  32:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  33:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  34:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  35:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  36:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  37:board/stm32f103cbtx_board/Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0A93     		str	r3, [sp, #40]
  42 0008 0B93     		str	r3, [sp, #44]
  43 000a 0C93     		str	r3, [sp, #48]
  44 000c 0D93     		str	r3, [sp, #52]
  38:board/stm32f103cbtx_board/Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0893     		str	r3, [sp, #32]
  48 0010 0993     		str	r3, [sp, #36]
  39:board/stm32f103cbtx_board/Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  49              		.loc 1 39 3 is_stmt 1 view .LVU5
  50              		.loc 1 39 22 is_stmt 0 view .LVU6
  51 0012 0193     		str	r3, [sp, #4]
  52 0014 0293     		str	r3, [sp, #8]
  53 0016 0393     		str	r3, [sp, #12]
  54 0018 0493     		str	r3, [sp, #16]
  55 001a 0593     		str	r3, [sp, #20]
  56 001c 0693     		str	r3, [sp, #24]
  57 001e 0793     		str	r3, [sp, #28]
  40:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  41:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  42:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  43:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  44:board/stm32f103cbtx_board/Core/Src/tim.c ****   htim3.Instance = TIM3;
  58              		.loc 1 44 3 is_stmt 1 view .LVU7
  59              		.loc 1 44 18 is_stmt 0 view .LVU8
  60 0020 2048     		ldr	r0, .L13
  61 0022 214A     		ldr	r2, .L13+4
  62 0024 0260     		str	r2, [r0]
  45:board/stm32f103cbtx_board/Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  63              		.loc 1 45 3 is_stmt 1 view .LVU9
  64              		.loc 1 45 24 is_stmt 0 view .LVU10
  65 0026 4360     		str	r3, [r0, #4]
  46:board/stm32f103cbtx_board/Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
  66              		.loc 1 46 3 is_stmt 1 view .LVU11
  67              		.loc 1 46 26 is_stmt 0 view .LVU12
  68 0028 4022     		movs	r2, #64
  69 002a 8260     		str	r2, [r0, #8]
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 3


  47:board/stm32f103cbtx_board/Core/Src/tim.c ****   htim3.Init.Period = 65535;
  70              		.loc 1 47 3 is_stmt 1 view .LVU13
  71              		.loc 1 47 21 is_stmt 0 view .LVU14
  72 002c 4FF6FF72 		movw	r2, #65535
  73 0030 C260     		str	r2, [r0, #12]
  48:board/stm32f103cbtx_board/Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  74              		.loc 1 48 3 is_stmt 1 view .LVU15
  75              		.loc 1 48 28 is_stmt 0 view .LVU16
  76 0032 0361     		str	r3, [r0, #16]
  49:board/stm32f103cbtx_board/Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  77              		.loc 1 49 3 is_stmt 1 view .LVU17
  78              		.loc 1 49 32 is_stmt 0 view .LVU18
  79 0034 8023     		movs	r3, #128
  80 0036 8361     		str	r3, [r0, #24]
  50:board/stm32f103cbtx_board/Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  81              		.loc 1 50 3 is_stmt 1 view .LVU19
  82              		.loc 1 50 7 is_stmt 0 view .LVU20
  83 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
  84              	.LVL0:
  85              		.loc 1 50 6 view .LVU21
  86 003c 10BB     		cbnz	r0, .L8
  87              	.L2:
  51:board/stm32f103cbtx_board/Core/Src/tim.c ****   {
  52:board/stm32f103cbtx_board/Core/Src/tim.c ****     Error_Handler();
  53:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
  54:board/stm32f103cbtx_board/Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  88              		.loc 1 54 3 is_stmt 1 view .LVU22
  89              		.loc 1 54 34 is_stmt 0 view .LVU23
  90 003e 4FF48053 		mov	r3, #4096
  91 0042 0A93     		str	r3, [sp, #40]
  55:board/stm32f103cbtx_board/Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  92              		.loc 1 55 3 is_stmt 1 view .LVU24
  93              		.loc 1 55 7 is_stmt 0 view .LVU25
  94 0044 0AA9     		add	r1, sp, #40
  95 0046 1748     		ldr	r0, .L13
  96 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  97              	.LVL1:
  98              		.loc 1 55 6 view .LVU26
  99 004c E8B9     		cbnz	r0, .L9
 100              	.L3:
  56:board/stm32f103cbtx_board/Core/Src/tim.c ****   {
  57:board/stm32f103cbtx_board/Core/Src/tim.c ****     Error_Handler();
  58:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
  59:board/stm32f103cbtx_board/Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 101              		.loc 1 59 3 is_stmt 1 view .LVU27
 102              		.loc 1 59 7 is_stmt 0 view .LVU28
 103 004e 1548     		ldr	r0, .L13
 104 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 105              	.LVL2:
 106              		.loc 1 59 6 view .LVU29
 107 0054 E0B9     		cbnz	r0, .L10
 108              	.L4:
  60:board/stm32f103cbtx_board/Core/Src/tim.c ****   {
  61:board/stm32f103cbtx_board/Core/Src/tim.c ****     Error_Handler();
  62:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
  63:board/stm32f103cbtx_board/Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 109              		.loc 1 63 3 is_stmt 1 view .LVU30
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 4


 110              		.loc 1 63 37 is_stmt 0 view .LVU31
 111 0056 0023     		movs	r3, #0
 112 0058 0893     		str	r3, [sp, #32]
  64:board/stm32f103cbtx_board/Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 113              		.loc 1 64 3 is_stmt 1 view .LVU32
 114              		.loc 1 64 33 is_stmt 0 view .LVU33
 115 005a 0993     		str	r3, [sp, #36]
  65:board/stm32f103cbtx_board/Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 116              		.loc 1 65 3 is_stmt 1 view .LVU34
 117              		.loc 1 65 7 is_stmt 0 view .LVU35
 118 005c 08A9     		add	r1, sp, #32
 119 005e 1148     		ldr	r0, .L13
 120 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 121              	.LVL3:
 122              		.loc 1 65 6 view .LVU36
 123 0064 B8B9     		cbnz	r0, .L11
 124              	.L5:
  66:board/stm32f103cbtx_board/Core/Src/tim.c ****   {
  67:board/stm32f103cbtx_board/Core/Src/tim.c ****     Error_Handler();
  68:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
  69:board/stm32f103cbtx_board/Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 125              		.loc 1 69 3 is_stmt 1 view .LVU37
 126              		.loc 1 69 20 is_stmt 0 view .LVU38
 127 0066 6023     		movs	r3, #96
 128 0068 0193     		str	r3, [sp, #4]
  70:board/stm32f103cbtx_board/Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 129              		.loc 1 70 3 is_stmt 1 view .LVU39
 130              		.loc 1 70 19 is_stmt 0 view .LVU40
 131 006a 0023     		movs	r3, #0
 132 006c 0293     		str	r3, [sp, #8]
  71:board/stm32f103cbtx_board/Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 133              		.loc 1 71 3 is_stmt 1 view .LVU41
 134              		.loc 1 71 24 is_stmt 0 view .LVU42
 135 006e 0393     		str	r3, [sp, #12]
  72:board/stm32f103cbtx_board/Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 136              		.loc 1 72 3 is_stmt 1 view .LVU43
 137              		.loc 1 72 24 is_stmt 0 view .LVU44
 138 0070 0593     		str	r3, [sp, #20]
  73:board/stm32f103cbtx_board/Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 139              		.loc 1 73 3 is_stmt 1 view .LVU45
 140              		.loc 1 73 7 is_stmt 0 view .LVU46
 141 0072 0C22     		movs	r2, #12
 142 0074 01A9     		add	r1, sp, #4
 143 0076 0B48     		ldr	r0, .L13
 144 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 145              	.LVL4:
 146              		.loc 1 73 6 view .LVU47
 147 007c 70B9     		cbnz	r0, .L12
 148              	.L1:
  74:board/stm32f103cbtx_board/Core/Src/tim.c ****   {
  75:board/stm32f103cbtx_board/Core/Src/tim.c ****     Error_Handler();
  76:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
  77:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  78:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  79:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  80:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  81:board/stm32f103cbtx_board/Core/Src/tim.c **** }
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 5


 149              		.loc 1 81 1 view .LVU48
 150 007e 0FB0     		add	sp, sp, #60
 151              	.LCFI2:
 152              		.cfi_remember_state
 153              		.cfi_def_cfa_offset 4
 154              		@ sp needed
 155 0080 5DF804FB 		ldr	pc, [sp], #4
 156              	.L8:
 157              	.LCFI3:
 158              		.cfi_restore_state
  52:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
 159              		.loc 1 52 5 is_stmt 1 view .LVU49
 160 0084 FFF7FEFF 		bl	Error_Handler
 161              	.LVL5:
 162 0088 D9E7     		b	.L2
 163              	.L9:
  57:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
 164              		.loc 1 57 5 view .LVU50
 165 008a FFF7FEFF 		bl	Error_Handler
 166              	.LVL6:
 167 008e DEE7     		b	.L3
 168              	.L10:
  61:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
 169              		.loc 1 61 5 view .LVU51
 170 0090 FFF7FEFF 		bl	Error_Handler
 171              	.LVL7:
 172 0094 DFE7     		b	.L4
 173              	.L11:
  67:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
 174              		.loc 1 67 5 view .LVU52
 175 0096 FFF7FEFF 		bl	Error_Handler
 176              	.LVL8:
 177 009a E4E7     		b	.L5
 178              	.L12:
  75:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
 179              		.loc 1 75 5 view .LVU53
 180 009c FFF7FEFF 		bl	Error_Handler
 181              	.LVL9:
 182              		.loc 1 81 1 is_stmt 0 view .LVU54
 183 00a0 EDE7     		b	.L1
 184              	.L14:
 185 00a2 00BF     		.align	2
 186              	.L13:
 187 00a4 00000000 		.word	.LANCHOR0
 188 00a8 00040040 		.word	1073742848
 189              		.cfi_endproc
 190              	.LFE65:
 192              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 193              		.align	1
 194              		.global	HAL_TIM_Base_MspInit
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	HAL_TIM_Base_MspInit:
 200              	.LVL10:
 201              	.LFB66:
  82:board/stm32f103cbtx_board/Core/Src/tim.c **** 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 6


  83:board/stm32f103cbtx_board/Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  84:board/stm32f103cbtx_board/Core/Src/tim.c **** {
 202              		.loc 1 84 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 8
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
  85:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  86:board/stm32f103cbtx_board/Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 207              		.loc 1 86 3 view .LVU56
 208              		.loc 1 86 20 is_stmt 0 view .LVU57
 209 0000 0268     		ldr	r2, [r0]
 210              		.loc 1 86 5 view .LVU58
 211 0002 094B     		ldr	r3, .L22
 212 0004 9A42     		cmp	r2, r3
 213 0006 00D0     		beq	.L21
 214 0008 7047     		bx	lr
 215              	.L21:
  84:board/stm32f103cbtx_board/Core/Src/tim.c **** 
 216              		.loc 1 84 1 view .LVU59
 217 000a 82B0     		sub	sp, sp, #8
 218              	.LCFI4:
 219              		.cfi_def_cfa_offset 8
  87:board/stm32f103cbtx_board/Core/Src/tim.c ****   {
  88:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  89:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  90:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
  91:board/stm32f103cbtx_board/Core/Src/tim.c ****     /* TIM3 clock enable */
  92:board/stm32f103cbtx_board/Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 220              		.loc 1 92 5 is_stmt 1 view .LVU60
 221              	.LBB2:
 222              		.loc 1 92 5 view .LVU61
 223              		.loc 1 92 5 view .LVU62
 224 000c 03F50333 		add	r3, r3, #134144
 225 0010 DA69     		ldr	r2, [r3, #28]
 226 0012 42F00202 		orr	r2, r2, #2
 227 0016 DA61     		str	r2, [r3, #28]
 228              		.loc 1 92 5 view .LVU63
 229 0018 DB69     		ldr	r3, [r3, #28]
 230 001a 03F00203 		and	r3, r3, #2
 231 001e 0193     		str	r3, [sp, #4]
 232              		.loc 1 92 5 view .LVU64
 233 0020 019B     		ldr	r3, [sp, #4]
 234              	.LBE2:
 235              		.loc 1 92 5 view .LVU65
  93:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  94:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  95:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
  96:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
  97:board/stm32f103cbtx_board/Core/Src/tim.c **** }
 236              		.loc 1 97 1 is_stmt 0 view .LVU66
 237 0022 02B0     		add	sp, sp, #8
 238              	.LCFI5:
 239              		.cfi_def_cfa_offset 0
 240              		@ sp needed
 241 0024 7047     		bx	lr
 242              	.L23:
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 7


 243 0026 00BF     		.align	2
 244              	.L22:
 245 0028 00040040 		.word	1073742848
 246              		.cfi_endproc
 247              	.LFE66:
 249              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 250              		.align	1
 251              		.global	HAL_TIM_Base_MspDeInit
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	HAL_TIM_Base_MspDeInit:
 257              	.LVL11:
 258              	.LFB67:
  98:board/stm32f103cbtx_board/Core/Src/tim.c **** 
  99:board/stm32f103cbtx_board/Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 100:board/stm32f103cbtx_board/Core/Src/tim.c **** {
 259              		.loc 1 100 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 0
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263              		@ link register save eliminated.
 101:board/stm32f103cbtx_board/Core/Src/tim.c **** 
 102:board/stm32f103cbtx_board/Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 264              		.loc 1 102 3 view .LVU68
 265              		.loc 1 102 20 is_stmt 0 view .LVU69
 266 0000 0268     		ldr	r2, [r0]
 267              		.loc 1 102 5 view .LVU70
 268 0002 054B     		ldr	r3, .L27
 269 0004 9A42     		cmp	r2, r3
 270 0006 00D0     		beq	.L26
 271              	.L24:
 103:board/stm32f103cbtx_board/Core/Src/tim.c ****   {
 104:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 105:board/stm32f103cbtx_board/Core/Src/tim.c **** 
 106:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 107:board/stm32f103cbtx_board/Core/Src/tim.c ****     /* Peripheral clock disable */
 108:board/stm32f103cbtx_board/Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 109:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 110:board/stm32f103cbtx_board/Core/Src/tim.c **** 
 111:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 112:board/stm32f103cbtx_board/Core/Src/tim.c ****   }
 113:board/stm32f103cbtx_board/Core/Src/tim.c **** }
 272              		.loc 1 113 1 view .LVU71
 273 0008 7047     		bx	lr
 274              	.L26:
 108:board/stm32f103cbtx_board/Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 275              		.loc 1 108 5 is_stmt 1 view .LVU72
 276 000a 044A     		ldr	r2, .L27+4
 277 000c D369     		ldr	r3, [r2, #28]
 278 000e 23F00203 		bic	r3, r3, #2
 279 0012 D361     		str	r3, [r2, #28]
 280              		.loc 1 113 1 is_stmt 0 view .LVU73
 281 0014 F8E7     		b	.L24
 282              	.L28:
 283 0016 00BF     		.align	2
 284              	.L27:
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 8


 285 0018 00040040 		.word	1073742848
 286 001c 00100240 		.word	1073876992
 287              		.cfi_endproc
 288              	.LFE67:
 290              		.global	htim3
 291              		.section	.bss.htim3,"aw",%nobits
 292              		.align	2
 293              		.set	.LANCHOR0,. + 0
 296              	htim3:
 297 0000 00000000 		.space	72
 297      00000000 
 297      00000000 
 297      00000000 
 297      00000000 
 298              		.text
 299              	.Letext0:
 300              		.file 2 "c:\\st\\stm32cubeide_1.12.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 301              		.file 3 "c:\\st\\stm32cubeide_1.12.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 302              		.file 4 "board/stm32f103cbtx_board/Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 303              		.file 5 "board/stm32f103cbtx_board/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 304              		.file 6 "board/stm32f103cbtx_board/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 305              		.file 7 "board/stm32f103cbtx_board/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 306              		.file 8 "board/stm32f103cbtx_board/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 307              		.file 9 "board/stm32f103cbtx_board/Core/Inc/tim.h"
 308              		.file 10 "board/stm32f103cbtx_board/Core/Extension/stm32_config.h"
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:18     .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:24     .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:187    .text.MX_TIM3_Init:00000000000000a4 $d
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:193    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:199    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:245    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:250    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:256    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:285    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:296    .bss.htim3:0000000000000000 htim3
C:\Users\vanlo\AppData\Local\Temp\ccVlg0LG.s:292    .bss.htim3:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
