Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  8 12:56:44 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_in1 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.371        0.000                      0                  229        0.164        0.000                      0                  229        3.000        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
design_1_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0    {0.000 20.833}     41.667          24.000          
  clkfbout_design_1_clk_wiz_1_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0         34.371        0.000                      0                  229        0.164        0.000                      0                  229       20.333        0.000                       0                    95  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       34.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.371ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.826ns (42.612%)  route 3.806ns (57.388%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.551     4.359    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X82Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 34.371    

Slack (MET) :             34.371ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.826ns (42.612%)  route 3.806ns (57.388%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.551     4.359    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X82Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 34.371    

Slack (MET) :             34.371ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.826ns (42.612%)  route 3.806ns (57.388%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.551     4.359    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X82Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 34.371    

Slack (MET) :             34.371ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 2.826ns (42.612%)  route 3.806ns (57.388%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.551     4.359    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X82Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                 34.371    

Slack (MET) :             34.376ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.826ns (42.640%)  route 3.802ns (57.360%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.547     4.355    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X83Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                 34.376    

Slack (MET) :             34.376ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.826ns (42.640%)  route 3.802ns (57.360%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.547     4.355    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X83Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                 34.376    

Slack (MET) :             34.376ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.826ns (42.640%)  route 3.802ns (57.360%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.547     4.355    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X83Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                 34.376    

Slack (MET) :             34.376ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.826ns (42.640%)  route 3.802ns (57.360%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.547     4.355    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X83Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                 34.376    

Slack (MET) :             34.376ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.826ns (42.640%)  route 3.802ns (57.360%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.547     4.355    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X83Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                 34.376    

Slack (MET) :             34.376ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@41.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.826ns (42.640%)  route 3.802ns (57.360%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 38.828 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.272ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.749    -2.272    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     0.182 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.390     1.572    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X82Y106        LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.872     2.568    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X83Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.692 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.992     3.684    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I0_O)        0.124     3.808 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.547     4.355    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     41.667    41.667 r  
    E3                   IBUF                         0.000    41.667 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.829    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.505 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    37.144    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.235 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          1.593    38.828    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.489    39.317    
                         clock uncertainty           -0.157    39.160    
    SLICE_X83Y108        FDRE (Setup_fdre_C_R)       -0.429    38.731    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                 34.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.599    -0.815    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y107        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.564    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.071    -0.728    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y106        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.576    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[4]
    SLICE_X82Y106        LUT3 (Prop_lut3_I0_O)        0.048    -0.528 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.528    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[5]_i_1_n_0
    SLICE_X82Y106        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -1.239    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y106        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X82Y106        FDRE (Hold_fdre_C_D)         0.107    -0.694    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.599    -0.815    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y107        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.115    -0.559    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X82Y108        FDRE (Hold_fdre_C_D)         0.070    -0.729    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.599    -0.815    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y107        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.121    -0.552    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y108        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X82Y108        FDRE (Hold_fdre_C_D)         0.070    -0.729    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X86Y106        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.672 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/Q
                         net (fo=2, routed)           0.098    -0.574    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in_0[0]
    SLICE_X87Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.529 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.529    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[20]_i_1_n_0
    SLICE_X87Y106        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.872    -1.238    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X87Y106        FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]/C
                         clock pessimism              0.438    -0.800    
    SLICE_X87Y106        FDSE (Hold_fdse_C_D)         0.092    -0.708    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_2_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.725%)  route 0.121ns (46.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X85Y105        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/taken_reg/Q
                         net (fo=17, routed)          0.121    -0.551    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/E[0]
    SLICE_X82Y104        FDCE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -1.239    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y104        FDCE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_2_cooolDelFlop/C
                         clock pessimism              0.441    -0.798    
    SLICE_X82Y104        FDCE (Hold_fdce_C_D)         0.066    -0.732    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_2_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.975%)  route 0.300ns (68.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X83Y105        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.300    -0.373    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.909    -1.201    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.738    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.555    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.289%)  route 0.310ns (68.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y105        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.310    -0.363    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[2]
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.909    -1.201    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y42         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.738    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.555    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y105        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[1]/Q
                         net (fo=6, routed)           0.119    -0.554    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[1]
    SLICE_X83Y105        LUT4 (Prop_lut4_I2_O)        0.048    -0.506 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.506    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[3]_i_1_n_0
    SLICE_X83Y105        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -1.239    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X83Y105        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X83Y105        FDRE (Hold_fdre_C_D)         0.101    -0.700    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.599    -0.815    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y107        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.687 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/Q
                         net (fo=1, routed)           0.086    -0.601    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[8]
    SLICE_X83Y107        LUT3 (Prop_lut3_I0_O)        0.104    -0.497 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[9]_i_1_n_0
    SLICE_X83Y107        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    design_1_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=93, routed)          0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y107        FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[9]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.107    -0.708    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.667      39.091     RAMB18_X3Y42     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y16   design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         41.667      40.667     SLICE_X87Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         41.667      40.667     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         41.667      40.667     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         41.667      40.667     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         41.667      40.667     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         41.667      40.667     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
Min Period        n/a     FDSE/C              n/a            1.000         41.667      40.667     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X87Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y105    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X87Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X87Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[21]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[22]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X87Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y107    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X86Y105    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X87Y106    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



