//
// Copyright (c) 2016 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___AREMC_H_INC_
#define ___AREMC_H_INC_
#define EMC_FBIO_DATA_MAX       63
#define EMC_FBIO_DATA_WIDTH     64
#define EMC_FBIO_DATA_32_MAX    31
#define EMC_FBIO_DATA_32_WIDTH  32
#define EMC_FBIO_DOE_MAX        7
#define EMC_FBIO_DOE_WIDTH      8
#define MAX_EMC_TIMING_WDV_1X   15
#define MAX_EMC_TIMING_WDV      40
#define MAX_EMC_TIMING_RDV      60
#define MAX_EMC_TIMING_RDV_2TO1 120

// Packet SWIZZLE_BIT6_GT_BIT7_0
#define SWIZZLE_BIT6_GT_BIT7_0_SIZE 8

#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE0_SHIFT                    _MK_SHIFT_CONST(0)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE0_SHIFT)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE0_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE0_ROW                      0

#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE1_SHIFT                    _MK_SHIFT_CONST(1)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE1_SHIFT)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE1_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE1_ROW                      0

#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE2_SHIFT                    _MK_SHIFT_CONST(2)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE2_SHIFT)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE2_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE2_ROW                      0

#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE3_SHIFT                    _MK_SHIFT_CONST(3)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE3_SHIFT)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE3_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK0_BYTE3_ROW                      0

#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE0_SHIFT                    _MK_SHIFT_CONST(4)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE0_SHIFT)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE0_ROW                      0

#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE1_SHIFT                    _MK_SHIFT_CONST(5)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE1_SHIFT)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE1_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(5)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE1_ROW                      0

#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE2_SHIFT                    _MK_SHIFT_CONST(6)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE2_SHIFT)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE2_RANGE                    _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(6)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE2_ROW                      0

#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE3_SHIFT                    _MK_SHIFT_CONST(7)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE3_SHIFT)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE3_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(7)
#define SWIZZLE_BIT6_GT_BIT7_0_CH0_RANK1_BYTE3_ROW                      0

#define BOOT_ROM_PATCH_BASE_ADDR        1879048192

// Packet BOOT_ROM_PATCH_0
#define BOOT_ROM_PATCH_0_SIZE 32

#define BOOT_ROM_PATCH_0_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define BOOT_ROM_PATCH_0_OFFSET_FIELD                   _MK_FIELD_CONST(0x3fffffff, BOOT_ROM_PATCH_0_OFFSET_SHIFT)
#define BOOT_ROM_PATCH_0_OFFSET_RANGE                   _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(0)
#define BOOT_ROM_PATCH_0_OFFSET_ROW                     0

#define BOOT_ROM_PATCH_0_ENABLE_SHIFT                   _MK_SHIFT_CONST(31)
#define BOOT_ROM_PATCH_0_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, BOOT_ROM_PATCH_0_ENABLE_SHIFT)
#define BOOT_ROM_PATCH_0_ENABLE_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define BOOT_ROM_PATCH_0_ENABLE_ROW                     0


// Packet EMCZCAL_BOOT_ENABLE_0
#define EMCZCAL_BOOT_ENABLE_0_SIZE 2

#define EMCZCAL_BOOT_ENABLE_0_COLDBOOT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMCZCAL_BOOT_ENABLE_0_COLDBOOT_FIELD                    _MK_FIELD_CONST(0x1, EMCZCAL_BOOT_ENABLE_0_COLDBOOT_SHIFT)
#define EMCZCAL_BOOT_ENABLE_0_COLDBOOT_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define EMCZCAL_BOOT_ENABLE_0_COLDBOOT_ROW                      0

#define EMCZCAL_BOOT_ENABLE_0_WARMBOOT_SHIFT                    _MK_SHIFT_CONST(1)
#define EMCZCAL_BOOT_ENABLE_0_WARMBOOT_FIELD                    _MK_FIELD_CONST(0x1, EMCZCAL_BOOT_ENABLE_0_WARMBOOT_SHIFT)
#define EMCZCAL_BOOT_ENABLE_0_WARMBOOT_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define EMCZCAL_BOOT_ENABLE_0_WARMBOOT_ROW                      0


// Packet MSS_ENCRYPT_GEN
#define MSS_ENCRYPT_GEN_SIZE 32

#define MSS_ENCRYPT_GEN_GEN0_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_ENCRYPT_GEN_GEN0_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_GEN_GEN0_SHIFT)
#define MSS_ENCRYPT_GEN_GEN0_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MSS_ENCRYPT_GEN_GEN0_ROW                        0

#define MSS_ENCRYPT_GEN_GEN1_SHIFT                      _MK_SHIFT_CONST(1)
#define MSS_ENCRYPT_GEN_GEN1_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_GEN_GEN1_SHIFT)
#define MSS_ENCRYPT_GEN_GEN1_RANGE                      _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MSS_ENCRYPT_GEN_GEN1_ROW                        0

#define MSS_ENCRYPT_GEN_GEN2_SHIFT                      _MK_SHIFT_CONST(2)
#define MSS_ENCRYPT_GEN_GEN2_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_GEN_GEN2_SHIFT)
#define MSS_ENCRYPT_GEN_GEN2_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MSS_ENCRYPT_GEN_GEN2_ROW                        0

#define MSS_ENCRYPT_GEN_GEN3_SHIFT                      _MK_SHIFT_CONST(3)
#define MSS_ENCRYPT_GEN_GEN3_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_GEN_GEN3_SHIFT)
#define MSS_ENCRYPT_GEN_GEN3_RANGE                      _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MSS_ENCRYPT_GEN_GEN3_ROW                        0

#define MSS_ENCRYPT_GEN_SKIP_LOCK_SHIFT                 _MK_SHIFT_CONST(29)
#define MSS_ENCRYPT_GEN_SKIP_LOCK_FIELD                 _MK_FIELD_CONST(0x1, MSS_ENCRYPT_GEN_SKIP_LOCK_SHIFT)
#define MSS_ENCRYPT_GEN_SKIP_LOCK_RANGE                 _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define MSS_ENCRYPT_GEN_SKIP_LOCK_ROW                   0

#define MSS_ENCRYPT_GEN_SKIP_ENCRYPT_SHIFT                      _MK_SHIFT_CONST(30)
#define MSS_ENCRYPT_GEN_SKIP_ENCRYPT_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_GEN_SKIP_ENCRYPT_SHIFT)
#define MSS_ENCRYPT_GEN_SKIP_ENCRYPT_RANGE                      _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define MSS_ENCRYPT_GEN_SKIP_ENCRYPT_ROW                        0

#define MSS_ENCRYPT_GEN_SKIP_CLK_SRC_SHIFT                      _MK_SHIFT_CONST(31)
#define MSS_ENCRYPT_GEN_SKIP_CLK_SRC_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_GEN_SKIP_CLK_SRC_SHIFT)
#define MSS_ENCRYPT_GEN_SKIP_CLK_SRC_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define MSS_ENCRYPT_GEN_SKIP_CLK_SRC_ROW                        0


// Packet MSS_ENCRYPT_DIST
#define MSS_ENCRYPT_DIST_SIZE 20

#define MSS_ENCRYPT_DIST_DIST0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_ENCRYPT_DIST_DIST0_FIELD                    _MK_FIELD_CONST(0x1, MSS_ENCRYPT_DIST_DIST0_SHIFT)
#define MSS_ENCRYPT_DIST_DIST0_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MSS_ENCRYPT_DIST_DIST0_ROW                      0

#define MSS_ENCRYPT_DIST_DIST1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_ENCRYPT_DIST_DIST1_FIELD                    _MK_FIELD_CONST(0x1, MSS_ENCRYPT_DIST_DIST1_SHIFT)
#define MSS_ENCRYPT_DIST_DIST1_RANGE                    _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define MSS_ENCRYPT_DIST_DIST1_ROW                      0

#define MSS_ENCRYPT_DIST_DIST2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_ENCRYPT_DIST_DIST2_FIELD                    _MK_FIELD_CONST(0x1, MSS_ENCRYPT_DIST_DIST2_SHIFT)
#define MSS_ENCRYPT_DIST_DIST2_RANGE                    _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define MSS_ENCRYPT_DIST_DIST2_ROW                      0

#define MSS_ENCRYPT_DIST_DIST3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_ENCRYPT_DIST_DIST3_FIELD                    _MK_FIELD_CONST(0x1, MSS_ENCRYPT_DIST_DIST3_SHIFT)
#define MSS_ENCRYPT_DIST_DIST3_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define MSS_ENCRYPT_DIST_DIST3_ROW                      0

#define MSS_ENCRYPT_DIST_EN0_SHIFT                      _MK_SHIFT_CONST(16)
#define MSS_ENCRYPT_DIST_EN0_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_DIST_EN0_SHIFT)
#define MSS_ENCRYPT_DIST_EN0_RANGE                      _MK_SHIFT_CONST(16):_MK_SHIFT_CONST(16)
#define MSS_ENCRYPT_DIST_EN0_ROW                        0

#define MSS_ENCRYPT_DIST_EN1_SHIFT                      _MK_SHIFT_CONST(17)
#define MSS_ENCRYPT_DIST_EN1_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_DIST_EN1_SHIFT)
#define MSS_ENCRYPT_DIST_EN1_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(17)
#define MSS_ENCRYPT_DIST_EN1_ROW                        0

#define MSS_ENCRYPT_DIST_EN2_SHIFT                      _MK_SHIFT_CONST(18)
#define MSS_ENCRYPT_DIST_EN2_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_DIST_EN2_SHIFT)
#define MSS_ENCRYPT_DIST_EN2_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define MSS_ENCRYPT_DIST_EN2_ROW                        0

#define MSS_ENCRYPT_DIST_EN3_SHIFT                      _MK_SHIFT_CONST(19)
#define MSS_ENCRYPT_DIST_EN3_FIELD                      _MK_FIELD_CONST(0x1, MSS_ENCRYPT_DIST_EN3_SHIFT)
#define MSS_ENCRYPT_DIST_EN3_RANGE                      _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(19)
#define MSS_ENCRYPT_DIST_EN3_ROW                        0


// Register EMC_INTSTATUS_0
#define EMC_INTSTATUS_0                 _MK_ADDR_CONST(0x0)
#define EMC_INTSTATUS_0_SECURE                  0x0
#define EMC_INTSTATUS_0_SCR                     0
#define EMC_INTSTATUS_0_WORD_COUNT                      0x1
#define EMC_INTSTATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_RESET_MASK                      _MK_MASK_CONST(0x3ff8)
#define EMC_INTSTATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x3ff8)
#define EMC_INTSTATUS_0_READ_MASK                       _MK_MASK_CONST(0x3ff8)
#define EMC_INTSTATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff8)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_FIELD                      _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SHIFT)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_RANGE                      3:3
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_WOFFSET                    0x0
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_INIT_ENUM                  CLEAR
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_CLEAR                      _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_REFRESH_OVERFLOW_INT_SET                        _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_FIELD                    _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SHIFT)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_RANGE                    4:4
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_WOFFSET                  0x0
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_INIT_ENUM                        CLEAR
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_CLEAR                    _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_CLKCHANGE_COMPLETE_INT_SET                      _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_MRR_DIVLD_INT_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_FIELD                     _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_MRR_DIVLD_INT_SHIFT)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_RANGE                     5:5
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_WOFFSET                   0x0
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_INIT_ENUM                 CLEAR
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_CLEAR                     _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_MRR_DIVLD_INT_SET                       _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_FIELD                  _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SHIFT)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_RANGE                  6:6
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_WOFFSET                        0x0
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_INIT_ENUM                      CLEAR
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_CLEAR                  _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_ACCESS_TO_SR_DPD_DEV_INT_SET                    _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_DLL_ALARM_INT_SHIFT                     _MK_SHIFT_CONST(7)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_FIELD                     _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_DLL_ALARM_INT_SHIFT)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_RANGE                     7:7
#define EMC_INTSTATUS_0_DLL_ALARM_INT_WOFFSET                   0x0
#define EMC_INTSTATUS_0_DLL_ALARM_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_INIT_ENUM                 CLEAR
#define EMC_INTSTATUS_0_DLL_ALARM_INT_CLEAR                     _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_DLL_ALARM_INT_SET                       _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_FIELD                       _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_SHIFT)
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_RANGE                       8:8
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_WOFFSET                     0x0
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_INIT_ENUM                   CLEAR
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_CLEAR                       _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_CCFIFO_OVERFLOW_INT_SET                 _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_SHIFT                      _MK_SHIFT_CONST(9)
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_FIELD                      _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_SHIFT)
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_RANGE                      9:9
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_WOFFSET                    0x0
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_INIT_ENUM                  CLEAR
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_CLEAR                      _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_DLL_LOCK_TIMEOUT_INT_SET                        _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_FIELD                        _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_SHIFT)
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_RANGE                        10:10
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_WOFFSET                      0x0
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_INIT_ENUM                    CLEAR
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_CLEAR                        _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_ECC_UNCORR_ERR_INT_SET                  _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_FIELD                  _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_ECC_CORR_ERR_INT_SHIFT)
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_RANGE                  11:11
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_WOFFSET                        0x0
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_INIT_ENUM                      CLEAR
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_CLEAR                  _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_ECC_CORR_ERR_INT_SET                    _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_FIELD                       _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_SHIFT)
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_RANGE                       12:12
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_WOFFSET                     0x0
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_INIT_ENUM                   CLEAR
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_CLEAR                       _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_ECC_ERR_BUF_OVF_INT_SET                 _MK_ENUM_CONST(1)

#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_SHIFT                       _MK_SHIFT_CONST(13)
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_FIELD                       _MK_FIELD_CONST(0x1, EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_SHIFT)
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_RANGE                       13:13
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_WOFFSET                     0x0
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_INIT_ENUM                   CLEAR
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_CLEAR                       _MK_ENUM_CONST(0)
#define EMC_INTSTATUS_0_TWEAK_UNDERFLOW_INT_SET                 _MK_ENUM_CONST(1)


// Register EMC_INTMASK_0
#define EMC_INTMASK_0                   _MK_ADDR_CONST(0x4)
#define EMC_INTMASK_0_SECURE                    0x0
#define EMC_INTMASK_0_SCR                       0
#define EMC_INTMASK_0_WORD_COUNT                        0x1
#define EMC_INTMASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_RESET_MASK                        _MK_MASK_CONST(0x3ff8)
#define EMC_INTMASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff8)
#define EMC_INTMASK_0_READ_MASK                         _MK_MASK_CONST(0x3ff8)
#define EMC_INTMASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff8)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_SHIFT                    _MK_SHIFT_CONST(3)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_SHIFT)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_RANGE                    3:3
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_WOFFSET                  0x0
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_INIT_ENUM                        MASKED
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_REFRESH_OVERFLOW_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_SHIFT)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_RANGE                  4:4
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_WOFFSET                        0x0
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_INIT_ENUM                      MASKED
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_CLKCHANGE_COMPLETE_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, EMC_INTMASK_0_MRR_DIVLD_INTMASK_SHIFT)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_RANGE                   5:5
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_WOFFSET                 0x0
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_INIT_ENUM                       MASKED
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_MRR_DIVLD_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_SHIFT                        _MK_SHIFT_CONST(6)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_FIELD                        _MK_FIELD_CONST(0x1, EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_SHIFT)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_RANGE                        6:6
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_WOFFSET                      0x0
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_INIT_ENUM                    MASKED
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_MASKED                       _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_ACCESS_TO_SR_DPD_DEV_INTMASK_UNMASKED                     _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_DLL_ALARM_INTMASK_SHIFT                   _MK_SHIFT_CONST(7)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, EMC_INTMASK_0_DLL_ALARM_INTMASK_SHIFT)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_RANGE                   7:7
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_WOFFSET                 0x0
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_INIT_ENUM                       MASKED
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_DLL_ALARM_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_SHIFT)
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_RANGE                     8:8
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_WOFFSET                   0x0
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_INIT_ENUM                 MASKED
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_CCFIFO_OVERFLOW_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_SHIFT                    _MK_SHIFT_CONST(9)
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_SHIFT)
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_RANGE                    9:9
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_WOFFSET                  0x0
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_INIT_ENUM                        MASKED
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_DLL_LOCK_TIMEOUT_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_SHIFT                      _MK_SHIFT_CONST(10)
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_FIELD                      _MK_FIELD_CONST(0x1, EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_SHIFT)
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_RANGE                      10:10
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_WOFFSET                    0x0
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_INIT_ENUM                  MASKED
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_MASKED                     _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_ECC_UNCORR_ERR_INTMASK_UNMASKED                   _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_SHIFT                        _MK_SHIFT_CONST(11)
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_FIELD                        _MK_FIELD_CONST(0x1, EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_SHIFT)
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_RANGE                        11:11
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_WOFFSET                      0x0
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_INIT_ENUM                    MASKED
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_MASKED                       _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_ECC_CORR_ERR_INTMASK_UNMASKED                     _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_SHIFT)
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_RANGE                     12:12
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_WOFFSET                   0x0
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_INIT_ENUM                 MASKED
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_ECC_ERR_BUF_OVF_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)

#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_SHIFT                     _MK_SHIFT_CONST(13)
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_SHIFT)
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_RANGE                     13:13
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_WOFFSET                   0x0
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_INIT_ENUM                 MASKED
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define EMC_INTMASK_0_TWEAK_UNDERFLOW_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)


// Register EMC_DBG_0
#define EMC_DBG_0                       _MK_ADDR_CONST(0x8)
#define EMC_DBG_0_SECURE                        0x0
#define EMC_DBG_0_SCR                   0
#define EMC_DBG_0_WORD_COUNT                    0x1
#define EMC_DBG_0_RESET_VAL                     _MK_MASK_CONST(0x1000c00)
#define EMC_DBG_0_RESET_MASK                    _MK_MASK_CONST(0xff003e1f)
#define EMC_DBG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x1000c00)
#define EMC_DBG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff003e1f)
#define EMC_DBG_0_READ_MASK                     _MK_MASK_CONST(0xff003e1f)
#define EMC_DBG_0_WRITE_MASK                    _MK_MASK_CONST(0xff003e1f)
#define EMC_DBG_0_READ_MUX_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_DBG_0_READ_MUX_FIELD                        _MK_FIELD_CONST(0x1, EMC_DBG_0_READ_MUX_SHIFT)
#define EMC_DBG_0_READ_MUX_RANGE                        0:0
#define EMC_DBG_0_READ_MUX_WOFFSET                      0x0
#define EMC_DBG_0_READ_MUX_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DBG_0_READ_MUX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_DBG_0_READ_MUX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DBG_0_READ_MUX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_DBG_0_READ_MUX_INIT_ENUM                    ACTIVE
#define EMC_DBG_0_READ_MUX_ACTIVE                       _MK_ENUM_CONST(0)
#define EMC_DBG_0_READ_MUX_ASSEMBLY                     _MK_ENUM_CONST(1)

#define EMC_DBG_0_WRITE_MUX_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_DBG_0_WRITE_MUX_FIELD                       _MK_FIELD_CONST(0x1, EMC_DBG_0_WRITE_MUX_SHIFT)
#define EMC_DBG_0_WRITE_MUX_RANGE                       1:1
#define EMC_DBG_0_WRITE_MUX_WOFFSET                     0x0
#define EMC_DBG_0_WRITE_MUX_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DBG_0_WRITE_MUX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DBG_0_WRITE_MUX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DBG_0_WRITE_MUX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_WRITE_MUX_INIT_ENUM                   ASSEMBLY
#define EMC_DBG_0_WRITE_MUX_ASSEMBLY                    _MK_ENUM_CONST(0)
#define EMC_DBG_0_WRITE_MUX_ACTIVE                      _MK_ENUM_CONST(1)

#define EMC_DBG_0_FORCE_UPDATE_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_DBG_0_FORCE_UPDATE_FIELD                    _MK_FIELD_CONST(0x1, EMC_DBG_0_FORCE_UPDATE_SHIFT)
#define EMC_DBG_0_FORCE_UPDATE_RANGE                    2:2
#define EMC_DBG_0_FORCE_UPDATE_WOFFSET                  0x0
#define EMC_DBG_0_FORCE_UPDATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DBG_0_FORCE_UPDATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_FORCE_UPDATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DBG_0_FORCE_UPDATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_FORCE_UPDATE_INIT_ENUM                        DISABLED
#define EMC_DBG_0_FORCE_UPDATE_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_DBG_0_FORCE_UPDATE_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_DBG_0_FORCE_IDLE_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_DBG_0_FORCE_IDLE_FIELD                      _MK_FIELD_CONST(0x1, EMC_DBG_0_FORCE_IDLE_SHIFT)
#define EMC_DBG_0_FORCE_IDLE_RANGE                      3:3
#define EMC_DBG_0_FORCE_IDLE_WOFFSET                    0x0
#define EMC_DBG_0_FORCE_IDLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DBG_0_FORCE_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DBG_0_FORCE_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DBG_0_FORCE_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DBG_0_FORCE_IDLE_INIT_ENUM                  DISABLED
#define EMC_DBG_0_FORCE_IDLE_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_DBG_0_FORCE_IDLE_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_FIELD                        _MK_FIELD_CONST(0x1, EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_SHIFT)
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_RANGE                        4:4
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_WOFFSET                      0x0
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_INIT_ENUM                    DISABLED
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_DBG_0_IGNORE_MC_IDLE_FOR_CLKEN_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_DBG_0_READ_DQM_CTRL_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_DBG_0_READ_DQM_CTRL_FIELD                   _MK_FIELD_CONST(0x1, EMC_DBG_0_READ_DQM_CTRL_SHIFT)
#define EMC_DBG_0_READ_DQM_CTRL_RANGE                   9:9
#define EMC_DBG_0_READ_DQM_CTRL_WOFFSET                 0x0
#define EMC_DBG_0_READ_DQM_CTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DBG_0_READ_DQM_CTRL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DBG_0_READ_DQM_CTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DBG_0_READ_DQM_CTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_DBG_0_READ_DQM_CTRL_INIT_ENUM                       MANAGED
#define EMC_DBG_0_READ_DQM_CTRL_MANAGED                 _MK_ENUM_CONST(0)
#define EMC_DBG_0_READ_DQM_CTRL_ALWAYS_ON                       _MK_ENUM_CONST(1)

#define EMC_DBG_0_AP_REQ_BUSY_CTRL_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_FIELD                        _MK_FIELD_CONST(0x1, EMC_DBG_0_AP_REQ_BUSY_CTRL_SHIFT)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_RANGE                        10:10
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_WOFFSET                      0x0
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_INIT_ENUM                    ENABLED
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_DBG_0_AP_REQ_BUSY_CTRL_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_DBG_0_STRETCH_MRW_RESET_SHIFT                       _MK_SHIFT_CONST(11)
#define EMC_DBG_0_STRETCH_MRW_RESET_FIELD                       _MK_FIELD_CONST(0x1, EMC_DBG_0_STRETCH_MRW_RESET_SHIFT)
#define EMC_DBG_0_STRETCH_MRW_RESET_RANGE                       11:11
#define EMC_DBG_0_STRETCH_MRW_RESET_WOFFSET                     0x0
#define EMC_DBG_0_STRETCH_MRW_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_STRETCH_MRW_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DBG_0_STRETCH_MRW_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_STRETCH_MRW_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_STRETCH_MRW_RESET_INIT_ENUM                   ENABLED
#define EMC_DBG_0_STRETCH_MRW_RESET_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_DBG_0_STRETCH_MRW_RESET_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_DBG_0_SUPPRESS_READ_CMD_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_DBG_0_SUPPRESS_READ_CMD_FIELD                       _MK_FIELD_CONST(0x1, EMC_DBG_0_SUPPRESS_READ_CMD_SHIFT)
#define EMC_DBG_0_SUPPRESS_READ_CMD_RANGE                       12:12
#define EMC_DBG_0_SUPPRESS_READ_CMD_WOFFSET                     0x0
#define EMC_DBG_0_SUPPRESS_READ_CMD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DBG_0_SUPPRESS_READ_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DBG_0_SUPPRESS_READ_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DBG_0_SUPPRESS_READ_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_SUPPRESS_READ_CMD_INIT_ENUM                   DISABLED
#define EMC_DBG_0_SUPPRESS_READ_CMD_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_DBG_0_SUPPRESS_READ_CMD_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_DBG_0_SUPPRESS_WRITE_CMD_SHIFT                      _MK_SHIFT_CONST(13)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_FIELD                      _MK_FIELD_CONST(0x1, EMC_DBG_0_SUPPRESS_WRITE_CMD_SHIFT)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_RANGE                      13:13
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_WOFFSET                    0x0
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_INIT_ENUM                  DISABLED
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_DBG_0_SUPPRESS_WRITE_CMD_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_DBG_0_CFG_PRIORITY_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_DBG_0_CFG_PRIORITY_FIELD                    _MK_FIELD_CONST(0x1, EMC_DBG_0_CFG_PRIORITY_SHIFT)
#define EMC_DBG_0_CFG_PRIORITY_RANGE                    24:24
#define EMC_DBG_0_CFG_PRIORITY_WOFFSET                  0x0
#define EMC_DBG_0_CFG_PRIORITY_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_CFG_PRIORITY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_CFG_PRIORITY_SW_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_DBG_0_CFG_PRIORITY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_CFG_PRIORITY_INIT_ENUM                        ENABLED
#define EMC_DBG_0_CFG_PRIORITY_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_DBG_0_CFG_PRIORITY_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_SHIFT                 _MK_SHIFT_CONST(25)
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_FIELD                 _MK_FIELD_CONST(0x1, EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_SHIFT)
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_RANGE                 25:25
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_WOFFSET                       0x0
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_INIT_ENUM                     DISABLED
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_DBG_0_AUTOCAL_ALLOW_WRITE_MUX_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_DBG_0_CFG_SWAP_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_DBG_0_CFG_SWAP_FIELD                        _MK_FIELD_CONST(0x3, EMC_DBG_0_CFG_SWAP_SHIFT)
#define EMC_DBG_0_CFG_SWAP_RANGE                        27:26
#define EMC_DBG_0_CFG_SWAP_WOFFSET                      0x0
#define EMC_DBG_0_CFG_SWAP_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DBG_0_CFG_SWAP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_DBG_0_CFG_SWAP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DBG_0_CFG_SWAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_DBG_0_CFG_SWAP_INIT_ENUM                    ACTIVE_ONLY
#define EMC_DBG_0_CFG_SWAP_ACTIVE_ONLY                  _MK_ENUM_CONST(0)
#define EMC_DBG_0_CFG_SWAP_SWAP                 _MK_ENUM_CONST(1)
#define EMC_DBG_0_CFG_SWAP_ASSEMBLY_ONLY                        _MK_ENUM_CONST(2)

#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_SHIFT                    _MK_SHIFT_CONST(28)
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_FIELD                    _MK_FIELD_CONST(0x1, EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_SHIFT)
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_RANGE                    28:28
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_WOFFSET                  0x0
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_INIT_ENUM                        DISABLED
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_DBG_0_ALLOW_EMC1_PMACRO_CFG_ACCESS_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_SHIFT                      _MK_SHIFT_CONST(29)
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_FIELD                      _MK_FIELD_CONST(0x1, EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_SHIFT)
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_RANGE                      29:29
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_WOFFSET                    0x0
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_INIT_ENUM                  DISABLED
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_DBG_0_ALLOW_HOSTIF_DURING_CCFIFO_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_DBG_0_WRITE_ACTIVE_ONLY_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_FIELD                       _MK_FIELD_CONST(0x1, EMC_DBG_0_WRITE_ACTIVE_ONLY_SHIFT)
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_RANGE                       30:30
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_WOFFSET                     0x0
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_INIT_ENUM                   DISABLED
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_DBG_0_WRITE_ACTIVE_ONLY_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_SHIFT                     _MK_SHIFT_CONST(31)
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_FIELD                     _MK_FIELD_CONST(0x1, EMC_DBG_0_AUTOCAL_IGNORE_SWAP_SHIFT)
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_RANGE                     31:31
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_WOFFSET                   0x0
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_INIT_ENUM                 DISABLED
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_DBG_0_AUTOCAL_IGNORE_SWAP_ENABLED                   _MK_ENUM_CONST(1)


// Register EMC_CONFIG_SAMPLE_DELAY_0
#define EMC_CONFIG_SAMPLE_DELAY_0                       _MK_ADDR_CONST(0x5f0)
#define EMC_CONFIG_SAMPLE_DELAY_0_SECURE                        0x0
#define EMC_CONFIG_SAMPLE_DELAY_0_SCR                   0
#define EMC_CONFIG_SAMPLE_DELAY_0_WORD_COUNT                    0x1
#define EMC_CONFIG_SAMPLE_DELAY_0_RESET_VAL                     _MK_MASK_CONST(0x20)
#define EMC_CONFIG_SAMPLE_DELAY_0_RESET_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_CONFIG_SAMPLE_DELAY_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CONFIG_SAMPLE_DELAY_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_CONFIG_SAMPLE_DELAY_0_READ_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CONFIG_SAMPLE_DELAY_0_WRITE_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_SHIFT)
#define EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_RANGE                     6:0
#define EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_WOFFSET                   0x0
#define EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_DEFAULT                   _MK_MASK_CONST(0x20)
#define EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_CFG_UPDATE_0
#define EMC_CFG_UPDATE_0                        _MK_ADDR_CONST(0x5f4)
#define EMC_CFG_UPDATE_0_SECURE                         0x0
#define EMC_CFG_UPDATE_0_SCR                    0
#define EMC_CFG_UPDATE_0_WORD_COUNT                     0x1
#define EMC_CFG_UPDATE_0_RESET_VAL                      _MK_MASK_CONST(0x70000501)
#define EMC_CFG_UPDATE_0_RESET_MASK                     _MK_MASK_CONST(0xf0000707)
#define EMC_CFG_UPDATE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_READ_MASK                      _MK_MASK_CONST(0xf0000707)
#define EMC_CFG_UPDATE_0_WRITE_MASK                     _MK_MASK_CONST(0xf0000707)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_SHIFT)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_RANGE                     0:0
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_WOFFSET                   0x0
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_INIT_ENUM                 ENABLED
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_CLKCHANGE_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_FIELD                        _MK_FIELD_CONST(0x3, EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_SHIFT)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_RANGE                        2:1
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_WOFFSET                      0x0
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_INIT_ENUM                    NEVER
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_NEVER                        _MK_ENUM_CONST(0)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_WRITTEN                      _MK_ENUM_CONST(1)
#define EMC_CFG_UPDATE_0_UPDATE_AUTO_CAL_IN_UPDATE_ALWAYS                       _MK_ENUM_CONST(2)

#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_FIELD                  _MK_FIELD_CONST(0x1, EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_SHIFT)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_RANGE                  8:8
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_WOFFSET                        0x0
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_INIT_ENUM                      ENABLED
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_CLKCHANGE_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_SHIFT                     _MK_SHIFT_CONST(9)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_FIELD                     _MK_FIELD_CONST(0x3, EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_SHIFT)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_RANGE                     10:9
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_WOFFSET                   0x0
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_DEFAULT                   _MK_MASK_CONST(0x2)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_INIT_ENUM                 ALWAYS
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_NEVER                     _MK_ENUM_CONST(0)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_WRITTEN                   _MK_ENUM_CONST(1)
#define EMC_CFG_UPDATE_0_UPDATE_DLL_IN_UPDATE_ALWAYS                    _MK_ENUM_CONST(2)

#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_SHIFT)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_RANGE                     28:28
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_WOFFSET                   0x0
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_INIT_ENUM                 ENABLED
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(29)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_SHIFT)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_RANGE                     29:29
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_WOFFSET                   0x0
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_INIT_ENUM                 ENABLED
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_UPDATE_0_LINKED_TIMING_UPDATE_TIMEOUT_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_SHIFT                        _MK_SHIFT_CONST(30)
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_SHIFT)
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_RANGE                        30:30
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_WOFFSET                      0x0
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_INIT_ENUM                    ENABLED
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_CFG_UPDATE_0_STALL_WRITES_DURING_TIMING_UPDATE_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_SHIFT)
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_RANGE                 31:31
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_WOFFSET                       0x0
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_INIT_ENUM                     DISABLED
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CFG_UPDATE_0_STALL_READS_DURING_TIMING_UPDATE_ENABLED                       _MK_ENUM_CONST(1)


// Register EMC_CRITICAL_INTMASK_0
#define EMC_CRITICAL_INTMASK_0                  _MK_ADDR_CONST(0x510)
#define EMC_CRITICAL_INTMASK_0_SECURE                   0x0
#define EMC_CRITICAL_INTMASK_0_SCR                      0
#define EMC_CRITICAL_INTMASK_0_WORD_COUNT                       0x1
#define EMC_CRITICAL_INTMASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_RESET_MASK                       _MK_MASK_CONST(0xff8)
#define EMC_CRITICAL_INTMASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff8)
#define EMC_CRITICAL_INTMASK_0_READ_MASK                        _MK_MASK_CONST(0xff8)
#define EMC_CRITICAL_INTMASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff8)
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_RANGE                  3:3
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_WOFFSET                        0x0
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_INIT_ENUM                      MASKED
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_REFRESH_OVERFLOW_CRITICAL_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_FIELD                        _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_RANGE                        4:4
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_WOFFSET                      0x0
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_INIT_ENUM                    MASKED
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_MASKED                       _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_CRITICAL_INTMASK_UNMASKED                     _MK_ENUM_CONST(1)

#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_SHIFT                 _MK_SHIFT_CONST(5)
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_FIELD                 _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_RANGE                 5:5
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_WOFFSET                       0x0
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_INIT_ENUM                     MASKED
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_MASKED                        _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_MRR_DIVLD_CRITICAL_INTMASK_UNMASKED                      _MK_ENUM_CONST(1)

#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_SHIFT                      _MK_SHIFT_CONST(6)
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_FIELD                      _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_RANGE                      6:6
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_WOFFSET                    0x0
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_INIT_ENUM                  MASKED
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_MASKED                     _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_CRITICAL_INTMASK_UNMASKED                   _MK_ENUM_CONST(1)

#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_SHIFT                 _MK_SHIFT_CONST(7)
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_FIELD                 _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_RANGE                 7:7
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_WOFFSET                       0x0
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_INIT_ENUM                     MASKED
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_MASKED                        _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_DLL_ALARM_CRITICAL_INTMASK_UNMASKED                      _MK_ENUM_CONST(1)

#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_RANGE                   8:8
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_WOFFSET                 0x0
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_INIT_ENUM                       MASKED
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_CCFIFO_OVERFLOW_CRITICAL_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_SHIFT                  _MK_SHIFT_CONST(9)
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_RANGE                  9:9
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_WOFFSET                        0x0
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_INIT_ENUM                      MASKED
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_CRITICAL_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_SHIFT                    _MK_SHIFT_CONST(10)
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_RANGE                    10:10
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_WOFFSET                  0x0
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_INIT_ENUM                        MASKED
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_ECC_UNCORR_ERR_CRITICAL_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)

#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_SHIFT                   _MK_SHIFT_CONST(11)
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_SHIFT)
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_RANGE                   11:11
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_WOFFSET                 0x0
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_INIT_ENUM                       MASKED
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define EMC_CRITICAL_INTMASK_0_TWEAK_UNDERFLOW_CRITICAL_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)


// Register EMC_NONCRITICAL_INTMASK_0
#define EMC_NONCRITICAL_INTMASK_0                       _MK_ADDR_CONST(0x514)
#define EMC_NONCRITICAL_INTMASK_0_SECURE                        0x0
#define EMC_NONCRITICAL_INTMASK_0_SCR                   0
#define EMC_NONCRITICAL_INTMASK_0_WORD_COUNT                    0x1
#define EMC_NONCRITICAL_INTMASK_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_RESET_MASK                    _MK_MASK_CONST(0x3ff8)
#define EMC_NONCRITICAL_INTMASK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff8)
#define EMC_NONCRITICAL_INTMASK_0_READ_MASK                     _MK_MASK_CONST(0x3ff8)
#define EMC_NONCRITICAL_INTMASK_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff8)
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_SHIFT                    _MK_SHIFT_CONST(3)
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_RANGE                    3:3
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_WOFFSET                  0x0
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_INIT_ENUM                        MASKED
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_REFRESH_OVERFLOW_NONCRITICAL_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_FIELD                  _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_RANGE                  4:4
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_WOFFSET                        0x0
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_INIT_ENUM                      MASKED
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_MASKED                 _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_CLKCHANGE_COMPLETE_NONCRITICAL_INTMASK_UNMASKED                       _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_RANGE                   5:5
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_WOFFSET                 0x0
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_INIT_ENUM                       MASKED
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_MRR_DIVLD_NONCRITICAL_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_SHIFT                        _MK_SHIFT_CONST(6)
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_FIELD                        _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_RANGE                        6:6
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_WOFFSET                      0x0
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_INIT_ENUM                    MASKED
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_MASKED                       _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_ACCESS_TO_SR_DPD_DEV_NONCRITICAL_INTMASK_UNMASKED                     _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_SHIFT                   _MK_SHIFT_CONST(7)
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_RANGE                   7:7
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_WOFFSET                 0x0
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_INIT_ENUM                       MASKED
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_MASKED                  _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_DLL_ALARM_NONCRITICAL_INTMASK_UNMASKED                        _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_RANGE                     8:8
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_WOFFSET                   0x0
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_INIT_ENUM                 MASKED
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_CCFIFO_OVERFLOW_NONCRITICAL_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_SHIFT                    _MK_SHIFT_CONST(9)
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_FIELD                    _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_RANGE                    9:9
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_WOFFSET                  0x0
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_INIT_ENUM                        MASKED
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_MASKED                   _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_DLL_LOCK_TIMEOUT_NONCRITICAL_INTMASK_UNMASKED                 _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_SHIFT                      _MK_SHIFT_CONST(10)
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_FIELD                      _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_RANGE                      10:10
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_WOFFSET                    0x0
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_INIT_ENUM                  MASKED
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_MASKED                     _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_UNCORR_ERR_NONCRITICAL_INTMASK_UNMASKED                   _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_SHIFT                        _MK_SHIFT_CONST(11)
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_FIELD                        _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_RANGE                        11:11
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_WOFFSET                      0x0
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_INIT_ENUM                    MASKED
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_MASKED                       _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_CORR_ERR_NONCRITICAL_INTMASK_UNMASKED                     _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_RANGE                     12:12
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_WOFFSET                   0x0
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_INIT_ENUM                 MASKED
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_ECC_ERR_BUF_OVF_NONCRITICAL_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)

#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_SHIFT                     _MK_SHIFT_CONST(13)
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_SHIFT)
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_RANGE                     13:13
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_WOFFSET                   0x0
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_INIT_ENUM                 MASKED
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_MASKED                    _MK_ENUM_CONST(0)
#define EMC_NONCRITICAL_INTMASK_0_TWEAK_UNDERFLOW_NONCRITICAL_INTMASK_UNMASKED                  _MK_ENUM_CONST(1)


// Register EMC_CFG_0
#define EMC_CFG_0                       _MK_ADDR_CONST(0xc)
#define EMC_CFG_0_SECURE                        0x0
#define EMC_CFG_0_SCR                   0
#define EMC_CFG_0_WORD_COUNT                    0x1
#define EMC_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x3c00000)
#define EMC_CFG_0_RESET_MASK                    _MK_MASK_CONST(0xf7ef01ce)
#define EMC_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_READ_MASK                     _MK_MASK_CONST(0xf7ef01ce)
#define EMC_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0xf7ef01ce)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_SHIFT                  _MK_SHIFT_CONST(1)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_FIELD                  _MK_FIELD_CONST(0x1, EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_SHIFT)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_RANGE                  1:1
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_WOFFSET                        0x0
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_ADDRPIPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_SHIFT)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_RANGE                 2:2
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_WOFFSET                       0x0
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_SHIFT)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_RANGE                 3:3
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_WOFFSET                       0x0
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2PMACRO_CFG_BYPASS_DATAPIPE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_CFG_0_INVERT_DQM_SHIFT                      _MK_SHIFT_CONST(6)
#define EMC_CFG_0_INVERT_DQM_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_0_INVERT_DQM_SHIFT)
#define EMC_CFG_0_INVERT_DQM_RANGE                      6:6
#define EMC_CFG_0_INVERT_DQM_WOFFSET                    0x0
#define EMC_CFG_0_INVERT_DQM_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_INVERT_DQM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_0_INVERT_DQM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_0_INVERT_DQM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_SHIFT                       _MK_SHIFT_CONST(7)
#define EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_SHIFT)
#define EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_RANGE                       7:7
#define EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_WOFFSET                     0x0
#define EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_WAIT_FOR_ISP2_READY_B4_CC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_SHIFT)
#define EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_RANGE                        8:8
#define EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_WOFFSET                      0x0
#define EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_0_WAIT_FOR_VI2_READY_B4_CC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_0_EMC2MC_CLK_RATIO_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_FIELD                        _MK_FIELD_CONST(0x3, EMC_CFG_0_EMC2MC_CLK_RATIO_SHIFT)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_RANGE                        17:16
#define EMC_CFG_0_EMC2MC_CLK_RATIO_WOFFSET                      0x0
#define EMC_CFG_0_EMC2MC_CLK_RATIO_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_INIT_ENUM                    TWOX
#define EMC_CFG_0_EMC2MC_CLK_RATIO_TWOX                 _MK_ENUM_CONST(0)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_ONEX                 _MK_ENUM_CONST(1)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_FOURX                        _MK_ENUM_CONST(2)
#define EMC_CFG_0_EMC2MC_CLK_RATIO_RESERVED                     _MK_ENUM_CONST(3)

#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_SHIFT                       _MK_SHIFT_CONST(18)
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_0_DSR_VTTGEN_DRV_EN_SHIFT)
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_RANGE                       18:18
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_WOFFSET                     0x0
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_INIT_ENUM                   DISABLED
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CFG_0_DSR_VTTGEN_DRV_EN_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_FIELD                  _MK_FIELD_CONST(0x1, EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_SHIFT)
#define EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_RANGE                  19:19
#define EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_WOFFSET                        0x0
#define EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_0_WAIT_FOR_NVDISPLAY_READY_B4_CC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CFG_0_PERIODIC_QRST_SHIFT                   _MK_SHIFT_CONST(21)
#define EMC_CFG_0_PERIODIC_QRST_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_0_PERIODIC_QRST_SHIFT)
#define EMC_CFG_0_PERIODIC_QRST_RANGE                   21:21
#define EMC_CFG_0_PERIODIC_QRST_WOFFSET                 0x0
#define EMC_CFG_0_PERIODIC_QRST_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_0_PERIODIC_QRST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_0_PERIODIC_QRST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_0_PERIODIC_QRST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CFG_0_PERIODIC_QRST_INIT_ENUM                       DISABLED
#define EMC_CFG_0_PERIODIC_QRST_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_CFG_0_PERIODIC_QRST_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_CFG_0_MAN_PRE_RD_SHIFT                      _MK_SHIFT_CONST(22)
#define EMC_CFG_0_MAN_PRE_RD_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_0_MAN_PRE_RD_SHIFT)
#define EMC_CFG_0_MAN_PRE_RD_RANGE                      22:22
#define EMC_CFG_0_MAN_PRE_RD_WOFFSET                    0x0
#define EMC_CFG_0_MAN_PRE_RD_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_RD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_RD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_0_MAN_PRE_RD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_MAN_PRE_RD_INIT_ENUM                  ENABLED
#define EMC_CFG_0_MAN_PRE_RD_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CFG_0_MAN_PRE_RD_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CFG_0_MAN_PRE_WR_SHIFT                      _MK_SHIFT_CONST(23)
#define EMC_CFG_0_MAN_PRE_WR_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_0_MAN_PRE_WR_SHIFT)
#define EMC_CFG_0_MAN_PRE_WR_RANGE                      23:23
#define EMC_CFG_0_MAN_PRE_WR_WOFFSET                    0x0
#define EMC_CFG_0_MAN_PRE_WR_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_WR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_0_MAN_PRE_WR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_0_MAN_PRE_WR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_MAN_PRE_WR_INIT_ENUM                  ENABLED
#define EMC_CFG_0_MAN_PRE_WR_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CFG_0_MAN_PRE_WR_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CFG_0_AUTO_PRE_RD_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CFG_0_AUTO_PRE_RD_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_0_AUTO_PRE_RD_SHIFT)
#define EMC_CFG_0_AUTO_PRE_RD_RANGE                     24:24
#define EMC_CFG_0_AUTO_PRE_RD_WOFFSET                   0x0
#define EMC_CFG_0_AUTO_PRE_RD_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_RD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_RD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_0_AUTO_PRE_RD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CFG_0_AUTO_PRE_RD_INIT_ENUM                 ENABLED
#define EMC_CFG_0_AUTO_PRE_RD_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_0_AUTO_PRE_RD_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_0_AUTO_PRE_WR_SHIFT                     _MK_SHIFT_CONST(25)
#define EMC_CFG_0_AUTO_PRE_WR_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_0_AUTO_PRE_WR_SHIFT)
#define EMC_CFG_0_AUTO_PRE_WR_RANGE                     25:25
#define EMC_CFG_0_AUTO_PRE_WR_WOFFSET                   0x0
#define EMC_CFG_0_AUTO_PRE_WR_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_WR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_0_AUTO_PRE_WR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_0_AUTO_PRE_WR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CFG_0_AUTO_PRE_WR_INIT_ENUM                 ENABLED
#define EMC_CFG_0_AUTO_PRE_WR_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_0_AUTO_PRE_WR_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_0_REQACT_ASYNC_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_CFG_0_REQACT_ASYNC_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_0_REQACT_ASYNC_SHIFT)
#define EMC_CFG_0_REQACT_ASYNC_RANGE                    26:26
#define EMC_CFG_0_REQACT_ASYNC_WOFFSET                  0x0
#define EMC_CFG_0_REQACT_ASYNC_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_REQACT_ASYNC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_0_REQACT_ASYNC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_REQACT_ASYNC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_REQACT_ASYNC_INIT_ENUM                        DISABLED
#define EMC_CFG_0_REQACT_ASYNC_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_CFG_0_REQACT_ASYNC_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_CFG_0_DYN_SELF_REF_SHIFT                    _MK_SHIFT_CONST(28)
#define EMC_CFG_0_DYN_SELF_REF_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_0_DYN_SELF_REF_SHIFT)
#define EMC_CFG_0_DYN_SELF_REF_RANGE                    28:28
#define EMC_CFG_0_DYN_SELF_REF_WOFFSET                  0x0
#define EMC_CFG_0_DYN_SELF_REF_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DYN_SELF_REF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DYN_SELF_REF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DYN_SELF_REF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DYN_SELF_REF_INIT_ENUM                        DISABLED
#define EMC_CFG_0_DYN_SELF_REF_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_CFG_0_DYN_SELF_REF_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_CFG_0_DRAM_ACPD_SHIFT                       _MK_SHIFT_CONST(29)
#define EMC_CFG_0_DRAM_ACPD_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_0_DRAM_ACPD_SHIFT)
#define EMC_CFG_0_DRAM_ACPD_RANGE                       29:29
#define EMC_CFG_0_DRAM_ACPD_WOFFSET                     0x0
#define EMC_CFG_0_DRAM_ACPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_ACPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_ACPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_ACPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_ACPD_INIT_ENUM                   NO_POWERDOWN
#define EMC_CFG_0_DRAM_ACPD_NO_POWERDOWN                        _MK_ENUM_CONST(0)
#define EMC_CFG_0_DRAM_ACPD_ACTIVE_POWERDOWN                    _MK_ENUM_CONST(1)

#define EMC_CFG_0_DRAM_CLKSTOP_SR_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_0_DRAM_CLKSTOP_SR_SHIFT)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_RANGE                 30:30
#define EMC_CFG_0_DRAM_CLKSTOP_SR_WOFFSET                       0x0
#define EMC_CFG_0_DRAM_CLKSTOP_SR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_INIT_ENUM                     DISABLED
#define EMC_CFG_0_DRAM_CLKSTOP_SR_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CFG_0_DRAM_CLKSTOP_SR_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_CFG_0_DRAM_CLKSTOP_PD_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_0_DRAM_CLKSTOP_PD_SHIFT)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_RANGE                 31:31
#define EMC_CFG_0_DRAM_CLKSTOP_PD_WOFFSET                       0x0
#define EMC_CFG_0_DRAM_CLKSTOP_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_INIT_ENUM                     DISABLED
#define EMC_CFG_0_DRAM_CLKSTOP_PD_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CFG_0_DRAM_CLKSTOP_PD_ENABLED                       _MK_ENUM_CONST(1)


// Register EMC_ADR_CFG_0
#define EMC_ADR_CFG_0                   _MK_ADDR_CONST(0x10)
#define EMC_ADR_CFG_0_SECURE                    0x0
#define EMC_ADR_CFG_0_SCR                       0
#define EMC_ADR_CFG_0_WORD_COUNT                        0x1
#define EMC_ADR_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_FIELD                 _MK_FIELD_CONST(0x1, EMC_ADR_CFG_0_EMEM_NUMDEV_SHIFT)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_RANGE                 0:0
#define EMC_ADR_CFG_0_EMEM_NUMDEV_WOFFSET                       0x0
#define EMC_ADR_CFG_0_EMEM_NUMDEV_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_INIT_ENUM                     N2
#define EMC_ADR_CFG_0_EMEM_NUMDEV_N1                    _MK_ENUM_CONST(0)
#define EMC_ADR_CFG_0_EMEM_NUMDEV_N2                    _MK_ENUM_CONST(1)


// Reserved address 20 [0x14]

// Reserved address 24 [0x18]

// Reserved address 28 [0x1c]

// Register EMC_REFCTRL_0
#define EMC_REFCTRL_0                   _MK_ADDR_CONST(0x20)
#define EMC_REFCTRL_0_SECURE                    0x0
#define EMC_REFCTRL_0_SCR                       0
#define EMC_REFCTRL_0_WORD_COUNT                        0x1
#define EMC_REFCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_RESET_MASK                        _MK_MASK_CONST(0x80000003)
#define EMC_REFCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_READ_MASK                         _MK_MASK_CONST(0x80000003)
#define EMC_REFCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x80000003)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_FIELD                      _MK_FIELD_CONST(0x3, EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_SHIFT)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_RANGE                      1:0
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_WOFFSET                    0x0
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_DEVICE_REFRESH_DISABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_REFCTRL_0_REF_VALID_SHIFT                   _MK_SHIFT_CONST(31)
#define EMC_REFCTRL_0_REF_VALID_FIELD                   _MK_FIELD_CONST(0x1, EMC_REFCTRL_0_REF_VALID_SHIFT)
#define EMC_REFCTRL_0_REF_VALID_RANGE                   31:31
#define EMC_REFCTRL_0_REF_VALID_WOFFSET                 0x0
#define EMC_REFCTRL_0_REF_VALID_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_REF_VALID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_REFCTRL_0_REF_VALID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_REF_VALID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_REFCTRL_0_REF_VALID_INIT_ENUM                       DISABLED
#define EMC_REFCTRL_0_REF_VALID_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_REFCTRL_0_REF_VALID_ENABLED                 _MK_ENUM_CONST(1)


// Register EMC_PIN_0
#define EMC_PIN_0                       _MK_ADDR_CONST(0x24)
#define EMC_PIN_0_SECURE                        0x0
#define EMC_PIN_0_SCR                   0
#define EMC_PIN_0_WORD_COUNT                    0x1
#define EMC_PIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PIN_0_RESET_MASK                    _MK_MASK_CONST(0x33117)
#define EMC_PIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x33117)
#define EMC_PIN_0_READ_MASK                     _MK_MASK_CONST(0x33117)
#define EMC_PIN_0_WRITE_MASK                    _MK_MASK_CONST(0x33117)
#define EMC_PIN_0_PIN_CKE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PIN_0_PIN_CKE_FIELD                 _MK_FIELD_CONST(0x1, EMC_PIN_0_PIN_CKE_SHIFT)
#define EMC_PIN_0_PIN_CKE_RANGE                 0:0
#define EMC_PIN_0_PIN_CKE_WOFFSET                       0x0
#define EMC_PIN_0_PIN_CKE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_CKE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_CKE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_CKE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_CKE_INIT_ENUM                     POWERDOWN
#define EMC_PIN_0_PIN_CKE_POWERDOWN                     _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_CKE_NORMAL                        _MK_ENUM_CONST(1)

#define EMC_PIN_0_PIN_CKEB_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_PIN_0_PIN_CKEB_FIELD                        _MK_FIELD_CONST(0x1, EMC_PIN_0_PIN_CKEB_SHIFT)
#define EMC_PIN_0_PIN_CKEB_RANGE                        1:1
#define EMC_PIN_0_PIN_CKEB_WOFFSET                      0x0
#define EMC_PIN_0_PIN_CKEB_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_CKEB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_CKEB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_CKEB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_CKEB_INIT_ENUM                    POWERDOWN
#define EMC_PIN_0_PIN_CKEB_POWERDOWN                    _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_CKEB_NORMAL                       _MK_ENUM_CONST(1)

#define EMC_PIN_0_PIN_CKE_PER_DEV_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_PIN_0_PIN_CKE_PER_DEV_FIELD                 _MK_FIELD_CONST(0x1, EMC_PIN_0_PIN_CKE_PER_DEV_SHIFT)
#define EMC_PIN_0_PIN_CKE_PER_DEV_RANGE                 2:2
#define EMC_PIN_0_PIN_CKE_PER_DEV_WOFFSET                       0x0
#define EMC_PIN_0_PIN_CKE_PER_DEV_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_CKE_PER_DEV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_CKE_PER_DEV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_CKE_PER_DEV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_CKE_PER_DEV_INIT_ENUM                     DISABLED
#define EMC_PIN_0_PIN_CKE_PER_DEV_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_CKE_PER_DEV_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_PIN_0_PIN_DQM_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PIN_0_PIN_DQM_FIELD                 _MK_FIELD_CONST(0x1, EMC_PIN_0_PIN_DQM_SHIFT)
#define EMC_PIN_0_PIN_DQM_RANGE                 4:4
#define EMC_PIN_0_PIN_DQM_WOFFSET                       0x0
#define EMC_PIN_0_PIN_DQM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_DQM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_DQM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_DQM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_DQM_INIT_ENUM                     NORMAL
#define EMC_PIN_0_PIN_DQM_NORMAL                        _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_DQM_INACTIVE                      _MK_ENUM_CONST(1)

#define EMC_PIN_0_PIN_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PIN_0_PIN_RESET_FIELD                       _MK_FIELD_CONST(0x1, EMC_PIN_0_PIN_RESET_SHIFT)
#define EMC_PIN_0_PIN_RESET_RANGE                       8:8
#define EMC_PIN_0_PIN_RESET_WOFFSET                     0x0
#define EMC_PIN_0_PIN_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PIN_0_PIN_RESET_INIT_ENUM                   ACTIVE
#define EMC_PIN_0_PIN_RESET_ACTIVE                      _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_RESET_INACTIVE                    _MK_ENUM_CONST(1)

#define EMC_PIN_0_PIN_GPIO_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_PIN_0_PIN_GPIO_FIELD                        _MK_FIELD_CONST(0x3, EMC_PIN_0_PIN_GPIO_SHIFT)
#define EMC_PIN_0_PIN_GPIO_RANGE                        13:12
#define EMC_PIN_0_PIN_GPIO_WOFFSET                      0x0
#define EMC_PIN_0_PIN_GPIO_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_GPIO_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_PIN_0_PIN_GPIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_GPIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PIN_0_PIN_GPIO_INIT_ENUM                    INACTIVE
#define EMC_PIN_0_PIN_GPIO_INACTIVE                     _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_GPIO_ACTIVE                       _MK_ENUM_CONST(1)

#define EMC_PIN_0_PIN_GPIO_EN_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PIN_0_PIN_GPIO_EN_FIELD                     _MK_FIELD_CONST(0x3, EMC_PIN_0_PIN_GPIO_EN_SHIFT)
#define EMC_PIN_0_PIN_GPIO_EN_RANGE                     17:16
#define EMC_PIN_0_PIN_GPIO_EN_WOFFSET                   0x0
#define EMC_PIN_0_PIN_GPIO_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_GPIO_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PIN_0_PIN_GPIO_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PIN_0_PIN_GPIO_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_PIN_0_PIN_GPIO_EN_INIT_ENUM                 DISABLED
#define EMC_PIN_0_PIN_GPIO_EN_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_PIN_0_PIN_GPIO_EN_ENABLED                   _MK_ENUM_CONST(1)


// Register EMC_TIMING_CONTROL_0
#define EMC_TIMING_CONTROL_0                    _MK_ADDR_CONST(0x28)
#define EMC_TIMING_CONTROL_0_SECURE                     0x0
#define EMC_TIMING_CONTROL_0_SCR                        0
#define EMC_TIMING_CONTROL_0_WORD_COUNT                         0x1
#define EMC_TIMING_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define EMC_TIMING_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_FIELD                        _MK_FIELD_CONST(0x1, EMC_TIMING_CONTROL_0_TIMING_UPDATE_SHIFT)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_RANGE                        0:0
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_WOFFSET                      0x0
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TIMING_CONTROL_0_TIMING_UPDATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_RC_0
#define EMC_RC_0                        _MK_ADDR_CONST(0x2c)
#define EMC_RC_0_SECURE                         0x0
#define EMC_RC_0_SCR                    0
#define EMC_RC_0_WORD_COUNT                     0x1
#define EMC_RC_0_RESET_VAL                      _MK_MASK_CONST(0xff)
#define EMC_RC_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define EMC_RC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_RC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_RC_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_RC_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define EMC_RC_0_RC_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_RC_0_RC_FIELD                       _MK_FIELD_CONST(0xff, EMC_RC_0_RC_SHIFT)
#define EMC_RC_0_RC_RANGE                       7:0
#define EMC_RC_0_RC_WOFFSET                     0x0
#define EMC_RC_0_RC_DEFAULT                     _MK_MASK_CONST(0xff)
#define EMC_RC_0_RC_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define EMC_RC_0_RC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_RC_0_RC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_RFC_0
#define EMC_RFC_0                       _MK_ADDR_CONST(0x30)
#define EMC_RFC_0_SECURE                        0x0
#define EMC_RFC_0_SCR                   0
#define EMC_RFC_0_WORD_COUNT                    0x1
#define EMC_RFC_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define EMC_RFC_0_RESET_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_RFC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_RFC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_RFC_0_READ_MASK                     _MK_MASK_CONST(0x3ff)
#define EMC_RFC_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_RFC_0_RFC_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RFC_0_RFC_FIELD                     _MK_FIELD_CONST(0x3ff, EMC_RFC_0_RFC_SHIFT)
#define EMC_RFC_0_RFC_RANGE                     9:0
#define EMC_RFC_0_RFC_WOFFSET                   0x0
#define EMC_RFC_0_RFC_DEFAULT                   _MK_MASK_CONST(0x3f)
#define EMC_RFC_0_RFC_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_RFC_0_RFC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_RFC_0_RFC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_RFCPB_0
#define EMC_RFCPB_0                     _MK_ADDR_CONST(0x590)
#define EMC_RFCPB_0_SECURE                      0x0
#define EMC_RFCPB_0_SCR                         0
#define EMC_RFCPB_0_WORD_COUNT                  0x1
#define EMC_RFCPB_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define EMC_RFCPB_0_RESET_MASK                  _MK_MASK_CONST(0x1ff)
#define EMC_RFCPB_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_RFCPB_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_RFCPB_0_READ_MASK                   _MK_MASK_CONST(0x1ff)
#define EMC_RFCPB_0_WRITE_MASK                  _MK_MASK_CONST(0x1ff)
#define EMC_RFCPB_0_RFCPB_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_RFCPB_0_RFCPB_FIELD                 _MK_FIELD_CONST(0x1ff, EMC_RFCPB_0_RFCPB_SHIFT)
#define EMC_RFCPB_0_RFCPB_RANGE                 8:0
#define EMC_RFCPB_0_RFCPB_WOFFSET                       0x0
#define EMC_RFCPB_0_RFCPB_DEFAULT                       _MK_MASK_CONST(0x3f)
#define EMC_RFCPB_0_RFCPB_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define EMC_RFCPB_0_RFCPB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_RFCPB_0_RFCPB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_RAS_0
#define EMC_RAS_0                       _MK_ADDR_CONST(0x34)
#define EMC_RAS_0_SECURE                        0x0
#define EMC_RAS_0_SCR                   0
#define EMC_RAS_0_WORD_COUNT                    0x1
#define EMC_RAS_0_RESET_VAL                     _MK_MASK_CONST(0x7f)
#define EMC_RAS_0_RESET_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_RAS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_RAS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_RAS_0_READ_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_RAS_0_WRITE_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_RAS_0_RAS_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RAS_0_RAS_FIELD                     _MK_FIELD_CONST(0x7f, EMC_RAS_0_RAS_SHIFT)
#define EMC_RAS_0_RAS_RANGE                     6:0
#define EMC_RAS_0_RAS_WOFFSET                   0x0
#define EMC_RAS_0_RAS_DEFAULT                   _MK_MASK_CONST(0x7f)
#define EMC_RAS_0_RAS_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_RAS_0_RAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_RAS_0_RAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_RP_0
#define EMC_RP_0                        _MK_ADDR_CONST(0x38)
#define EMC_RP_0_SECURE                         0x0
#define EMC_RP_0_SCR                    0
#define EMC_RP_0_WORD_COUNT                     0x1
#define EMC_RP_0_RESET_VAL                      _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_RP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_RP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_RP_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_RP_0_WRITE_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RP_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_RP_0_RP_FIELD                       _MK_FIELD_CONST(0x3f, EMC_RP_0_RP_SHIFT)
#define EMC_RP_0_RP_RANGE                       5:0
#define EMC_RP_0_RP_WOFFSET                     0x0
#define EMC_RP_0_RP_DEFAULT                     _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RP_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_RP_0_RP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_RP_0_RP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_R2W_0
#define EMC_R2W_0                       _MK_ADDR_CONST(0x3c)
#define EMC_R2W_0_SECURE                        0x0
#define EMC_R2W_0_SCR                   0
#define EMC_R2W_0_WORD_COUNT                    0x1
#define EMC_R2W_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define EMC_R2W_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_R2W_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_R2W_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_R2W_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_R2W_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_R2W_0_R2W_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_R2W_0_R2W_FIELD                     _MK_FIELD_CONST(0x3f, EMC_R2W_0_R2W_SHIFT)
#define EMC_R2W_0_R2W_RANGE                     5:0
#define EMC_R2W_0_R2W_WOFFSET                   0x0
#define EMC_R2W_0_R2W_DEFAULT                   _MK_MASK_CONST(0x3f)
#define EMC_R2W_0_R2W_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_R2W_0_R2W_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_R2W_0_R2W_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_W2R_0
#define EMC_W2R_0                       _MK_ADDR_CONST(0x40)
#define EMC_W2R_0_SECURE                        0x0
#define EMC_W2R_0_SCR                   0
#define EMC_W2R_0_WORD_COUNT                    0x1
#define EMC_W2R_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define EMC_W2R_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_W2R_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_W2R_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_W2R_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_W2R_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_W2R_0_W2R_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_W2R_0_W2R_FIELD                     _MK_FIELD_CONST(0x3f, EMC_W2R_0_W2R_SHIFT)
#define EMC_W2R_0_W2R_RANGE                     5:0
#define EMC_W2R_0_W2R_WOFFSET                   0x0
#define EMC_W2R_0_W2R_DEFAULT                   _MK_MASK_CONST(0x3f)
#define EMC_W2R_0_W2R_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_W2R_0_W2R_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_W2R_0_W2R_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_R2P_0
#define EMC_R2P_0                       _MK_ADDR_CONST(0x44)
#define EMC_R2P_0_SECURE                        0x0
#define EMC_R2P_0_SCR                   0
#define EMC_R2P_0_WORD_COUNT                    0x1
#define EMC_R2P_0_RESET_VAL                     _MK_MASK_CONST(0x3f)
#define EMC_R2P_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_R2P_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_R2P_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_R2P_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_R2P_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_R2P_0_R2P_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_R2P_0_R2P_FIELD                     _MK_FIELD_CONST(0x3f, EMC_R2P_0_R2P_SHIFT)
#define EMC_R2P_0_R2P_RANGE                     5:0
#define EMC_R2P_0_R2P_WOFFSET                   0x0
#define EMC_R2P_0_R2P_DEFAULT                   _MK_MASK_CONST(0x3f)
#define EMC_R2P_0_R2P_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_R2P_0_R2P_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_R2P_0_R2P_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_W2P_0
#define EMC_W2P_0                       _MK_ADDR_CONST(0x48)
#define EMC_W2P_0_SECURE                        0x0
#define EMC_W2P_0_SCR                   0
#define EMC_W2P_0_WORD_COUNT                    0x1
#define EMC_W2P_0_RESET_VAL                     _MK_MASK_CONST(0x7f)
#define EMC_W2P_0_RESET_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_W2P_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_W2P_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_W2P_0_READ_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_W2P_0_WRITE_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_W2P_0_W2P_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_W2P_0_W2P_FIELD                     _MK_FIELD_CONST(0x7f, EMC_W2P_0_W2P_SHIFT)
#define EMC_W2P_0_W2P_RANGE                     6:0
#define EMC_W2P_0_W2P_WOFFSET                   0x0
#define EMC_W2P_0_W2P_DEFAULT                   _MK_MASK_CONST(0x7f)
#define EMC_W2P_0_W2P_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_W2P_0_W2P_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_W2P_0_W2P_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_CCDMW_0
#define EMC_CCDMW_0                     _MK_ADDR_CONST(0x5c0)
#define EMC_CCDMW_0_SECURE                      0x0
#define EMC_CCDMW_0_SCR                         0
#define EMC_CCDMW_0_WORD_COUNT                  0x1
#define EMC_CCDMW_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define EMC_CCDMW_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CCDMW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CCDMW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CCDMW_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_CCDMW_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CCDMW_0_CCDMW_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_CCDMW_0_CCDMW_FIELD                 _MK_FIELD_CONST(0x3f, EMC_CCDMW_0_CCDMW_SHIFT)
#define EMC_CCDMW_0_CCDMW_RANGE                 5:0
#define EMC_CCDMW_0_CCDMW_WOFFSET                       0x0
#define EMC_CCDMW_0_CCDMW_DEFAULT                       _MK_MASK_CONST(0x3f)
#define EMC_CCDMW_0_CCDMW_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CCDMW_0_CCDMW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CCDMW_0_CCDMW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_RD_RCD_0
#define EMC_RD_RCD_0                    _MK_ADDR_CONST(0x4c)
#define EMC_RD_RCD_0_SECURE                     0x0
#define EMC_RD_RCD_0_SCR                        0
#define EMC_RD_RCD_0_WORD_COUNT                         0x1
#define EMC_RD_RCD_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define EMC_RD_RCD_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_RD_RCD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_RD_RCD_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_RD_RCD_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_RD_RCD_0_RD_RCD_FIELD                       _MK_FIELD_CONST(0x3f, EMC_RD_RCD_0_RD_RCD_SHIFT)
#define EMC_RD_RCD_0_RD_RCD_RANGE                       5:0
#define EMC_RD_RCD_0_RD_RCD_WOFFSET                     0x0
#define EMC_RD_RCD_0_RD_RCD_DEFAULT                     _MK_MASK_CONST(0x1f)
#define EMC_RD_RCD_0_RD_RCD_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_RD_RCD_0_RD_RCD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_RD_RCD_0_RD_RCD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_WR_RCD_0
#define EMC_WR_RCD_0                    _MK_ADDR_CONST(0x50)
#define EMC_WR_RCD_0_SECURE                     0x0
#define EMC_WR_RCD_0_SCR                        0
#define EMC_WR_RCD_0_WORD_COUNT                         0x1
#define EMC_WR_RCD_0_RESET_VAL                  _MK_MASK_CONST(0x1f)
#define EMC_WR_RCD_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_WR_RCD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_WR_RCD_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_WR_RCD_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_WR_RCD_0_WR_RCD_FIELD                       _MK_FIELD_CONST(0x3f, EMC_WR_RCD_0_WR_RCD_SHIFT)
#define EMC_WR_RCD_0_WR_RCD_RANGE                       5:0
#define EMC_WR_RCD_0_WR_RCD_WOFFSET                     0x0
#define EMC_WR_RCD_0_WR_RCD_DEFAULT                     _MK_MASK_CONST(0x1f)
#define EMC_WR_RCD_0_WR_RCD_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_WR_RCD_0_WR_RCD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_WR_RCD_0_WR_RCD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_RRD_0
#define EMC_RRD_0                       _MK_ADDR_CONST(0x54)
#define EMC_RRD_0_SECURE                        0x0
#define EMC_RRD_0_SCR                   0
#define EMC_RRD_0_WORD_COUNT                    0x1
#define EMC_RRD_0_RESET_VAL                     _MK_MASK_CONST(0x1f)
#define EMC_RRD_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_RRD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_RRD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_RRD_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_RRD_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_RRD_0_RRD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RRD_0_RRD_FIELD                     _MK_FIELD_CONST(0x1f, EMC_RRD_0_RRD_SHIFT)
#define EMC_RRD_0_RRD_RANGE                     4:0
#define EMC_RRD_0_RRD_WOFFSET                   0x0
#define EMC_RRD_0_RRD_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_RRD_0_RRD_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_RRD_0_RRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_RRD_0_RRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_REXT_0
#define EMC_REXT_0                      _MK_ADDR_CONST(0x58)
#define EMC_REXT_0_SECURE                       0x0
#define EMC_REXT_0_SCR                  0
#define EMC_REXT_0_WORD_COUNT                   0x1
#define EMC_REXT_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define EMC_REXT_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_REXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_REXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_REXT_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_REXT_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_REXT_0_REXT_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_REXT_0_REXT_FIELD                   _MK_FIELD_CONST(0x1f, EMC_REXT_0_REXT_SHIFT)
#define EMC_REXT_0_REXT_RANGE                   4:0
#define EMC_REXT_0_REXT_WOFFSET                 0x0
#define EMC_REXT_0_REXT_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_REXT_0_REXT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_REXT_0_REXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_REXT_0_REXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_WDV_0
#define EMC_WDV_0                       _MK_ADDR_CONST(0x5c)
#define EMC_WDV_0_SECURE                        0x0
#define EMC_WDV_0_SCR                   0
#define EMC_WDV_0_WORD_COUNT                    0x1
#define EMC_WDV_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_WDV_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_WDV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_WDV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_WDV_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_WDV_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_WDV_0_WDV_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_WDV_0_WDV_FIELD                     _MK_FIELD_CONST(0x3f, EMC_WDV_0_WDV_SHIFT)
#define EMC_WDV_0_WDV_RANGE                     5:0
#define EMC_WDV_0_WDV_WOFFSET                   0x0
#define EMC_WDV_0_WDV_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_WDV_0_WDV_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_WDV_0_WDV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_WDV_0_WDV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_WDV_0_WDV_MAX                       _MK_ENUM_CONST(40)


// Register EMC_QUSE_0
#define EMC_QUSE_0                      _MK_ADDR_CONST(0x60)
#define EMC_QUSE_0_SECURE                       0x0
#define EMC_QUSE_0_SCR                  0
#define EMC_QUSE_0_WORD_COUNT                   0x1
#define EMC_QUSE_0_RESET_VAL                    _MK_MASK_CONST(0x2)
#define EMC_QUSE_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_QUSE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_QUSE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_QUSE_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_QUSE_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_QUSE_0_QUSE_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_QUSE_0_QUSE_FIELD                   _MK_FIELD_CONST(0x3f, EMC_QUSE_0_QUSE_SHIFT)
#define EMC_QUSE_0_QUSE_RANGE                   5:0
#define EMC_QUSE_0_QUSE_WOFFSET                 0x0
#define EMC_QUSE_0_QUSE_DEFAULT                 _MK_MASK_CONST(0x2)
#define EMC_QUSE_0_QUSE_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_QUSE_0_QUSE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_QUSE_0_QUSE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_QRST_0
#define EMC_QRST_0                      _MK_ADDR_CONST(0x64)
#define EMC_QRST_0_SECURE                       0x0
#define EMC_QRST_0_SCR                  0
#define EMC_QRST_0_WORD_COUNT                   0x1
#define EMC_QRST_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define EMC_QRST_0_RESET_MASK                   _MK_MASK_CONST(0x1f007f)
#define EMC_QRST_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_QRST_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_QRST_0_READ_MASK                    _MK_MASK_CONST(0x1f007f)
#define EMC_QRST_0_WRITE_MASK                   _MK_MASK_CONST(0x1f007f)
#define EMC_QRST_0_QRST_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_QRST_0_QRST_FIELD                   _MK_FIELD_CONST(0x7f, EMC_QRST_0_QRST_SHIFT)
#define EMC_QRST_0_QRST_RANGE                   6:0
#define EMC_QRST_0_QRST_WOFFSET                 0x0
#define EMC_QRST_0_QRST_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_QRST_0_QRST_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_QRST_0_QRST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_QRST_0_QRST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_QRST_0_QRST_DURATION_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_QRST_0_QRST_DURATION_FIELD                  _MK_FIELD_CONST(0x1f, EMC_QRST_0_QRST_DURATION_SHIFT)
#define EMC_QRST_0_QRST_DURATION_RANGE                  20:16
#define EMC_QRST_0_QRST_DURATION_WOFFSET                        0x0
#define EMC_QRST_0_QRST_DURATION_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QRST_0_QRST_DURATION_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_QRST_0_QRST_DURATION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_QRST_0_QRST_DURATION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_ISSUE_QRST_0
#define EMC_ISSUE_QRST_0                        _MK_ADDR_CONST(0x428)
#define EMC_ISSUE_QRST_0_SECURE                         0x0
#define EMC_ISSUE_QRST_0_SCR                    0
#define EMC_ISSUE_QRST_0_WORD_COUNT                     0x1
#define EMC_ISSUE_QRST_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_ISSUE_QRST_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define EMC_ISSUE_QRST_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_ISSUE_QRST_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_ISSUE_QRST_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define EMC_ISSUE_QRST_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define EMC_ISSUE_QRST_0_ISSUE_QRST_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_ISSUE_QRST_0_ISSUE_QRST_FIELD                       _MK_FIELD_CONST(0x1, EMC_ISSUE_QRST_0_ISSUE_QRST_SHIFT)
#define EMC_ISSUE_QRST_0_ISSUE_QRST_RANGE                       0:0
#define EMC_ISSUE_QRST_0_ISSUE_QRST_WOFFSET                     0x0
#define EMC_ISSUE_QRST_0_ISSUE_QRST_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_ISSUE_QRST_0_ISSUE_QRST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_ISSUE_QRST_0_ISSUE_QRST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ISSUE_QRST_0_ISSUE_QRST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_QSAFE_0
#define EMC_QSAFE_0                     _MK_ADDR_CONST(0x68)
#define EMC_QSAFE_0_SECURE                      0x0
#define EMC_QSAFE_0_SCR                         0
#define EMC_QSAFE_0_WORD_COUNT                  0x1
#define EMC_QSAFE_0_RESET_VAL                   _MK_MASK_CONST(0x7)
#define EMC_QSAFE_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_QSAFE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_QSAFE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_QSAFE_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_QSAFE_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_QSAFE_0_QSAFE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_QSAFE_0_QSAFE_FIELD                 _MK_FIELD_CONST(0x7f, EMC_QSAFE_0_QSAFE_SHIFT)
#define EMC_QSAFE_0_QSAFE_RANGE                 6:0
#define EMC_QSAFE_0_QSAFE_WOFFSET                       0x0
#define EMC_QSAFE_0_QSAFE_DEFAULT                       _MK_MASK_CONST(0x7)
#define EMC_QSAFE_0_QSAFE_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_QSAFE_0_QSAFE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_QSAFE_0_QSAFE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_RDV_0
#define EMC_RDV_0                       _MK_ADDR_CONST(0x6c)
#define EMC_RDV_0_SECURE                        0x0
#define EMC_RDV_0_SCR                   0
#define EMC_RDV_0_WORD_COUNT                    0x1
#define EMC_RDV_0_RESET_VAL                     _MK_MASK_CONST(0x8)
#define EMC_RDV_0_RESET_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_RDV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_RDV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_RDV_0_READ_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_RDV_0_WRITE_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_RDV_0_RDV_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RDV_0_RDV_FIELD                     _MK_FIELD_CONST(0x7f, EMC_RDV_0_RDV_SHIFT)
#define EMC_RDV_0_RDV_RANGE                     6:0
#define EMC_RDV_0_RDV_WOFFSET                   0x0
#define EMC_RDV_0_RDV_DEFAULT                   _MK_MASK_CONST(0x8)
#define EMC_RDV_0_RDV_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_RDV_0_RDV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_RDV_0_RDV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_RDV_0_RDV_MAX_1TO1                  _MK_ENUM_CONST(60)
#define EMC_RDV_0_RDV_MAX_2TO1                  _MK_ENUM_CONST(120)


// Register EMC_REFRESH_0
#define EMC_REFRESH_0                   _MK_ADDR_CONST(0x70)
#define EMC_REFRESH_0_SECURE                    0x0
#define EMC_REFRESH_0_SCR                       0
#define EMC_REFRESH_0_WORD_COUNT                        0x1
#define EMC_REFRESH_0_RESET_VAL                         _MK_MASK_CONST(0x1f)
#define EMC_REFRESH_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define EMC_REFRESH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_REFRESH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_REFRESH_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define EMC_REFRESH_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define EMC_REFRESH_0_REFRESH_LO_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_REFRESH_0_REFRESH_LO_FIELD                  _MK_FIELD_CONST(0x3f, EMC_REFRESH_0_REFRESH_LO_SHIFT)
#define EMC_REFRESH_0_REFRESH_LO_RANGE                  5:0
#define EMC_REFRESH_0_REFRESH_LO_WOFFSET                        0x0
#define EMC_REFRESH_0_REFRESH_LO_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_REFRESH_0_REFRESH_LO_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_REFRESH_0_REFRESH_LO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_REFRESH_0_REFRESH_LO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_REFRESH_0_REFRESH_SHIFT                     _MK_SHIFT_CONST(6)
#define EMC_REFRESH_0_REFRESH_FIELD                     _MK_FIELD_CONST(0x3ff, EMC_REFRESH_0_REFRESH_SHIFT)
#define EMC_REFRESH_0_REFRESH_RANGE                     15:6
#define EMC_REFRESH_0_REFRESH_WOFFSET                   0x0
#define EMC_REFRESH_0_REFRESH_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_REFRESH_0_REFRESH_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_REFRESH_0_REFRESH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_REFRESH_0_REFRESH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_BURST_REFRESH_NUM_0
#define EMC_BURST_REFRESH_NUM_0                 _MK_ADDR_CONST(0x74)
#define EMC_BURST_REFRESH_NUM_0_SECURE                  0x0
#define EMC_BURST_REFRESH_NUM_0_SCR                     0
#define EMC_BURST_REFRESH_NUM_0_WORD_COUNT                      0x1
#define EMC_BURST_REFRESH_NUM_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_FIELD                 _MK_FIELD_CONST(0xf, EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_SHIFT)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_RANGE                 3:0
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_WOFFSET                       0x0
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_INIT_ENUM                     BR1
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR1                   _MK_ENUM_CONST(0)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR2                   _MK_ENUM_CONST(1)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR4                   _MK_ENUM_CONST(2)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR8                   _MK_ENUM_CONST(3)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR16                  _MK_ENUM_CONST(4)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR32                  _MK_ENUM_CONST(5)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR64                  _MK_ENUM_CONST(6)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR128                 _MK_ENUM_CONST(7)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR256                 _MK_ENUM_CONST(8)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_BR512                 _MK_ENUM_CONST(9)
#define EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_MAX                   _MK_ENUM_CONST(9)


// Register EMC_PDEX2WR_0
#define EMC_PDEX2WR_0                   _MK_ADDR_CONST(0x78)
#define EMC_PDEX2WR_0_SECURE                    0x0
#define EMC_PDEX2WR_0_SCR                       0
#define EMC_PDEX2WR_0_WORD_COUNT                        0x1
#define EMC_PDEX2WR_0_RESET_VAL                         _MK_MASK_CONST(0x3e)
#define EMC_PDEX2WR_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PDEX2WR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PDEX2WR_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_PDEX2WR_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PDEX2WR_0_PDEX2WR_FIELD                     _MK_FIELD_CONST(0x3f, EMC_PDEX2WR_0_PDEX2WR_SHIFT)
#define EMC_PDEX2WR_0_PDEX2WR_RANGE                     5:0
#define EMC_PDEX2WR_0_PDEX2WR_WOFFSET                   0x0
#define EMC_PDEX2WR_0_PDEX2WR_DEFAULT                   _MK_MASK_CONST(0x3e)
#define EMC_PDEX2WR_0_PDEX2WR_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PDEX2WR_0_PDEX2WR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PDEX2WR_0_PDEX2WR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PDEX2RD_0
#define EMC_PDEX2RD_0                   _MK_ADDR_CONST(0x7c)
#define EMC_PDEX2RD_0_SECURE                    0x0
#define EMC_PDEX2RD_0_SCR                       0
#define EMC_PDEX2RD_0_WORD_COUNT                        0x1
#define EMC_PDEX2RD_0_RESET_VAL                         _MK_MASK_CONST(0x3e)
#define EMC_PDEX2RD_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PDEX2RD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PDEX2RD_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_PDEX2RD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PDEX2RD_0_PDEX2RD_FIELD                     _MK_FIELD_CONST(0x3f, EMC_PDEX2RD_0_PDEX2RD_SHIFT)
#define EMC_PDEX2RD_0_PDEX2RD_RANGE                     5:0
#define EMC_PDEX2RD_0_PDEX2RD_WOFFSET                   0x0
#define EMC_PDEX2RD_0_PDEX2RD_DEFAULT                   _MK_MASK_CONST(0x3e)
#define EMC_PDEX2RD_0_PDEX2RD_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PDEX2RD_0_PDEX2RD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PDEX2RD_0_PDEX2RD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PDEX2CKE_0
#define EMC_PDEX2CKE_0                  _MK_ADDR_CONST(0x118)
#define EMC_PDEX2CKE_0_SECURE                   0x0
#define EMC_PDEX2CKE_0_SCR                      0
#define EMC_PDEX2CKE_0_WORD_COUNT                       0x1
#define EMC_PDEX2CKE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PDEX2CKE_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_PDEX2CKE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PDEX2CKE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PDEX2CKE_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_PDEX2CKE_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_PDEX2CKE_0_PDEX2CKE_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PDEX2CKE_0_PDEX2CKE_FIELD                   _MK_FIELD_CONST(0x3f, EMC_PDEX2CKE_0_PDEX2CKE_SHIFT)
#define EMC_PDEX2CKE_0_PDEX2CKE_RANGE                   5:0
#define EMC_PDEX2CKE_0_PDEX2CKE_WOFFSET                 0x0
#define EMC_PDEX2CKE_0_PDEX2CKE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PDEX2CKE_0_PDEX2CKE_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_PDEX2CKE_0_PDEX2CKE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PDEX2CKE_0_PDEX2CKE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PCHG2PDEN_0
#define EMC_PCHG2PDEN_0                 _MK_ADDR_CONST(0x80)
#define EMC_PCHG2PDEN_0_SECURE                  0x0
#define EMC_PCHG2PDEN_0_SCR                     0
#define EMC_PCHG2PDEN_0_WORD_COUNT                      0x1
#define EMC_PCHG2PDEN_0_RESET_VAL                       _MK_MASK_CONST(0x1f)
#define EMC_PCHG2PDEN_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PCHG2PDEN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_PCHG2PDEN_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_FIELD                 _MK_FIELD_CONST(0x3f, EMC_PCHG2PDEN_0_PCHG2PDEN_SHIFT)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_RANGE                 5:0
#define EMC_PCHG2PDEN_0_PCHG2PDEN_WOFFSET                       0x0
#define EMC_PCHG2PDEN_0_PCHG2PDEN_DEFAULT                       _MK_MASK_CONST(0x1f)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PCHG2PDEN_0_PCHG2PDEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_ACT2PDEN_0
#define EMC_ACT2PDEN_0                  _MK_ADDR_CONST(0x84)
#define EMC_ACT2PDEN_0_SECURE                   0x0
#define EMC_ACT2PDEN_0_SCR                      0
#define EMC_ACT2PDEN_0_WORD_COUNT                       0x1
#define EMC_ACT2PDEN_0_RESET_VAL                        _MK_MASK_CONST(0x1f)
#define EMC_ACT2PDEN_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_ACT2PDEN_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_ACT2PDEN_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_ACT2PDEN_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_ACT2PDEN_0_ACT2PDEN_FIELD                   _MK_FIELD_CONST(0x3f, EMC_ACT2PDEN_0_ACT2PDEN_SHIFT)
#define EMC_ACT2PDEN_0_ACT2PDEN_RANGE                   5:0
#define EMC_ACT2PDEN_0_ACT2PDEN_WOFFSET                 0x0
#define EMC_ACT2PDEN_0_ACT2PDEN_DEFAULT                 _MK_MASK_CONST(0x1f)
#define EMC_ACT2PDEN_0_ACT2PDEN_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_ACT2PDEN_0_ACT2PDEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ACT2PDEN_0_ACT2PDEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_AR2PDEN_0
#define EMC_AR2PDEN_0                   _MK_ADDR_CONST(0x88)
#define EMC_AR2PDEN_0_SECURE                    0x0
#define EMC_AR2PDEN_0_SCR                       0
#define EMC_AR2PDEN_0_WORD_COUNT                        0x1
#define EMC_AR2PDEN_0_RESET_VAL                         _MK_MASK_CONST(0x1f)
#define EMC_AR2PDEN_0_RESET_MASK                        _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_AR2PDEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_AR2PDEN_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_AR2PDEN_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_AR2PDEN_0_AR2PDEN_FIELD                     _MK_FIELD_CONST(0x1ff, EMC_AR2PDEN_0_AR2PDEN_SHIFT)
#define EMC_AR2PDEN_0_AR2PDEN_RANGE                     8:0
#define EMC_AR2PDEN_0_AR2PDEN_WOFFSET                   0x0
#define EMC_AR2PDEN_0_AR2PDEN_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_AR2PDEN_0_AR2PDEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define EMC_AR2PDEN_0_AR2PDEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AR2PDEN_0_AR2PDEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_RW2PDEN_0
#define EMC_RW2PDEN_0                   _MK_ADDR_CONST(0x8c)
#define EMC_RW2PDEN_0_SECURE                    0x0
#define EMC_RW2PDEN_0_SCR                       0
#define EMC_RW2PDEN_0_WORD_COUNT                        0x1
#define EMC_RW2PDEN_0_RESET_VAL                         _MK_MASK_CONST(0x1f)
#define EMC_RW2PDEN_0_RESET_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_RW2PDEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_RW2PDEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_RW2PDEN_0_READ_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_RW2PDEN_0_WRITE_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_RW2PDEN_0_RW2PDEN_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RW2PDEN_0_RW2PDEN_FIELD                     _MK_FIELD_CONST(0x7f, EMC_RW2PDEN_0_RW2PDEN_SHIFT)
#define EMC_RW2PDEN_0_RW2PDEN_RANGE                     6:0
#define EMC_RW2PDEN_0_RW2PDEN_WOFFSET                   0x0
#define EMC_RW2PDEN_0_RW2PDEN_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_RW2PDEN_0_RW2PDEN_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_RW2PDEN_0_RW2PDEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_RW2PDEN_0_RW2PDEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_CKE2PDEN_0
#define EMC_CKE2PDEN_0                  _MK_ADDR_CONST(0x11c)
#define EMC_CKE2PDEN_0_SECURE                   0x0
#define EMC_CKE2PDEN_0_SCR                      0
#define EMC_CKE2PDEN_0_WORD_COUNT                       0x1
#define EMC_CKE2PDEN_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CKE2PDEN_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_CKE2PDEN_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CKE2PDEN_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CKE2PDEN_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_CKE2PDEN_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_CKE2PDEN_0_CKE2PDEN_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_CKE2PDEN_0_CKE2PDEN_FIELD                   _MK_FIELD_CONST(0x3f, EMC_CKE2PDEN_0_CKE2PDEN_SHIFT)
#define EMC_CKE2PDEN_0_CKE2PDEN_RANGE                   5:0
#define EMC_CKE2PDEN_0_CKE2PDEN_WOFFSET                 0x0
#define EMC_CKE2PDEN_0_CKE2PDEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CKE2PDEN_0_CKE2PDEN_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_CKE2PDEN_0_CKE2PDEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CKE2PDEN_0_CKE2PDEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TXSR_0
#define EMC_TXSR_0                      _MK_ADDR_CONST(0x90)
#define EMC_TXSR_0_SECURE                       0x0
#define EMC_TXSR_0_SCR                  0
#define EMC_TXSR_0_WORD_COUNT                   0x1
#define EMC_TXSR_0_RESET_VAL                    _MK_MASK_CONST(0x3fe)
#define EMC_TXSR_0_RESET_MASK                   _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TXSR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TXSR_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_TXSR_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TXSR_0_TXSR_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_TXSR_0_TXSR_SHIFT)
#define EMC_TXSR_0_TXSR_RANGE                   9:0
#define EMC_TXSR_0_TXSR_WOFFSET                 0x0
#define EMC_TXSR_0_TXSR_DEFAULT                 _MK_MASK_CONST(0x3fe)
#define EMC_TXSR_0_TXSR_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_TXSR_0_TXSR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TXSR_0_TXSR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TCKE_0
#define EMC_TCKE_0                      _MK_ADDR_CONST(0x94)
#define EMC_TCKE_0_SECURE                       0x0
#define EMC_TCKE_0_SCR                  0
#define EMC_TCKE_0_WORD_COUNT                   0x1
#define EMC_TCKE_0_RESET_VAL                    _MK_MASK_CONST(0x3e)
#define EMC_TCKE_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TCKE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TCKE_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_TCKE_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TCKE_0_TCKE_FIELD                   _MK_FIELD_CONST(0x3f, EMC_TCKE_0_TCKE_SHIFT)
#define EMC_TCKE_0_TCKE_RANGE                   5:0
#define EMC_TCKE_0_TCKE_WOFFSET                 0x0
#define EMC_TCKE_0_TCKE_DEFAULT                 _MK_MASK_CONST(0x3e)
#define EMC_TCKE_0_TCKE_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_TCKE_0_TCKE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TCKE_0_TCKE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TFAW_0
#define EMC_TFAW_0                      _MK_ADDR_CONST(0x98)
#define EMC_TFAW_0_SECURE                       0x0
#define EMC_TFAW_0_SCR                  0
#define EMC_TFAW_0_WORD_COUNT                   0x1
#define EMC_TFAW_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_TFAW_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TFAW_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_TFAW_0_TFAW_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TFAW_0_TFAW_FIELD                   _MK_FIELD_CONST(0x7f, EMC_TFAW_0_TFAW_SHIFT)
#define EMC_TFAW_0_TFAW_RANGE                   6:0
#define EMC_TFAW_0_TFAW_WOFFSET                 0x0
#define EMC_TFAW_0_TFAW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_TFAW_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TFAW_0_TFAW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TFAW_0_TFAW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TRPAB_0
#define EMC_TRPAB_0                     _MK_ADDR_CONST(0x9c)
#define EMC_TRPAB_0_SECURE                      0x0
#define EMC_TRPAB_0_SCR                         0
#define EMC_TRPAB_0_WORD_COUNT                  0x1
#define EMC_TRPAB_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_TRPAB_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRPAB_0_TRPAB_FIELD                 _MK_FIELD_CONST(0x3f, EMC_TRPAB_0_TRPAB_SHIFT)
#define EMC_TRPAB_0_TRPAB_RANGE                 5:0
#define EMC_TRPAB_0_TRPAB_WOFFSET                       0x0
#define EMC_TRPAB_0_TRPAB_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_TRPAB_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_TRPAB_0_TRPAB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRPAB_0_TRPAB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TCLKSTABLE_0
#define EMC_TCLKSTABLE_0                        _MK_ADDR_CONST(0xa0)
#define EMC_TCLKSTABLE_0_SECURE                         0x0
#define EMC_TCLKSTABLE_0_SCR                    0
#define EMC_TCLKSTABLE_0_WORD_COUNT                     0x1
#define EMC_TCLKSTABLE_0_RESET_VAL                      _MK_MASK_CONST(0xf)
#define EMC_TCLKSTABLE_0_RESET_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_TCLKSTABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TCLKSTABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TCLKSTABLE_0_READ_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_TCLKSTABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_FIELD                       _MK_FIELD_CONST(0x7f, EMC_TCLKSTABLE_0_TCLKSTABLE_SHIFT)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_RANGE                       6:0
#define EMC_TCLKSTABLE_0_TCLKSTABLE_WOFFSET                     0x0
#define EMC_TCLKSTABLE_0_TCLKSTABLE_DEFAULT                     _MK_MASK_CONST(0xf)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TCLKSTABLE_0_TCLKSTABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_TCLKSTOP_0
#define EMC_TCLKSTOP_0                  _MK_ADDR_CONST(0xa4)
#define EMC_TCLKSTOP_0_SECURE                   0x0
#define EMC_TCLKSTOP_0_SCR                      0
#define EMC_TCLKSTOP_0_WORD_COUNT                       0x1
#define EMC_TCLKSTOP_0_RESET_VAL                        _MK_MASK_CONST(0xf)
#define EMC_TCLKSTOP_0_RESET_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TCLKSTOP_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TCLKSTOP_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_WRITE_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_TCLKSTOP_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TCLKSTOP_0_TCLKSTOP_FIELD                   _MK_FIELD_CONST(0x1f, EMC_TCLKSTOP_0_TCLKSTOP_SHIFT)
#define EMC_TCLKSTOP_0_TCLKSTOP_RANGE                   4:0
#define EMC_TCLKSTOP_0_TCLKSTOP_WOFFSET                 0x0
#define EMC_TCLKSTOP_0_TCLKSTOP_DEFAULT                 _MK_MASK_CONST(0xf)
#define EMC_TCLKSTOP_0_TCLKSTOP_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_TCLKSTOP_0_TCLKSTOP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TCLKSTOP_0_TCLKSTOP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TREFBW_0
#define EMC_TREFBW_0                    _MK_ADDR_CONST(0xa8)
#define EMC_TREFBW_0_SECURE                     0x0
#define EMC_TREFBW_0_SCR                        0
#define EMC_TREFBW_0_WORD_COUNT                         0x1
#define EMC_TREFBW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_RESET_MASK                         _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_READ_MASK                  _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_TREFBW_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TREFBW_0_TREFBW_FIELD                       _MK_FIELD_CONST(0x3fff, EMC_TREFBW_0_TREFBW_SHIFT)
#define EMC_TREFBW_0_TREFBW_RANGE                       13:0
#define EMC_TREFBW_0_TREFBW_WOFFSET                     0x0
#define EMC_TREFBW_0_TREFBW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_TREFBW_DEFAULT_MASK                        _MK_MASK_CONST(0x3fff)
#define EMC_TREFBW_0_TREFBW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TREFBW_0_TREFBW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_TPPD_0
#define EMC_TPPD_0                      _MK_ADDR_CONST(0xac)
#define EMC_TPPD_0_SECURE                       0x0
#define EMC_TPPD_0_SCR                  0
#define EMC_TPPD_0_WORD_COUNT                   0x1
#define EMC_TPPD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TPPD_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define EMC_TPPD_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TPPD_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TPPD_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define EMC_TPPD_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define EMC_TPPD_0_TPPD_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TPPD_0_TPPD_FIELD                   _MK_FIELD_CONST(0xf, EMC_TPPD_0_TPPD_SHIFT)
#define EMC_TPPD_0_TPPD_RANGE                   3:0
#define EMC_TPPD_0_TPPD_WOFFSET                 0x0
#define EMC_TPPD_0_TPPD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TPPD_0_TPPD_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_TPPD_0_TPPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TPPD_0_TPPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TRTM_0
#define EMC_TRTM_0                      _MK_ADDR_CONST(0xbc)
#define EMC_TRTM_0_SECURE                       0x0
#define EMC_TRTM_0_SCR                  0
#define EMC_TRTM_0_WORD_COUNT                   0x1
#define EMC_TRTM_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRTM_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_TRTM_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TRTM_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRTM_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TRTM_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_TRTM_0_TRTM_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TRTM_0_TRTM_FIELD                   _MK_FIELD_CONST(0x7f, EMC_TRTM_0_TRTM_SHIFT)
#define EMC_TRTM_0_TRTM_RANGE                   6:0
#define EMC_TRTM_0_TRTM_WOFFSET                 0x0
#define EMC_TRTM_0_TRTM_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRTM_0_TRTM_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TRTM_0_TRTM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRTM_0_TRTM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TWTM_0
#define EMC_TWTM_0                      _MK_ADDR_CONST(0xf8)
#define EMC_TWTM_0_SECURE                       0x0
#define EMC_TWTM_0_SCR                  0
#define EMC_TWTM_0_WORD_COUNT                   0x1
#define EMC_TWTM_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TWTM_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_TWTM_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TWTM_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TWTM_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TWTM_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_TWTM_0_TWTM_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TWTM_0_TWTM_FIELD                   _MK_FIELD_CONST(0x7f, EMC_TWTM_0_TWTM_SHIFT)
#define EMC_TWTM_0_TWTM_RANGE                   6:0
#define EMC_TWTM_0_TWTM_WOFFSET                 0x0
#define EMC_TWTM_0_TWTM_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TWTM_0_TWTM_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TWTM_0_TWTM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TWTM_0_TWTM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TRATM_0
#define EMC_TRATM_0                     _MK_ADDR_CONST(0xfc)
#define EMC_TRATM_0_SECURE                      0x0
#define EMC_TRATM_0_SCR                         0
#define EMC_TRATM_0_WORD_COUNT                  0x1
#define EMC_TRATM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRATM_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_TRATM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRATM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRATM_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_TRATM_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_TRATM_0_TRATM_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRATM_0_TRATM_FIELD                 _MK_FIELD_CONST(0x7f, EMC_TRATM_0_TRATM_SHIFT)
#define EMC_TRATM_0_TRATM_RANGE                 6:0
#define EMC_TRATM_0_TRATM_WOFFSET                       0x0
#define EMC_TRATM_0_TRATM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRATM_0_TRATM_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_TRATM_0_TRATM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRATM_0_TRATM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TWATM_0
#define EMC_TWATM_0                     _MK_ADDR_CONST(0x108)
#define EMC_TWATM_0_SECURE                      0x0
#define EMC_TWATM_0_SCR                         0
#define EMC_TWATM_0_WORD_COUNT                  0x1
#define EMC_TWATM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TWATM_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_TWATM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TWATM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TWATM_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_TWATM_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_TWATM_0_TWATM_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TWATM_0_TWATM_FIELD                 _MK_FIELD_CONST(0x7f, EMC_TWATM_0_TWATM_SHIFT)
#define EMC_TWATM_0_TWATM_RANGE                 6:0
#define EMC_TWATM_0_TWATM_WOFFSET                       0x0
#define EMC_TWATM_0_TWATM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TWATM_0_TWATM_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_TWATM_0_TWATM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TWATM_0_TWATM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TR2REF_0
#define EMC_TR2REF_0                    _MK_ADDR_CONST(0x10c)
#define EMC_TR2REF_0_SECURE                     0x0
#define EMC_TR2REF_0_SCR                        0
#define EMC_TR2REF_0_WORD_COUNT                         0x1
#define EMC_TR2REF_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TR2REF_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_TR2REF_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TR2REF_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TR2REF_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_TR2REF_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_TR2REF_0_TR2REF_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TR2REF_0_TR2REF_FIELD                       _MK_FIELD_CONST(0x7f, EMC_TR2REF_0_TR2REF_SHIFT)
#define EMC_TR2REF_0_TR2REF_RANGE                       6:0
#define EMC_TR2REF_0_TR2REF_WOFFSET                     0x0
#define EMC_TR2REF_0_TR2REF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TR2REF_0_TR2REF_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_TR2REF_0_TR2REF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR2REF_0_TR2REF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PDEX2MRR_0
#define EMC_PDEX2MRR_0                  _MK_ADDR_CONST(0xb4)
#define EMC_PDEX2MRR_0_SECURE                   0x0
#define EMC_PDEX2MRR_0_SCR                      0
#define EMC_PDEX2MRR_0_WORD_COUNT                       0x1
#define EMC_PDEX2MRR_0_RESET_VAL                        _MK_MASK_CONST(0x7f)
#define EMC_PDEX2MRR_0_RESET_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PDEX2MRR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PDEX2MRR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PDEX2MRR_0_READ_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PDEX2MRR_0_WRITE_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PDEX2MRR_0_PDEX2MRR_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PDEX2MRR_0_PDEX2MRR_FIELD                   _MK_FIELD_CONST(0x7f, EMC_PDEX2MRR_0_PDEX2MRR_SHIFT)
#define EMC_PDEX2MRR_0_PDEX2MRR_RANGE                   6:0
#define EMC_PDEX2MRR_0_PDEX2MRR_WOFFSET                 0x0
#define EMC_PDEX2MRR_0_PDEX2MRR_DEFAULT                 _MK_MASK_CONST(0x7f)
#define EMC_PDEX2MRR_0_PDEX2MRR_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PDEX2MRR_0_PDEX2MRR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PDEX2MRR_0_PDEX2MRR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_ODT_WRITE_0
#define EMC_ODT_WRITE_0                 _MK_ADDR_CONST(0xb0)
#define EMC_ODT_WRITE_0_SECURE                  0x0
#define EMC_ODT_WRITE_0_SCR                     0
#define EMC_ODT_WRITE_0_WORD_COUNT                      0x1
#define EMC_ODT_WRITE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_RESET_MASK                      _MK_MASK_CONST(0x80000f3f)
#define EMC_ODT_WRITE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_READ_MASK                       _MK_MASK_CONST(0x80000f3f)
#define EMC_ODT_WRITE_0_WRITE_MASK                      _MK_MASK_CONST(0x80000f3f)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_FIELD                      _MK_FIELD_CONST(0xf, EMC_ODT_WRITE_0_ODT_WR_DELAY_SHIFT)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_RANGE                      3:0
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_WOFFSET                    0x0
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ODT_WR_DELAY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_FIELD                    _MK_FIELD_CONST(0x1, EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_SHIFT)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_RANGE                    4:4
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_WOFFSET                  0x0
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_DRIVE_BOTH_ODT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_ODT_WRITE_0_SHARE_ONE_ODT_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_ODT_WRITE_0_SHARE_ONE_ODT_FIELD                     _MK_FIELD_CONST(0x1, EMC_ODT_WRITE_0_SHARE_ONE_ODT_SHIFT)
#define EMC_ODT_WRITE_0_SHARE_ONE_ODT_RANGE                     5:5
#define EMC_ODT_WRITE_0_SHARE_ONE_ODT_WOFFSET                   0x0
#define EMC_ODT_WRITE_0_SHARE_ONE_ODT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_SHARE_ONE_ODT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_ODT_WRITE_0_SHARE_ONE_ODT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_SHARE_ONE_ODT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_ODT_WRITE_0_ODT_WR_DURATION_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_ODT_WRITE_0_ODT_WR_DURATION_FIELD                   _MK_FIELD_CONST(0xf, EMC_ODT_WRITE_0_ODT_WR_DURATION_SHIFT)
#define EMC_ODT_WRITE_0_ODT_WR_DURATION_RANGE                   11:8
#define EMC_ODT_WRITE_0_ODT_WR_DURATION_WOFFSET                 0x0
#define EMC_ODT_WRITE_0_ODT_WR_DURATION_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ODT_WR_DURATION_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_ODT_WRITE_0_ODT_WR_DURATION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ODT_WR_DURATION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_SHIFT                   _MK_SHIFT_CONST(31)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_FIELD                   _MK_FIELD_CONST(0x1, EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_SHIFT)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_RANGE                   31:31
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_WOFFSET                 0x0
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_WEXT_0
#define EMC_WEXT_0                      _MK_ADDR_CONST(0xb8)
#define EMC_WEXT_0_SECURE                       0x0
#define EMC_WEXT_0_SCR                  0
#define EMC_WEXT_0_WORD_COUNT                   0x1
#define EMC_WEXT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_WEXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_WEXT_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_WEXT_0_WEXT_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_WEXT_0_WEXT_FIELD                   _MK_FIELD_CONST(0x1f, EMC_WEXT_0_WEXT_SHIFT)
#define EMC_WEXT_0_WEXT_RANGE                   4:0
#define EMC_WEXT_0_WEXT_WOFFSET                 0x0
#define EMC_WEXT_0_WEXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_WEXT_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_WEXT_0_WEXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_WEXT_0_WEXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_RFC_SLR_0
#define EMC_RFC_SLR_0                   _MK_ADDR_CONST(0xc0)
#define EMC_RFC_SLR_0_SECURE                    0x0
#define EMC_RFC_SLR_0_SCR                       0
#define EMC_RFC_SLR_0_WORD_COUNT                        0x1
#define EMC_RFC_SLR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_RFC_SLR_0_RESET_MASK                        _MK_MASK_CONST(0x1ff)
#define EMC_RFC_SLR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_RFC_SLR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_RFC_SLR_0_READ_MASK                         _MK_MASK_CONST(0x1ff)
#define EMC_RFC_SLR_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff)
#define EMC_RFC_SLR_0_RFC_SLR_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_RFC_SLR_0_RFC_SLR_FIELD                     _MK_FIELD_CONST(0x1ff, EMC_RFC_SLR_0_RFC_SLR_SHIFT)
#define EMC_RFC_SLR_0_RFC_SLR_RANGE                     8:0
#define EMC_RFC_SLR_0_RFC_SLR_WOFFSET                   0x0
#define EMC_RFC_SLR_0_RFC_SLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_RFC_SLR_0_RFC_SLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1ff)
#define EMC_RFC_SLR_0_RFC_SLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_RFC_SLR_0_RFC_SLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_MRS_WAIT_CNT2_0
#define EMC_MRS_WAIT_CNT2_0                     _MK_ADDR_CONST(0xc4)
#define EMC_MRS_WAIT_CNT2_0_SECURE                      0x0
#define EMC_MRS_WAIT_CNT2_0_SCR                         0
#define EMC_MRS_WAIT_CNT2_0_WORD_COUNT                  0x1
#define EMC_MRS_WAIT_CNT2_0_RESET_VAL                   _MK_MASK_CONST(0x208000f)
#define EMC_MRS_WAIT_CNT2_0_RESET_MASK                  _MK_MASK_CONST(0x7ff03ff)
#define EMC_MRS_WAIT_CNT2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MRS_WAIT_CNT2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_MRS_WAIT_CNT2_0_READ_MASK                   _MK_MASK_CONST(0x7ff03ff)
#define EMC_MRS_WAIT_CNT2_0_WRITE_MASK                  _MK_MASK_CONST(0x7ff03ff)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_FIELD                     _MK_FIELD_CONST(0x3ff, EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_SHIFT)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_RANGE                     9:0
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_WOFFSET                   0x0
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_DEFAULT                   _MK_MASK_CONST(0xf)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_FIELD                     _MK_FIELD_CONST(0x7ff, EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_SHIFT)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_RANGE                     26:16
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_WOFFSET                   0x0
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_DEFAULT                   _MK_MASK_CONST(0x208)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x7ff)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_MRS_WAIT_CNT_0
#define EMC_MRS_WAIT_CNT_0                      _MK_ADDR_CONST(0xc8)
#define EMC_MRS_WAIT_CNT_0_SECURE                       0x0
#define EMC_MRS_WAIT_CNT_0_SCR                  0
#define EMC_MRS_WAIT_CNT_0_WORD_COUNT                   0x1
#define EMC_MRS_WAIT_CNT_0_RESET_VAL                    _MK_MASK_CONST(0x208000f)
#define EMC_MRS_WAIT_CNT_0_RESET_MASK                   _MK_MASK_CONST(0x7ff03ff)
#define EMC_MRS_WAIT_CNT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRS_WAIT_CNT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MRS_WAIT_CNT_0_READ_MASK                    _MK_MASK_CONST(0x7ff03ff)
#define EMC_MRS_WAIT_CNT_0_WRITE_MASK                   _MK_MASK_CONST(0x7ff03ff)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_FIELD                     _MK_FIELD_CONST(0x3ff, EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_SHIFT)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_RANGE                     9:0
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_WOFFSET                   0x0
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_DEFAULT                   _MK_MASK_CONST(0xf)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_SHIFT)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_RANGE                      26:16
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_WOFFSET                    0x0
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_DEFAULT                    _MK_MASK_CONST(0x208)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_MRS_0
#define EMC_MRS_0                       _MK_ADDR_CONST(0xcc)
#define EMC_MRS_0_SECURE                        0x0
#define EMC_MRS_0_SCR                   0
#define EMC_MRS_0_WORD_COUNT                    0x1
#define EMC_MRS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_MRS_0_RESET_MASK                    _MK_MASK_CONST(0xcc303fff)
#define EMC_MRS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_MRS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xcc303fff)
#define EMC_MRS_0_READ_MASK                     _MK_MASK_CONST(0xcc303fff)
#define EMC_MRS_0_WRITE_MASK                    _MK_MASK_CONST(0xcc303fff)
#define EMC_MRS_0_MRS_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_MRS_0_MRS_ADR_FIELD                 _MK_FIELD_CONST(0x3fff, EMC_MRS_0_MRS_ADR_SHIFT)
#define EMC_MRS_0_MRS_ADR_RANGE                 13:0
#define EMC_MRS_0_MRS_ADR_WOFFSET                       0x0
#define EMC_MRS_0_MRS_ADR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_ADR_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define EMC_MRS_0_MRS_ADR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_ADR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3fff)

#define EMC_MRS_0_MRS_BA_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_MRS_0_MRS_BA_FIELD                  _MK_FIELD_CONST(0x3, EMC_MRS_0_MRS_BA_SHIFT)
#define EMC_MRS_0_MRS_BA_RANGE                  21:20
#define EMC_MRS_0_MRS_BA_WOFFSET                        0x0
#define EMC_MRS_0_MRS_BA_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_BA_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_MRS_0_MRS_BA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_BA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)

#define EMC_MRS_0_USE_MRS_LONG_CNT_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_MRS_0_USE_MRS_LONG_CNT_FIELD                        _MK_FIELD_CONST(0x1, EMC_MRS_0_USE_MRS_LONG_CNT_SHIFT)
#define EMC_MRS_0_USE_MRS_LONG_CNT_RANGE                        26:26
#define EMC_MRS_0_USE_MRS_LONG_CNT_WOFFSET                      0x0
#define EMC_MRS_0_USE_MRS_LONG_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRS_0_USE_MRS_LONG_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MRS_0_USE_MRS_LONG_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRS_0_USE_MRS_LONG_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRS_0_USE_MRS_LONG_CNT_INIT_ENUM                    SHORT
#define EMC_MRS_0_USE_MRS_LONG_CNT_SHORT                        _MK_ENUM_CONST(0)
#define EMC_MRS_0_USE_MRS_LONG_CNT_LONG                 _MK_ENUM_CONST(1)

#define EMC_MRS_0_USE_MRS_EXT_CNT_SHIFT                 _MK_SHIFT_CONST(27)
#define EMC_MRS_0_USE_MRS_EXT_CNT_FIELD                 _MK_FIELD_CONST(0x1, EMC_MRS_0_USE_MRS_EXT_CNT_SHIFT)
#define EMC_MRS_0_USE_MRS_EXT_CNT_RANGE                 27:27
#define EMC_MRS_0_USE_MRS_EXT_CNT_WOFFSET                       0x0
#define EMC_MRS_0_USE_MRS_EXT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRS_0_USE_MRS_EXT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRS_0_USE_MRS_EXT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRS_0_USE_MRS_EXT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_MRS_0_MRS_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_MRS_0_MRS_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_MRS_0_MRS_DEV_SELECTN_SHIFT)
#define EMC_MRS_0_MRS_DEV_SELECTN_RANGE                 31:30
#define EMC_MRS_0_MRS_DEV_SELECTN_WOFFSET                       0x0
#define EMC_MRS_0_MRS_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_MRS_0_MRS_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRS_0_MRS_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_EMRS_0
#define EMC_EMRS_0                      _MK_ADDR_CONST(0xd0)
#define EMC_EMRS_0_SECURE                       0x0
#define EMC_EMRS_0_SCR                  0
#define EMC_EMRS_0_WORD_COUNT                   0x1
#define EMC_EMRS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_RESET_MASK                   _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS_0_READ_MASK                    _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS_0_WRITE_MASK                   _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS_0_EMRS_ADR_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_EMRS_0_EMRS_ADR_FIELD                       _MK_FIELD_CONST(0x3fff, EMC_EMRS_0_EMRS_ADR_SHIFT)
#define EMC_EMRS_0_EMRS_ADR_RANGE                       13:0
#define EMC_EMRS_0_EMRS_ADR_WOFFSET                     0x0
#define EMC_EMRS_0_EMRS_ADR_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_ADR_DEFAULT_MASK                        _MK_MASK_CONST(0x3fff)
#define EMC_EMRS_0_EMRS_ADR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_ADR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3fff)

#define EMC_EMRS_0_EMRS_BA_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_EMRS_0_EMRS_BA_FIELD                        _MK_FIELD_CONST(0x3, EMC_EMRS_0_EMRS_BA_SHIFT)
#define EMC_EMRS_0_EMRS_BA_RANGE                        21:20
#define EMC_EMRS_0_EMRS_BA_WOFFSET                      0x0
#define EMC_EMRS_0_EMRS_BA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_BA_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_EMRS_0_EMRS_BA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_BA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)

#define EMC_EMRS_0_USE_EMRS_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_EMRS_0_USE_EMRS_LONG_CNT_SHIFT)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_RANGE                      26:26
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_WOFFSET                    0x0
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_EMRS_0_USE_EMRS_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_EMRS_0_USE_EMRS_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_EMRS_0_USE_EMRS_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_EMRS_0_USE_EMRS_EXT_CNT_SHIFT)
#define EMC_EMRS_0_USE_EMRS_EXT_CNT_RANGE                       27:27
#define EMC_EMRS_0_USE_EMRS_EXT_CNT_WOFFSET                     0x0
#define EMC_EMRS_0_USE_EMRS_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_USE_EMRS_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_EMRS_0_USE_EMRS_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_USE_EMRS_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_EMRS_0_EMRS_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_EMRS_0_EMRS_DEV_SELECTN_SHIFT)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_RANGE                       31:30
#define EMC_EMRS_0_EMRS_DEV_SELECTN_WOFFSET                     0x0
#define EMC_EMRS_0_EMRS_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMRS_0_EMRS_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_REF_0
#define EMC_REF_0                       _MK_ADDR_CONST(0xd4)
#define EMC_REF_0_SECURE                        0x0
#define EMC_REF_0_SCR                   0
#define EMC_REF_0_WORD_COUNT                    0x1
#define EMC_REF_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_REF_0_RESET_MASK                    _MK_MASK_CONST(0xc007ff03)
#define EMC_REF_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_REF_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc007ff03)
#define EMC_REF_0_READ_MASK                     _MK_MASK_CONST(0xc007ff03)
#define EMC_REF_0_WRITE_MASK                    _MK_MASK_CONST(0xc007ff03)
#define EMC_REF_0_REF_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_REF_0_REF_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_REF_0_REF_CMD_SHIFT)
#define EMC_REF_0_REF_CMD_RANGE                 0:0
#define EMC_REF_0_REF_CMD_WOFFSET                       0x0
#define EMC_REF_0_REF_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_REF_0_REF_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_REF_0_REF_NORMAL_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_REF_0_REF_NORMAL_FIELD                      _MK_FIELD_CONST(0x1, EMC_REF_0_REF_NORMAL_SHIFT)
#define EMC_REF_0_REF_NORMAL_RANGE                      1:1
#define EMC_REF_0_REF_NORMAL_WOFFSET                    0x0
#define EMC_REF_0_REF_NORMAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_NORMAL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_REF_0_REF_NORMAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_NORMAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)

#define EMC_REF_0_REF_NUM_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_REF_0_REF_NUM_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_REF_0_REF_NUM_SHIFT)
#define EMC_REF_0_REF_NUM_RANGE                 18:8
#define EMC_REF_0_REF_NUM_WOFFSET                       0x0
#define EMC_REF_0_REF_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_REF_0_REF_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)

#define EMC_REF_0_REF_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_REF_0_REF_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_REF_0_REF_DEV_SELECTN_SHIFT)
#define EMC_REF_0_REF_DEV_SELECTN_RANGE                 31:30
#define EMC_REF_0_REF_DEV_SELECTN_WOFFSET                       0x0
#define EMC_REF_0_REF_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_REF_0_REF_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REF_0_REF_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_PRE_0
#define EMC_PRE_0                       _MK_ADDR_CONST(0xd8)
#define EMC_PRE_0_SECURE                        0x0
#define EMC_PRE_0_SCR                   0
#define EMC_PRE_0_WORD_COUNT                    0x1
#define EMC_PRE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PRE_0_RESET_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_PRE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PRE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc0000001)
#define EMC_PRE_0_READ_MASK                     _MK_MASK_CONST(0xc0000001)
#define EMC_PRE_0_WRITE_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_PRE_0_PRE_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PRE_0_PRE_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_PRE_0_PRE_CMD_SHIFT)
#define EMC_PRE_0_PRE_CMD_RANGE                 0:0
#define EMC_PRE_0_PRE_CMD_WOFFSET                       0x0
#define EMC_PRE_0_PRE_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PRE_0_PRE_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PRE_0_PRE_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PRE_0_PRE_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_PRE_0_PRE_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_PRE_0_PRE_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_PRE_0_PRE_DEV_SELECTN_SHIFT)
#define EMC_PRE_0_PRE_DEV_SELECTN_RANGE                 31:30
#define EMC_PRE_0_PRE_DEV_SELECTN_WOFFSET                       0x0
#define EMC_PRE_0_PRE_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PRE_0_PRE_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PRE_0_PRE_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PRE_0_PRE_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_NOP_0
#define EMC_NOP_0                       _MK_ADDR_CONST(0xdc)
#define EMC_NOP_0_SECURE                        0x0
#define EMC_NOP_0_SCR                   0
#define EMC_NOP_0_WORD_COUNT                    0x1
#define EMC_NOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_NOP_0_RESET_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_NOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_NOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc0000001)
#define EMC_NOP_0_READ_MASK                     _MK_MASK_CONST(0xc0000001)
#define EMC_NOP_0_WRITE_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_NOP_0_NOP_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_NOP_0_NOP_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_NOP_0_NOP_CMD_SHIFT)
#define EMC_NOP_0_NOP_CMD_RANGE                 0:0
#define EMC_NOP_0_NOP_CMD_WOFFSET                       0x0
#define EMC_NOP_0_NOP_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_NOP_0_NOP_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_NOP_0_NOP_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_NOP_0_NOP_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_NOP_0_NOP_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_NOP_0_NOP_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_NOP_0_NOP_DEV_SELECTN_SHIFT)
#define EMC_NOP_0_NOP_DEV_SELECTN_RANGE                 31:30
#define EMC_NOP_0_NOP_DEV_SELECTN_WOFFSET                       0x0
#define EMC_NOP_0_NOP_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_NOP_0_NOP_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_NOP_0_NOP_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_NOP_0_NOP_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_SELF_REF_0
#define EMC_SELF_REF_0                  _MK_ADDR_CONST(0xe0)
#define EMC_SELF_REF_0_SECURE                   0x0
#define EMC_SELF_REF_0_SCR                      0
#define EMC_SELF_REF_0_WORD_COUNT                       0x1
#define EMC_SELF_REF_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_RESET_MASK                       _MK_MASK_CONST(0xc0000101)
#define EMC_SELF_REF_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xc0000101)
#define EMC_SELF_REF_0_READ_MASK                        _MK_MASK_CONST(0xc0000101)
#define EMC_SELF_REF_0_WRITE_MASK                       _MK_MASK_CONST(0xc0000101)
#define EMC_SELF_REF_0_SELF_REF_CMD_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_SELF_REF_0_SELF_REF_CMD_FIELD                       _MK_FIELD_CONST(0x1, EMC_SELF_REF_0_SELF_REF_CMD_SHIFT)
#define EMC_SELF_REF_0_SELF_REF_CMD_RANGE                       0:0
#define EMC_SELF_REF_0_SELF_REF_CMD_WOFFSET                     0x0
#define EMC_SELF_REF_0_SELF_REF_CMD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SELF_REF_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_SELF_REF_0_SELF_REF_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SELF_REF_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_SELF_REF_0_SELF_REF_CMD_INIT_ENUM                   DISABLED
#define EMC_SELF_REF_0_SELF_REF_CMD_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_SELF_REF_0_SELF_REF_CMD_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_SELF_REF_0_ACTIVE_SELF_REF_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_FIELD                    _MK_FIELD_CONST(0x1, EMC_SELF_REF_0_ACTIVE_SELF_REF_SHIFT)
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_RANGE                    8:8
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_WOFFSET                  0x0
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_INIT_ENUM                        DISABLED
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_SELF_REF_0_ACTIVE_SELF_REF_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_SELF_REF_0_SREF_DEV_SELECTN_SHIFT                   _MK_SHIFT_CONST(30)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_FIELD                   _MK_FIELD_CONST(0x3, EMC_SELF_REF_0_SREF_DEV_SELECTN_SHIFT)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_RANGE                   31:30
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_WOFFSET                 0x0
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SELF_REF_0_SREF_DEV_SELECTN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)


// Register EMC_DPD_0
#define EMC_DPD_0                       _MK_ADDR_CONST(0xe4)
#define EMC_DPD_0_SECURE                        0x0
#define EMC_DPD_0_SCR                   0
#define EMC_DPD_0_WORD_COUNT                    0x1
#define EMC_DPD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_DPD_0_RESET_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_DPD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_DPD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc0000001)
#define EMC_DPD_0_READ_MASK                     _MK_MASK_CONST(0xc0000001)
#define EMC_DPD_0_WRITE_MASK                    _MK_MASK_CONST(0xc0000001)
#define EMC_DPD_0_DPD_CMD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_DPD_0_DPD_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_DPD_0_DPD_CMD_SHIFT)
#define EMC_DPD_0_DPD_CMD_RANGE                 0:0
#define EMC_DPD_0_DPD_CMD_WOFFSET                       0x0
#define EMC_DPD_0_DPD_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DPD_0_DPD_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DPD_0_DPD_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DPD_0_DPD_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_DPD_0_DPD_CMD_INIT_ENUM                     DISABLED
#define EMC_DPD_0_DPD_CMD_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_DPD_0_DPD_CMD_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_DPD_0_DPD_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_DPD_0_DPD_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_DPD_0_DPD_DEV_SELECTN_SHIFT)
#define EMC_DPD_0_DPD_DEV_SELECTN_RANGE                 31:30
#define EMC_DPD_0_DPD_DEV_SELECTN_WOFFSET                       0x0
#define EMC_DPD_0_DPD_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DPD_0_DPD_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_DPD_0_DPD_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DPD_0_DPD_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_MRW_0
#define EMC_MRW_0                       _MK_ADDR_CONST(0xe8)
#define EMC_MRW_0_SECURE                        0x0
#define EMC_MRW_0_SCR                   0
#define EMC_MRW_0_WORD_COUNT                    0x1
#define EMC_MRW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_MRW_0_RESET_MASK                    _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_MRW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW_0_READ_MASK                     _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW_0_WRITE_MASK                    _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW_0_MRW_OP_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MRW_0_MRW_OP_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW_0_MRW_OP_SHIFT)
#define EMC_MRW_0_MRW_OP_RANGE                  7:0
#define EMC_MRW_0_MRW_OP_WOFFSET                        0x0
#define EMC_MRW_0_MRW_OP_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_OP_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW_0_MRW_OP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_OP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW_0_MRW_MA_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_MRW_0_MRW_MA_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW_0_MRW_MA_SHIFT)
#define EMC_MRW_0_MRW_MA_RANGE                  23:16
#define EMC_MRW_0_MRW_MA_WOFFSET                        0x0
#define EMC_MRW_0_MRW_MA_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_MA_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW_0_MRW_MA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_MA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW_0_USE_MRW_LONG_CNT_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_MRW_0_USE_MRW_LONG_CNT_FIELD                        _MK_FIELD_CONST(0x1, EMC_MRW_0_USE_MRW_LONG_CNT_SHIFT)
#define EMC_MRW_0_USE_MRW_LONG_CNT_RANGE                        26:26
#define EMC_MRW_0_USE_MRW_LONG_CNT_WOFFSET                      0x0
#define EMC_MRW_0_USE_MRW_LONG_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW_0_USE_MRW_LONG_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MRW_0_USE_MRW_LONG_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW_0_USE_MRW_LONG_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRW_0_USE_MRW_LONG_CNT_INIT_ENUM                    SHORT
#define EMC_MRW_0_USE_MRW_LONG_CNT_SHORT                        _MK_ENUM_CONST(0)
#define EMC_MRW_0_USE_MRW_LONG_CNT_LONG                 _MK_ENUM_CONST(1)

#define EMC_MRW_0_USE_MRW_EXT_CNT_SHIFT                 _MK_SHIFT_CONST(27)
#define EMC_MRW_0_USE_MRW_EXT_CNT_FIELD                 _MK_FIELD_CONST(0x1, EMC_MRW_0_USE_MRW_EXT_CNT_SHIFT)
#define EMC_MRW_0_USE_MRW_EXT_CNT_RANGE                 27:27
#define EMC_MRW_0_USE_MRW_EXT_CNT_WOFFSET                       0x0
#define EMC_MRW_0_USE_MRW_EXT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW_0_USE_MRW_EXT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRW_0_USE_MRW_EXT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW_0_USE_MRW_EXT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_MRW_0_MRW_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_MRW_0_MRW_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_MRW_0_MRW_DEV_SELECTN_SHIFT)
#define EMC_MRW_0_MRW_DEV_SELECTN_RANGE                 31:30
#define EMC_MRW_0_MRW_DEV_SELECTN_WOFFSET                       0x0
#define EMC_MRW_0_MRW_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_MRW_0_MRW_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW_0_MRW_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_MRR_0
#define EMC_MRR_0                       _MK_ADDR_CONST(0xec)
#define EMC_MRR_0_SECURE                        0x0
#define EMC_MRR_0_SCR                   0
#define EMC_MRR_0_WORD_COUNT                    0x1
#define EMC_MRR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_MRR_0_RESET_MASK                    _MK_MASK_CONST(0xccff0000)
#define EMC_MRR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_MRR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xccff0000)
#define EMC_MRR_0_READ_MASK                     _MK_MASK_CONST(0xccffffff)
#define EMC_MRR_0_WRITE_MASK                    _MK_MASK_CONST(0xccff0000)
#define EMC_MRR_0_MRR_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_MRR_0_MRR_DATA_FIELD                        _MK_FIELD_CONST(0xffff, EMC_MRR_0_MRR_DATA_SHIFT)
#define EMC_MRR_0_MRR_DATA_RANGE                        15:0
#define EMC_MRR_0_MRR_DATA_WOFFSET                      0x0
#define EMC_MRR_0_MRR_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_MRR_0_MRR_MA_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_MRR_0_MRR_MA_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRR_0_MRR_MA_SHIFT)
#define EMC_MRR_0_MRR_MA_RANGE                  23:16
#define EMC_MRR_0_MRR_MA_WOFFSET                        0x0
#define EMC_MRR_0_MRR_MA_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_MA_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRR_0_MRR_MA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_MA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRR_0_USE_MRR_LONG_CNT_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_MRR_0_USE_MRR_LONG_CNT_FIELD                        _MK_FIELD_CONST(0x1, EMC_MRR_0_USE_MRR_LONG_CNT_SHIFT)
#define EMC_MRR_0_USE_MRR_LONG_CNT_RANGE                        26:26
#define EMC_MRR_0_USE_MRR_LONG_CNT_WOFFSET                      0x0
#define EMC_MRR_0_USE_MRR_LONG_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRR_0_USE_MRR_LONG_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MRR_0_USE_MRR_LONG_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRR_0_USE_MRR_LONG_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRR_0_USE_MRR_LONG_CNT_INIT_ENUM                    SHORT
#define EMC_MRR_0_USE_MRR_LONG_CNT_SHORT                        _MK_ENUM_CONST(0)
#define EMC_MRR_0_USE_MRR_LONG_CNT_LONG                 _MK_ENUM_CONST(1)

#define EMC_MRR_0_USE_MRR_EXT_CNT_SHIFT                 _MK_SHIFT_CONST(27)
#define EMC_MRR_0_USE_MRR_EXT_CNT_FIELD                 _MK_FIELD_CONST(0x1, EMC_MRR_0_USE_MRR_EXT_CNT_SHIFT)
#define EMC_MRR_0_USE_MRR_EXT_CNT_RANGE                 27:27
#define EMC_MRR_0_USE_MRR_EXT_CNT_WOFFSET                       0x0
#define EMC_MRR_0_USE_MRR_EXT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRR_0_USE_MRR_EXT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRR_0_USE_MRR_EXT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRR_0_USE_MRR_EXT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_MRR_0_MRR_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_MRR_0_MRR_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_MRR_0_MRR_DEV_SELECTN_SHIFT)
#define EMC_MRR_0_MRR_DEV_SELECTN_RANGE                 31:30
#define EMC_MRR_0_MRR_DEV_SELECTN_WOFFSET                       0x0
#define EMC_MRR_0_MRR_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_MRR_0_MRR_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRR_0_MRR_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_MRR_0_MRR_DEV_SELECTN_ILLEGAL                       _MK_ENUM_CONST(0)
#define EMC_MRR_0_MRR_DEV_SELECTN_DEV1                  _MK_ENUM_CONST(1)
#define EMC_MRR_0_MRR_DEV_SELECTN_DEV0                  _MK_ENUM_CONST(2)
#define EMC_MRR_0_MRR_DEV_SELECTN_RESERVED                      _MK_ENUM_CONST(3)


// Register EMC_CMDQ_0
#define EMC_CMDQ_0                      _MK_ADDR_CONST(0xf0)
#define EMC_CMDQ_0_SECURE                       0x0
#define EMC_CMDQ_0_SCR                  0
#define EMC_CMDQ_0_WORD_COUNT                   0x1
#define EMC_CMDQ_0_RESET_VAL                    _MK_MASK_CONST(0x10004408)
#define EMC_CMDQ_0_RESET_MASK                   _MK_MASK_CONST(0x1f00771f)
#define EMC_CMDQ_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_CMDQ_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_CMDQ_0_READ_MASK                    _MK_MASK_CONST(0x1f00771f)
#define EMC_CMDQ_0_WRITE_MASK                   _MK_MASK_CONST(0x1f00771f)
#define EMC_CMDQ_0_RW_DEPTH_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_CMDQ_0_RW_DEPTH_FIELD                       _MK_FIELD_CONST(0x1f, EMC_CMDQ_0_RW_DEPTH_SHIFT)
#define EMC_CMDQ_0_RW_DEPTH_RANGE                       4:0
#define EMC_CMDQ_0_RW_DEPTH_WOFFSET                     0x0
#define EMC_CMDQ_0_RW_DEPTH_DEFAULT                     _MK_MASK_CONST(0x8)
#define EMC_CMDQ_0_RW_DEPTH_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_CMDQ_0_RW_DEPTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CMDQ_0_RW_DEPTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CMDQ_0_ACT_DEPTH_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_CMDQ_0_ACT_DEPTH_FIELD                      _MK_FIELD_CONST(0x7, EMC_CMDQ_0_ACT_DEPTH_SHIFT)
#define EMC_CMDQ_0_ACT_DEPTH_RANGE                      10:8
#define EMC_CMDQ_0_ACT_DEPTH_WOFFSET                    0x0
#define EMC_CMDQ_0_ACT_DEPTH_DEFAULT                    _MK_MASK_CONST(0x4)
#define EMC_CMDQ_0_ACT_DEPTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define EMC_CMDQ_0_ACT_DEPTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CMDQ_0_ACT_DEPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CMDQ_0_PRE_DEPTH_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_CMDQ_0_PRE_DEPTH_FIELD                      _MK_FIELD_CONST(0x7, EMC_CMDQ_0_PRE_DEPTH_SHIFT)
#define EMC_CMDQ_0_PRE_DEPTH_RANGE                      14:12
#define EMC_CMDQ_0_PRE_DEPTH_WOFFSET                    0x0
#define EMC_CMDQ_0_PRE_DEPTH_DEFAULT                    _MK_MASK_CONST(0x4)
#define EMC_CMDQ_0_PRE_DEPTH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define EMC_CMDQ_0_PRE_DEPTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CMDQ_0_PRE_DEPTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CMDQ_0_RW_WD_DEPTH_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_CMDQ_0_RW_WD_DEPTH_FIELD                    _MK_FIELD_CONST(0x1f, EMC_CMDQ_0_RW_WD_DEPTH_SHIFT)
#define EMC_CMDQ_0_RW_WD_DEPTH_RANGE                    28:24
#define EMC_CMDQ_0_RW_WD_DEPTH_WOFFSET                  0x0
#define EMC_CMDQ_0_RW_WD_DEPTH_DEFAULT                  _MK_MASK_CONST(0x10)
#define EMC_CMDQ_0_RW_WD_DEPTH_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_CMDQ_0_RW_WD_DEPTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMDQ_0_RW_WD_DEPTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_MC2EMCQ_0
#define EMC_MC2EMCQ_0                   _MK_ADDR_CONST(0xf4)
#define EMC_MC2EMCQ_0_SECURE                    0x0
#define EMC_MC2EMCQ_0_SCR                       0
#define EMC_MC2EMCQ_0_WORD_COUNT                        0x1
#define EMC_MC2EMCQ_0_RESET_VAL                         _MK_MASK_CONST(0x6000404)
#define EMC_MC2EMCQ_0_RESET_MASK                        _MK_MASK_CONST(0xf000707)
#define EMC_MC2EMCQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MC2EMCQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_MC2EMCQ_0_READ_MASK                         _MK_MASK_CONST(0xf000707)
#define EMC_MC2EMCQ_0_WRITE_MASK                        _MK_MASK_CONST(0xf000707)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_FIELD                 _MK_FIELD_CONST(0x7, EMC_MC2EMCQ_0_MCREQ_DEPTH_SHIFT)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_RANGE                 2:0
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_WOFFSET                       0x0
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_DEFAULT                       _MK_MASK_CONST(0x4)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MC2EMCQ_0_MCREQ_DEPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_MC2EMCQ_0_MCACT_DEPTH_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_FIELD                 _MK_FIELD_CONST(0x7, EMC_MC2EMCQ_0_MCACT_DEPTH_SHIFT)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_RANGE                 10:8
#define EMC_MC2EMCQ_0_MCACT_DEPTH_WOFFSET                       0x0
#define EMC_MC2EMCQ_0_MCACT_DEPTH_DEFAULT                       _MK_MASK_CONST(0x4)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MC2EMCQ_0_MCACT_DEPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_MC2EMCQ_0_MCWD_DEPTH_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_FIELD                  _MK_FIELD_CONST(0xf, EMC_MC2EMCQ_0_MCWD_DEPTH_SHIFT)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_RANGE                  27:24
#define EMC_MC2EMCQ_0_MCWD_DEPTH_WOFFSET                        0x0
#define EMC_MC2EMCQ_0_MCWD_DEPTH_DEFAULT                        _MK_MASK_CONST(0x6)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MC2EMCQ_0_MCWD_DEPTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 248 [0xf8]

// Register EMC_FBIO_SPARE_0
#define EMC_FBIO_SPARE_0                        _MK_ADDR_CONST(0x100)
#define EMC_FBIO_SPARE_0_SECURE                         0x0
#define EMC_FBIO_SPARE_0_SCR                    0
#define EMC_FBIO_SPARE_0_WORD_COUNT                     0x1
#define EMC_FBIO_SPARE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_FBIO_SPARE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_FBIO_SPARE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_FIELD                 _MK_FIELD_CONST(0xff, EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_RANGE                 31:24
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_WOFFSET                       0x0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_FIELD                 _MK_FIELD_CONST(0xff, EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_RANGE                 23:16
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_WOFFSET                       0x0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_FIELD                 _MK_FIELD_CONST(0xff, EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_RANGE                 15:8
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_WOFFSET                       0x0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_FIELD                 _MK_FIELD_CONST(0x3f, EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_RANGE                 7:2
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_WOFFSET                       0x0
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_FBIO_SPARE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_FBIO_SPARE_0_CFG_ADR_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_FBIO_SPARE_0_CFG_ADR_EN_FIELD                       _MK_FIELD_CONST(0x1, EMC_FBIO_SPARE_0_CFG_ADR_EN_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_ADR_EN_RANGE                       1:1
#define EMC_FBIO_SPARE_0_CFG_ADR_EN_WOFFSET                     0x0
#define EMC_FBIO_SPARE_0_CFG_ADR_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_ADR_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_FBIO_SPARE_0_CFG_ADR_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_ADR_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_FBIO_SPARE_0_CFG_SWAP_DLL_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_FBIO_SPARE_0_CFG_SWAP_DLL_FIELD                     _MK_FIELD_CONST(0x1, EMC_FBIO_SPARE_0_CFG_SWAP_DLL_SHIFT)
#define EMC_FBIO_SPARE_0_CFG_SWAP_DLL_RANGE                     0:0
#define EMC_FBIO_SPARE_0_CFG_SWAP_DLL_WOFFSET                   0x0
#define EMC_FBIO_SPARE_0_CFG_SWAP_DLL_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_SWAP_DLL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_SPARE_0_CFG_SWAP_DLL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_SPARE_0_CFG_SWAP_DLL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_FBIO_CFG5_0
#define EMC_FBIO_CFG5_0                 _MK_ADDR_CONST(0x104)
#define EMC_FBIO_CFG5_0_SECURE                  0x0
#define EMC_FBIO_CFG5_0_SCR                     0
#define EMC_FBIO_CFG5_0_WORD_COUNT                      0x1
#define EMC_FBIO_CFG5_0_RESET_VAL                       _MK_MASK_CONST(0x10400015)
#define EMC_FBIO_CFG5_0_RESET_MASK                      _MK_MASK_CONST(0xdff0f51f)
#define EMC_FBIO_CFG5_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x400010)
#define EMC_FBIO_CFG5_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0xf00110)
#define EMC_FBIO_CFG5_0_READ_MASK                       _MK_MASK_CONST(0xdff0f51f)
#define EMC_FBIO_CFG5_0_WRITE_MASK                      _MK_MASK_CONST(0xdff0f51f)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_FIELD                 _MK_FIELD_CONST(0x3, EMC_FBIO_CFG5_0_DRAM_TYPE_SHIFT)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_RANGE                 1:0
#define EMC_FBIO_CFG5_0_DRAM_TYPE_WOFFSET                       0x0
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_INIT_ENUM                     LPDDR4
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DDR3                  _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_LPDDR4                        _MK_ENUM_CONST(1)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_LPDDR2                        _MK_ENUM_CONST(2)
#define EMC_FBIO_CFG5_0_DRAM_TYPE_DDR2                  _MK_ENUM_CONST(3)

#define EMC_FBIO_CFG5_0_DRAM_BURST_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_FBIO_CFG5_0_DRAM_BURST_FIELD                        _MK_FIELD_CONST(0x3, EMC_FBIO_CFG5_0_DRAM_BURST_SHIFT)
#define EMC_FBIO_CFG5_0_DRAM_BURST_RANGE                        3:2
#define EMC_FBIO_CFG5_0_DRAM_BURST_WOFFSET                      0x0
#define EMC_FBIO_CFG5_0_DRAM_BURST_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DRAM_BURST_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_FBIO_CFG5_0_DRAM_BURST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DRAM_BURST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DRAM_BURST_INIT_ENUM                    BURST8
#define EMC_FBIO_CFG5_0_DRAM_BURST_BURST4                       _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DRAM_BURST_BURST8                       _MK_ENUM_CONST(1)
#define EMC_FBIO_CFG5_0_DRAM_BURST_ON_THE_FLY                   _MK_ENUM_CONST(2)
#define EMC_FBIO_CFG5_0_DRAM_BURST_BURST16                      _MK_ENUM_CONST(3)

#define EMC_FBIO_CFG5_0_DRAM_WIDTH_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_FIELD                        _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_DRAM_WIDTH_SHIFT)
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_RANGE                        4:4
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_WOFFSET                      0x0
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_INIT_ENUM                    X64
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_X32                  _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DRAM_WIDTH_X64                  _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_CMD_TX_EN_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_FBIO_CFG5_0_CMD_TX_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_CMD_TX_EN_SHIFT)
#define EMC_FBIO_CFG5_0_CMD_TX_EN_RANGE                 8:8
#define EMC_FBIO_CFG5_0_CMD_TX_EN_WOFFSET                       0x0
#define EMC_FBIO_CFG5_0_CMD_TX_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_TX_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CMD_TX_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_TX_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CMD_TX_EN_INIT_ENUM                     ENABLED
#define EMC_FBIO_CFG5_0_CMD_TX_EN_ENABLED                       _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_CMD_TX_EN_DISABLED                      _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_FIELD                        _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_SHIFT)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_RANGE                        10:10
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_WOFFSET                      0x0
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_INIT_ENUM                    DISABLED
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DISABLE_CONCURRENT_AUTOPRE_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_FIELD                     _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_CMD_2T_TIMING_SHIFT)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_RANGE                     12:12
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_WOFFSET                   0x0
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_INIT_ENUM                 DISABLED
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_CMD_2T_TIMING_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_SHIFT                  _MK_SHIFT_CONST(13)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_FIELD                  _MK_FIELD_CONST(0x7, EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_SHIFT)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_RANGE                  15:13
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_WOFFSET                        0x0
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_INIT_ENUM                      NORMAL
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_NORMAL                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_ALWAYS_ON                      _MK_ENUM_CONST(1)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_INTERNAL_LPBK                  _MK_ENUM_CONST(2)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_PULSE_INT                      _MK_ENUM_CONST(3)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_RESERVED                       _MK_ENUM_CONST(4)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_DIRECT_QUSE                    _MK_ENUM_CONST(5)
#define EMC_FBIO_CFG5_0_EMC2PMACRO_CFG_QUSE_MODE_RESERVED1                      _MK_ENUM_CONST(6)

#define EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_FIELD                     _MK_FIELD_CONST(0xf, EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_SHIFT)
#define EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_RANGE                     23:20
#define EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_WOFFSET                   0x0
#define EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_DEFAULT                   _MK_MASK_CONST(0x4)
#define EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_SW_DEFAULT                        _MK_MASK_CONST(0x4)
#define EMC_FBIO_CFG5_0_ERR_RD_BUBBLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xf)

#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_FIELD                 _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_SHIFT)
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_RANGE                 24:24
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_WOFFSET                       0x0
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_INIT_ENUM                     DISABLED
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_LPDDR3_WR_PREAMBLE_TOGGLE_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_SHIFT                       _MK_SHIFT_CONST(25)
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_FIELD                       _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_LPDDR3_DRAM_SHIFT)
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_RANGE                       25:25
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_WOFFSET                     0x0
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_INIT_ENUM                   DISABLED
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_LPDDR3_DRAM_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_SHIFT                     _MK_SHIFT_CONST(26)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_FIELD                     _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_SHIFT)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_RANGE                     26:26
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_WOFFSET                   0x0
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_INIT_ENUM                 DISABLED
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ONE_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_SHIFT                    _MK_SHIFT_CONST(27)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_FIELD                    _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_SHIFT)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_RANGE                    27:27
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_WOFFSET                  0x0
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_INIT_ENUM                        DISABLED
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_CMD_BUS_RETURN_TO_ZERO_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_SHIFT                      _MK_SHIFT_CONST(28)
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_SHIFT)
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_RANGE                      28:28
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_WOFFSET                    0x0
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_INIT_ENUM                  ENABLED
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_MASK_PUTERM_N_DQS_PULLD_DURING_ZQCAL_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_SHIFT                    _MK_SHIFT_CONST(30)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_FIELD                    _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_SHIFT)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_RANGE                    30:30
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_WOFFSET                  0x0
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_INIT_ENUM                        DISABLED
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ONE_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_SHIFT                   _MK_SHIFT_CONST(31)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_FIELD                   _MK_FIELD_CONST(0x1, EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_SHIFT)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_RANGE                   31:31
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_WOFFSET                 0x0
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_INIT_ENUM                       DISABLED
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG5_0_DATA_BUS_RETURN_TO_ZERO_ENABLED                 _MK_ENUM_CONST(1)


// Reserved address 264 [0x108]

// Reserved address 268 [0x10c]

// Reserved address 272 [0x110]

// Register EMC_CFG_RSV_0
#define EMC_CFG_RSV_0                   _MK_ADDR_CONST(0x120)
#define EMC_CFG_RSV_0_SECURE                    0x0
#define EMC_CFG_RSV_0_SCR                       0
#define EMC_CFG_RSV_0_WORD_COUNT                        0x1
#define EMC_CFG_RSV_0_RESET_VAL                         _MK_MASK_CONST(0xff00ff00)
#define EMC_CFG_RSV_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_CFG_RSV_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_CFG_RSV_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_FIELD                  _MK_FIELD_CONST(0xff, EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_SHIFT)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_RANGE                  7:0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_WOFFSET                        0x0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_FIELD                  _MK_FIELD_CONST(0xff, EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_SHIFT)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_RANGE                  15:8
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_WOFFSET                        0x0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_DEFAULT                        _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_FIELD                  _MK_FIELD_CONST(0xff, EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_SHIFT)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_RANGE                  23:16
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_WOFFSET                        0x0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_FIELD                  _MK_FIELD_CONST(0xff, EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_SHIFT)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_RANGE                  31:24
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_WOFFSET                        0x0
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_DEFAULT                        _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_RSV_0_CFG_RESERVED_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_ACPD_CONTROL_0
#define EMC_ACPD_CONTROL_0                      _MK_ADDR_CONST(0x124)
#define EMC_ACPD_CONTROL_0_SECURE                       0x0
#define EMC_ACPD_CONTROL_0_SCR                  0
#define EMC_ACPD_CONTROL_0_WORD_COUNT                   0x1
#define EMC_ACPD_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_ACPD_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define EMC_ACPD_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_ACPD_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_ACPD_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_ACPD_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xffff, EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_SHIFT)
#define EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_RANGE                 15:0
#define EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_WOFFSET                       0x0
#define EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_MPC_0
#define EMC_MPC_0                       _MK_ADDR_CONST(0x128)
#define EMC_MPC_0_SECURE                        0x0
#define EMC_MPC_0_SCR                   0
#define EMC_MPC_0_WORD_COUNT                    0x1
#define EMC_MPC_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_MPC_0_RESET_MASK                    _MK_MASK_CONST(0xcc0003ff)
#define EMC_MPC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_MPC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xcc0003ff)
#define EMC_MPC_0_READ_MASK                     _MK_MASK_CONST(0xcc0003ff)
#define EMC_MPC_0_WRITE_MASK                    _MK_MASK_CONST(0xcc0003ff)
#define EMC_MPC_0_MPC_OP_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MPC_0_MPC_OP_FIELD                  _MK_FIELD_CONST(0x7f, EMC_MPC_0_MPC_OP_SHIFT)
#define EMC_MPC_0_MPC_OP_RANGE                  6:0
#define EMC_MPC_0_MPC_OP_WOFFSET                        0x0
#define EMC_MPC_0_MPC_OP_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_OP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_MPC_0_MPC_OP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_OP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)

#define EMC_MPC_0_MPC_CAS2_SHIFT                        _MK_SHIFT_CONST(7)
#define EMC_MPC_0_MPC_CAS2_FIELD                        _MK_FIELD_CONST(0x1, EMC_MPC_0_MPC_CAS2_SHIFT)
#define EMC_MPC_0_MPC_CAS2_RANGE                        7:7
#define EMC_MPC_0_MPC_CAS2_WOFFSET                      0x0
#define EMC_MPC_0_MPC_CAS2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_CAS2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MPC_0_MPC_CAS2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_CAS2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)

#define EMC_MPC_0_MPC_RD_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_MPC_0_MPC_RD_FIELD                  _MK_FIELD_CONST(0x1, EMC_MPC_0_MPC_RD_SHIFT)
#define EMC_MPC_0_MPC_RD_RANGE                  8:8
#define EMC_MPC_0_MPC_RD_WOFFSET                        0x0
#define EMC_MPC_0_MPC_RD_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_RD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_MPC_0_MPC_RD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_RD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

#define EMC_MPC_0_MPC_WR_SHIFT                  _MK_SHIFT_CONST(9)
#define EMC_MPC_0_MPC_WR_FIELD                  _MK_FIELD_CONST(0x1, EMC_MPC_0_MPC_WR_SHIFT)
#define EMC_MPC_0_MPC_WR_RANGE                  9:9
#define EMC_MPC_0_MPC_WR_WOFFSET                        0x0
#define EMC_MPC_0_MPC_WR_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_WR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_MPC_0_MPC_WR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_WR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)

#define EMC_MPC_0_MPC_SUBP_SELECTN_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_MPC_0_MPC_SUBP_SELECTN_FIELD                        _MK_FIELD_CONST(0x3, EMC_MPC_0_MPC_SUBP_SELECTN_SHIFT)
#define EMC_MPC_0_MPC_SUBP_SELECTN_RANGE                        27:26
#define EMC_MPC_0_MPC_SUBP_SELECTN_WOFFSET                      0x0
#define EMC_MPC_0_MPC_SUBP_SELECTN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_SUBP_SELECTN_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_MPC_0_MPC_SUBP_SELECTN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_SUBP_SELECTN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)

#define EMC_MPC_0_MPC_DEV_SELECTN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_MPC_0_MPC_DEV_SELECTN_FIELD                 _MK_FIELD_CONST(0x3, EMC_MPC_0_MPC_DEV_SELECTN_SHIFT)
#define EMC_MPC_0_MPC_DEV_SELECTN_RANGE                 31:30
#define EMC_MPC_0_MPC_DEV_SELECTN_WOFFSET                       0x0
#define EMC_MPC_0_MPC_DEV_SELECTN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_DEV_SELECTN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_MPC_0_MPC_DEV_SELECTN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MPC_0_MPC_DEV_SELECTN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x3)


// Register EMC_EMRS2_0
#define EMC_EMRS2_0                     _MK_ADDR_CONST(0x12c)
#define EMC_EMRS2_0_SECURE                      0x0
#define EMC_EMRS2_0_SCR                         0
#define EMC_EMRS2_0_WORD_COUNT                  0x1
#define EMC_EMRS2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_RESET_MASK                  _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS2_0_READ_MASK                   _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS2_0_WRITE_MASK                  _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS2_0_EMRS2_ADR_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_EMRS2_0_EMRS2_ADR_FIELD                     _MK_FIELD_CONST(0x3fff, EMC_EMRS2_0_EMRS2_ADR_SHIFT)
#define EMC_EMRS2_0_EMRS2_ADR_RANGE                     13:0
#define EMC_EMRS2_0_EMRS2_ADR_WOFFSET                   0x0
#define EMC_EMRS2_0_EMRS2_ADR_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_EMRS2_ADR_DEFAULT_MASK                      _MK_MASK_CONST(0x3fff)
#define EMC_EMRS2_0_EMRS2_ADR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_EMRS2_ADR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)

#define EMC_EMRS2_0_EMRS2_BA_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_EMRS2_0_EMRS2_BA_FIELD                      _MK_FIELD_CONST(0x3, EMC_EMRS2_0_EMRS2_BA_SHIFT)
#define EMC_EMRS2_0_EMRS2_BA_RANGE                      21:20
#define EMC_EMRS2_0_EMRS2_BA_WOFFSET                    0x0
#define EMC_EMRS2_0_EMRS2_BA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_EMRS2_BA_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_EMRS2_0_EMRS2_BA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_EMRS2_BA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_FIELD                    _MK_FIELD_CONST(0x1, EMC_EMRS2_0_USE_EMRS2_LONG_CNT_SHIFT)
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_RANGE                    26:26
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_WOFFSET                  0x0
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_INIT_ENUM                        SHORT
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_SHORT                    _MK_ENUM_CONST(0)
#define EMC_EMRS2_0_USE_EMRS2_LONG_CNT_LONG                     _MK_ENUM_CONST(1)

#define EMC_EMRS2_0_USE_EMRS2_EXT_CNT_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_EMRS2_0_USE_EMRS2_EXT_CNT_FIELD                     _MK_FIELD_CONST(0x1, EMC_EMRS2_0_USE_EMRS2_EXT_CNT_SHIFT)
#define EMC_EMRS2_0_USE_EMRS2_EXT_CNT_RANGE                     27:27
#define EMC_EMRS2_0_USE_EMRS2_EXT_CNT_WOFFSET                   0x0
#define EMC_EMRS2_0_USE_EMRS2_EXT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_USE_EMRS2_EXT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_EMRS2_0_USE_EMRS2_EXT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_USE_EMRS2_EXT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_EMRS2_0_EMRS2_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_EMRS2_0_EMRS2_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_EMRS2_0_EMRS2_DEV_SELECTN_SHIFT)
#define EMC_EMRS2_0_EMRS2_DEV_SELECTN_RANGE                     31:30
#define EMC_EMRS2_0_EMRS2_DEV_SELECTN_WOFFSET                   0x0
#define EMC_EMRS2_0_EMRS2_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_EMRS2_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_EMRS2_0_EMRS2_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMRS2_0_EMRS2_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_EMRS3_0
#define EMC_EMRS3_0                     _MK_ADDR_CONST(0x130)
#define EMC_EMRS3_0_SECURE                      0x0
#define EMC_EMRS3_0_SCR                         0
#define EMC_EMRS3_0_WORD_COUNT                  0x1
#define EMC_EMRS3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_RESET_MASK                  _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS3_0_READ_MASK                   _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS3_0_WRITE_MASK                  _MK_MASK_CONST(0xcc303fff)
#define EMC_EMRS3_0_EMRS3_ADR_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_EMRS3_0_EMRS3_ADR_FIELD                     _MK_FIELD_CONST(0x3fff, EMC_EMRS3_0_EMRS3_ADR_SHIFT)
#define EMC_EMRS3_0_EMRS3_ADR_RANGE                     13:0
#define EMC_EMRS3_0_EMRS3_ADR_WOFFSET                   0x0
#define EMC_EMRS3_0_EMRS3_ADR_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_EMRS3_ADR_DEFAULT_MASK                      _MK_MASK_CONST(0x3fff)
#define EMC_EMRS3_0_EMRS3_ADR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_EMRS3_ADR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)

#define EMC_EMRS3_0_EMRS3_BA_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_EMRS3_0_EMRS3_BA_FIELD                      _MK_FIELD_CONST(0x3, EMC_EMRS3_0_EMRS3_BA_SHIFT)
#define EMC_EMRS3_0_EMRS3_BA_RANGE                      21:20
#define EMC_EMRS3_0_EMRS3_BA_WOFFSET                    0x0
#define EMC_EMRS3_0_EMRS3_BA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_EMRS3_BA_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_EMRS3_0_EMRS3_BA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_EMRS3_BA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_FIELD                    _MK_FIELD_CONST(0x1, EMC_EMRS3_0_USE_EMRS3_LONG_CNT_SHIFT)
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_RANGE                    26:26
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_WOFFSET                  0x0
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_INIT_ENUM                        SHORT
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_SHORT                    _MK_ENUM_CONST(0)
#define EMC_EMRS3_0_USE_EMRS3_LONG_CNT_LONG                     _MK_ENUM_CONST(1)

#define EMC_EMRS3_0_USE_EMRS3_EXT_CNT_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_EMRS3_0_USE_EMRS3_EXT_CNT_FIELD                     _MK_FIELD_CONST(0x1, EMC_EMRS3_0_USE_EMRS3_EXT_CNT_SHIFT)
#define EMC_EMRS3_0_USE_EMRS3_EXT_CNT_RANGE                     27:27
#define EMC_EMRS3_0_USE_EMRS3_EXT_CNT_WOFFSET                   0x0
#define EMC_EMRS3_0_USE_EMRS3_EXT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_USE_EMRS3_EXT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_EMRS3_0_USE_EMRS3_EXT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_USE_EMRS3_EXT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_EMRS3_0_EMRS3_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_EMRS3_0_EMRS3_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_EMRS3_0_EMRS3_DEV_SELECTN_SHIFT)
#define EMC_EMRS3_0_EMRS3_DEV_SELECTN_RANGE                     31:30
#define EMC_EMRS3_0_EMRS3_DEV_SELECTN_WOFFSET                   0x0
#define EMC_EMRS3_0_EMRS3_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_EMRS3_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_EMRS3_0_EMRS3_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMRS3_0_EMRS3_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_MRW2_0
#define EMC_MRW2_0                      _MK_ADDR_CONST(0x134)
#define EMC_MRW2_0_SECURE                       0x0
#define EMC_MRW2_0_SCR                  0
#define EMC_MRW2_0_WORD_COUNT                   0x1
#define EMC_MRW2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_RESET_MASK                   _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW2_0_READ_MASK                    _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW2_0_WRITE_MASK                   _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW2_0_MRW2_OP_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_MRW2_0_MRW2_OP_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW2_0_MRW2_OP_SHIFT)
#define EMC_MRW2_0_MRW2_OP_RANGE                        7:0
#define EMC_MRW2_0_MRW2_OP_WOFFSET                      0x0
#define EMC_MRW2_0_MRW2_OP_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_MRW2_OP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW2_0_MRW2_OP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_MRW2_OP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW2_0_MRW2_MA_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_MRW2_0_MRW2_MA_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW2_0_MRW2_MA_SHIFT)
#define EMC_MRW2_0_MRW2_MA_RANGE                        23:16
#define EMC_MRW2_0_MRW2_MA_WOFFSET                      0x0
#define EMC_MRW2_0_MRW2_MA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_MRW2_MA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW2_0_MRW2_MA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_MRW2_MA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW2_0_USE_MRW2_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_MRW2_0_USE_MRW2_LONG_CNT_SHIFT)
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_RANGE                      26:26
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_WOFFSET                    0x0
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_MRW2_0_USE_MRW2_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_MRW2_0_USE_MRW2_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_MRW2_0_USE_MRW2_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_MRW2_0_USE_MRW2_EXT_CNT_SHIFT)
#define EMC_MRW2_0_USE_MRW2_EXT_CNT_RANGE                       27:27
#define EMC_MRW2_0_USE_MRW2_EXT_CNT_WOFFSET                     0x0
#define EMC_MRW2_0_USE_MRW2_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_USE_MRW2_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_MRW2_0_USE_MRW2_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_USE_MRW2_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_MRW2_0_MRW2_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_MRW2_0_MRW2_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_MRW2_0_MRW2_DEV_SELECTN_SHIFT)
#define EMC_MRW2_0_MRW2_DEV_SELECTN_RANGE                       31:30
#define EMC_MRW2_0_MRW2_DEV_SELECTN_WOFFSET                     0x0
#define EMC_MRW2_0_MRW2_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_MRW2_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_MRW2_0_MRW2_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW2_0_MRW2_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_MRW3_0
#define EMC_MRW3_0                      _MK_ADDR_CONST(0x138)
#define EMC_MRW3_0_SECURE                       0x0
#define EMC_MRW3_0_SCR                  0
#define EMC_MRW3_0_WORD_COUNT                   0x1
#define EMC_MRW3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_RESET_MASK                   _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW3_0_READ_MASK                    _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW3_0_WRITE_MASK                   _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW3_0_MRW3_OP_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_MRW3_0_MRW3_OP_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW3_0_MRW3_OP_SHIFT)
#define EMC_MRW3_0_MRW3_OP_RANGE                        7:0
#define EMC_MRW3_0_MRW3_OP_WOFFSET                      0x0
#define EMC_MRW3_0_MRW3_OP_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_MRW3_OP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW3_0_MRW3_OP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_MRW3_OP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW3_0_MRW3_MA_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_MRW3_0_MRW3_MA_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW3_0_MRW3_MA_SHIFT)
#define EMC_MRW3_0_MRW3_MA_RANGE                        23:16
#define EMC_MRW3_0_MRW3_MA_WOFFSET                      0x0
#define EMC_MRW3_0_MRW3_MA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_MRW3_MA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW3_0_MRW3_MA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_MRW3_MA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW3_0_USE_MRW3_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_MRW3_0_USE_MRW3_LONG_CNT_SHIFT)
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_RANGE                      26:26
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_WOFFSET                    0x0
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_MRW3_0_USE_MRW3_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_MRW3_0_USE_MRW3_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_MRW3_0_USE_MRW3_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_MRW3_0_USE_MRW3_EXT_CNT_SHIFT)
#define EMC_MRW3_0_USE_MRW3_EXT_CNT_RANGE                       27:27
#define EMC_MRW3_0_USE_MRW3_EXT_CNT_WOFFSET                     0x0
#define EMC_MRW3_0_USE_MRW3_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_USE_MRW3_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_MRW3_0_USE_MRW3_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_USE_MRW3_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_MRW3_0_MRW3_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_MRW3_0_MRW3_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_MRW3_0_MRW3_DEV_SELECTN_SHIFT)
#define EMC_MRW3_0_MRW3_DEV_SELECTN_RANGE                       31:30
#define EMC_MRW3_0_MRW3_DEV_SELECTN_WOFFSET                     0x0
#define EMC_MRW3_0_MRW3_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_MRW3_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_MRW3_0_MRW3_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW3_0_MRW3_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_MRW4_0
#define EMC_MRW4_0                      _MK_ADDR_CONST(0x13c)
#define EMC_MRW4_0_SECURE                       0x0
#define EMC_MRW4_0_SCR                  0
#define EMC_MRW4_0_WORD_COUNT                   0x1
#define EMC_MRW4_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_RESET_MASK                   _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW4_0_READ_MASK                    _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW4_0_WRITE_MASK                   _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW4_0_MRW4_OP_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_MRW4_0_MRW4_OP_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW4_0_MRW4_OP_SHIFT)
#define EMC_MRW4_0_MRW4_OP_RANGE                        7:0
#define EMC_MRW4_0_MRW4_OP_WOFFSET                      0x0
#define EMC_MRW4_0_MRW4_OP_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_MRW4_OP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW4_0_MRW4_OP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_MRW4_OP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW4_0_MRW4_MA_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_MRW4_0_MRW4_MA_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW4_0_MRW4_MA_SHIFT)
#define EMC_MRW4_0_MRW4_MA_RANGE                        23:16
#define EMC_MRW4_0_MRW4_MA_WOFFSET                      0x0
#define EMC_MRW4_0_MRW4_MA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_MRW4_MA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW4_0_MRW4_MA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_MRW4_MA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW4_0_USE_MRW4_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_MRW4_0_USE_MRW4_LONG_CNT_SHIFT)
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_RANGE                      26:26
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_WOFFSET                    0x0
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_MRW4_0_USE_MRW4_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_MRW4_0_USE_MRW4_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_MRW4_0_USE_MRW4_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_MRW4_0_USE_MRW4_EXT_CNT_SHIFT)
#define EMC_MRW4_0_USE_MRW4_EXT_CNT_RANGE                       27:27
#define EMC_MRW4_0_USE_MRW4_EXT_CNT_WOFFSET                     0x0
#define EMC_MRW4_0_USE_MRW4_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_USE_MRW4_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_MRW4_0_USE_MRW4_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_USE_MRW4_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_MRW4_0_MRW4_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_MRW4_0_MRW4_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_MRW4_0_MRW4_DEV_SELECTN_SHIFT)
#define EMC_MRW4_0_MRW4_DEV_SELECTN_RANGE                       31:30
#define EMC_MRW4_0_MRW4_DEV_SELECTN_WOFFSET                     0x0
#define EMC_MRW4_0_MRW4_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_MRW4_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_MRW4_0_MRW4_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW4_0_MRW4_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_MRW5_0
#define EMC_MRW5_0                      _MK_ADDR_CONST(0x4a0)
#define EMC_MRW5_0_SECURE                       0x0
#define EMC_MRW5_0_SCR                  0
#define EMC_MRW5_0_WORD_COUNT                   0x1
#define EMC_MRW5_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_RESET_MASK                   _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW5_0_READ_MASK                    _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW5_0_WRITE_MASK                   _MK_MASK_CONST(0xccff00ff)
#define EMC_MRW5_0_MRW5_OP_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_MRW5_0_MRW5_OP_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW5_0_MRW5_OP_SHIFT)
#define EMC_MRW5_0_MRW5_OP_RANGE                        7:0
#define EMC_MRW5_0_MRW5_OP_WOFFSET                      0x0
#define EMC_MRW5_0_MRW5_OP_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_MRW5_OP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW5_0_MRW5_OP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_MRW5_OP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW5_0_MRW5_MA_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_MRW5_0_MRW5_MA_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW5_0_MRW5_MA_SHIFT)
#define EMC_MRW5_0_MRW5_MA_RANGE                        23:16
#define EMC_MRW5_0_MRW5_MA_WOFFSET                      0x0
#define EMC_MRW5_0_MRW5_MA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_MRW5_MA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW5_0_MRW5_MA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_MRW5_MA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW5_0_USE_MRW5_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_MRW5_0_USE_MRW5_LONG_CNT_SHIFT)
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_RANGE                      26:26
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_WOFFSET                    0x0
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_MRW5_0_USE_MRW5_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_MRW5_0_USE_MRW5_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_MRW5_0_USE_MRW5_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_MRW5_0_USE_MRW5_EXT_CNT_SHIFT)
#define EMC_MRW5_0_USE_MRW5_EXT_CNT_RANGE                       27:27
#define EMC_MRW5_0_USE_MRW5_EXT_CNT_WOFFSET                     0x0
#define EMC_MRW5_0_USE_MRW5_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_USE_MRW5_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_MRW5_0_USE_MRW5_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_USE_MRW5_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_MRW5_0_MRW5_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_MRW5_0_MRW5_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_MRW5_0_MRW5_DEV_SELECTN_SHIFT)
#define EMC_MRW5_0_MRW5_DEV_SELECTN_RANGE                       31:30
#define EMC_MRW5_0_MRW5_DEV_SELECTN_WOFFSET                     0x0
#define EMC_MRW5_0_MRW5_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_MRW5_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_MRW5_0_MRW5_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW5_0_MRW5_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_MRW6_0
#define EMC_MRW6_0                      _MK_ADDR_CONST(0x4a4)
#define EMC_MRW6_0_SECURE                       0x0
#define EMC_MRW6_0_SCR                  0
#define EMC_MRW6_0_WORD_COUNT                   0x1
#define EMC_MRW6_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_RESET_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW6_0_READ_MASK                    _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW6_0_WRITE_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW6_0_MRW6_OP_SP0_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_MRW6_0_MRW6_OP_SP0_FIELD                    _MK_FIELD_CONST(0xff, EMC_MRW6_0_MRW6_OP_SP0_SHIFT)
#define EMC_MRW6_0_MRW6_OP_SP0_RANGE                    7:0
#define EMC_MRW6_0_MRW6_OP_SP0_WOFFSET                  0x0
#define EMC_MRW6_0_MRW6_OP_SP0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_OP_SP0_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_MRW6_0_MRW6_OP_SP0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_OP_SP0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EMC_MRW6_0_MRW6_OP_SP1_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_MRW6_0_MRW6_OP_SP1_FIELD                    _MK_FIELD_CONST(0xff, EMC_MRW6_0_MRW6_OP_SP1_SHIFT)
#define EMC_MRW6_0_MRW6_OP_SP1_RANGE                    15:8
#define EMC_MRW6_0_MRW6_OP_SP1_WOFFSET                  0x0
#define EMC_MRW6_0_MRW6_OP_SP1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_OP_SP1_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_MRW6_0_MRW6_OP_SP1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_OP_SP1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EMC_MRW6_0_MRW6_MA_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_MRW6_0_MRW6_MA_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW6_0_MRW6_MA_SHIFT)
#define EMC_MRW6_0_MRW6_MA_RANGE                        23:16
#define EMC_MRW6_0_MRW6_MA_WOFFSET                      0x0
#define EMC_MRW6_0_MRW6_MA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_MA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW6_0_MRW6_MA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_MA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW6_0_MRW6_SP_SELECTN_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_MRW6_0_MRW6_SP_SELECTN_FIELD                        _MK_FIELD_CONST(0x3, EMC_MRW6_0_MRW6_SP_SELECTN_SHIFT)
#define EMC_MRW6_0_MRW6_SP_SELECTN_RANGE                        25:24
#define EMC_MRW6_0_MRW6_SP_SELECTN_WOFFSET                      0x0
#define EMC_MRW6_0_MRW6_SP_SELECTN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_SP_SELECTN_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_MRW6_0_MRW6_SP_SELECTN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_SP_SELECTN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)

#define EMC_MRW6_0_USE_MRW6_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_MRW6_0_USE_MRW6_LONG_CNT_SHIFT)
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_RANGE                      26:26
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_WOFFSET                    0x0
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_MRW6_0_USE_MRW6_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_MRW6_0_USE_MRW6_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_MRW6_0_USE_MRW6_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_MRW6_0_USE_MRW6_EXT_CNT_SHIFT)
#define EMC_MRW6_0_USE_MRW6_EXT_CNT_RANGE                       27:27
#define EMC_MRW6_0_USE_MRW6_EXT_CNT_WOFFSET                     0x0
#define EMC_MRW6_0_USE_MRW6_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_USE_MRW6_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_MRW6_0_USE_MRW6_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_USE_MRW6_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_MRW6_0_MRW6_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_MRW6_0_MRW6_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_MRW6_0_MRW6_DEV_SELECTN_SHIFT)
#define EMC_MRW6_0_MRW6_DEV_SELECTN_RANGE                       31:30
#define EMC_MRW6_0_MRW6_DEV_SELECTN_WOFFSET                     0x0
#define EMC_MRW6_0_MRW6_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_MRW6_0_MRW6_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW6_0_MRW6_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_MRW7_0
#define EMC_MRW7_0                      _MK_ADDR_CONST(0x4a8)
#define EMC_MRW7_0_SECURE                       0x0
#define EMC_MRW7_0_SCR                  0
#define EMC_MRW7_0_WORD_COUNT                   0x1
#define EMC_MRW7_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_RESET_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW7_0_READ_MASK                    _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW7_0_WRITE_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW7_0_MRW7_OP_SP0_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_MRW7_0_MRW7_OP_SP0_FIELD                    _MK_FIELD_CONST(0xff, EMC_MRW7_0_MRW7_OP_SP0_SHIFT)
#define EMC_MRW7_0_MRW7_OP_SP0_RANGE                    7:0
#define EMC_MRW7_0_MRW7_OP_SP0_WOFFSET                  0x0
#define EMC_MRW7_0_MRW7_OP_SP0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_OP_SP0_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_MRW7_0_MRW7_OP_SP0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_OP_SP0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EMC_MRW7_0_MRW7_OP_SP1_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_MRW7_0_MRW7_OP_SP1_FIELD                    _MK_FIELD_CONST(0xff, EMC_MRW7_0_MRW7_OP_SP1_SHIFT)
#define EMC_MRW7_0_MRW7_OP_SP1_RANGE                    15:8
#define EMC_MRW7_0_MRW7_OP_SP1_WOFFSET                  0x0
#define EMC_MRW7_0_MRW7_OP_SP1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_OP_SP1_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_MRW7_0_MRW7_OP_SP1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_OP_SP1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EMC_MRW7_0_MRW7_MA_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_MRW7_0_MRW7_MA_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW7_0_MRW7_MA_SHIFT)
#define EMC_MRW7_0_MRW7_MA_RANGE                        23:16
#define EMC_MRW7_0_MRW7_MA_WOFFSET                      0x0
#define EMC_MRW7_0_MRW7_MA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_MA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW7_0_MRW7_MA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_MA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW7_0_MRW7_SP_SELECTN_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_MRW7_0_MRW7_SP_SELECTN_FIELD                        _MK_FIELD_CONST(0x3, EMC_MRW7_0_MRW7_SP_SELECTN_SHIFT)
#define EMC_MRW7_0_MRW7_SP_SELECTN_RANGE                        25:24
#define EMC_MRW7_0_MRW7_SP_SELECTN_WOFFSET                      0x0
#define EMC_MRW7_0_MRW7_SP_SELECTN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_SP_SELECTN_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_MRW7_0_MRW7_SP_SELECTN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_SP_SELECTN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)

#define EMC_MRW7_0_USE_MRW7_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_MRW7_0_USE_MRW7_LONG_CNT_SHIFT)
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_RANGE                      26:26
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_WOFFSET                    0x0
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_MRW7_0_USE_MRW7_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_MRW7_0_USE_MRW7_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_MRW7_0_USE_MRW7_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_MRW7_0_USE_MRW7_EXT_CNT_SHIFT)
#define EMC_MRW7_0_USE_MRW7_EXT_CNT_RANGE                       27:27
#define EMC_MRW7_0_USE_MRW7_EXT_CNT_WOFFSET                     0x0
#define EMC_MRW7_0_USE_MRW7_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_USE_MRW7_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_MRW7_0_USE_MRW7_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_USE_MRW7_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_MRW7_0_MRW7_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_MRW7_0_MRW7_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_MRW7_0_MRW7_DEV_SELECTN_SHIFT)
#define EMC_MRW7_0_MRW7_DEV_SELECTN_RANGE                       31:30
#define EMC_MRW7_0_MRW7_DEV_SELECTN_WOFFSET                     0x0
#define EMC_MRW7_0_MRW7_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_MRW7_0_MRW7_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW7_0_MRW7_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_MRW8_0
#define EMC_MRW8_0                      _MK_ADDR_CONST(0x4ac)
#define EMC_MRW8_0_SECURE                       0x0
#define EMC_MRW8_0_SCR                  0
#define EMC_MRW8_0_WORD_COUNT                   0x1
#define EMC_MRW8_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_RESET_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW8_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW8_0_READ_MASK                    _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW8_0_WRITE_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW8_0_MRW8_OP_SP0_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_MRW8_0_MRW8_OP_SP0_FIELD                    _MK_FIELD_CONST(0xff, EMC_MRW8_0_MRW8_OP_SP0_SHIFT)
#define EMC_MRW8_0_MRW8_OP_SP0_RANGE                    7:0
#define EMC_MRW8_0_MRW8_OP_SP0_WOFFSET                  0x0
#define EMC_MRW8_0_MRW8_OP_SP0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_OP_SP0_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_MRW8_0_MRW8_OP_SP0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_OP_SP0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EMC_MRW8_0_MRW8_OP_SP1_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_MRW8_0_MRW8_OP_SP1_FIELD                    _MK_FIELD_CONST(0xff, EMC_MRW8_0_MRW8_OP_SP1_SHIFT)
#define EMC_MRW8_0_MRW8_OP_SP1_RANGE                    15:8
#define EMC_MRW8_0_MRW8_OP_SP1_WOFFSET                  0x0
#define EMC_MRW8_0_MRW8_OP_SP1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_OP_SP1_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_MRW8_0_MRW8_OP_SP1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_OP_SP1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EMC_MRW8_0_MRW8_MA_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_MRW8_0_MRW8_MA_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW8_0_MRW8_MA_SHIFT)
#define EMC_MRW8_0_MRW8_MA_RANGE                        23:16
#define EMC_MRW8_0_MRW8_MA_WOFFSET                      0x0
#define EMC_MRW8_0_MRW8_MA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_MA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW8_0_MRW8_MA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_MA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW8_0_MRW8_SP_SELECTN_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_MRW8_0_MRW8_SP_SELECTN_FIELD                        _MK_FIELD_CONST(0x3, EMC_MRW8_0_MRW8_SP_SELECTN_SHIFT)
#define EMC_MRW8_0_MRW8_SP_SELECTN_RANGE                        25:24
#define EMC_MRW8_0_MRW8_SP_SELECTN_WOFFSET                      0x0
#define EMC_MRW8_0_MRW8_SP_SELECTN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_SP_SELECTN_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_MRW8_0_MRW8_SP_SELECTN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_SP_SELECTN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)

#define EMC_MRW8_0_USE_MRW8_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_MRW8_0_USE_MRW8_LONG_CNT_SHIFT)
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_RANGE                      26:26
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_WOFFSET                    0x0
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_MRW8_0_USE_MRW8_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_MRW8_0_USE_MRW8_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_MRW8_0_USE_MRW8_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_MRW8_0_USE_MRW8_EXT_CNT_SHIFT)
#define EMC_MRW8_0_USE_MRW8_EXT_CNT_RANGE                       27:27
#define EMC_MRW8_0_USE_MRW8_EXT_CNT_WOFFSET                     0x0
#define EMC_MRW8_0_USE_MRW8_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_USE_MRW8_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_MRW8_0_USE_MRW8_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_USE_MRW8_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_MRW8_0_MRW8_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_MRW8_0_MRW8_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_MRW8_0_MRW8_DEV_SELECTN_SHIFT)
#define EMC_MRW8_0_MRW8_DEV_SELECTN_RANGE                       31:30
#define EMC_MRW8_0_MRW8_DEV_SELECTN_WOFFSET                     0x0
#define EMC_MRW8_0_MRW8_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_MRW8_0_MRW8_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW8_0_MRW8_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_MRW9_0
#define EMC_MRW9_0                      _MK_ADDR_CONST(0x4b0)
#define EMC_MRW9_0_SECURE                       0x0
#define EMC_MRW9_0_SCR                  0
#define EMC_MRW9_0_WORD_COUNT                   0x1
#define EMC_MRW9_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_RESET_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW9_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW9_0_READ_MASK                    _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW9_0_WRITE_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW9_0_MRW9_OP_SP0_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_MRW9_0_MRW9_OP_SP0_FIELD                    _MK_FIELD_CONST(0xff, EMC_MRW9_0_MRW9_OP_SP0_SHIFT)
#define EMC_MRW9_0_MRW9_OP_SP0_RANGE                    7:0
#define EMC_MRW9_0_MRW9_OP_SP0_WOFFSET                  0x0
#define EMC_MRW9_0_MRW9_OP_SP0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_OP_SP0_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_MRW9_0_MRW9_OP_SP0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_OP_SP0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EMC_MRW9_0_MRW9_OP_SP1_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_MRW9_0_MRW9_OP_SP1_FIELD                    _MK_FIELD_CONST(0xff, EMC_MRW9_0_MRW9_OP_SP1_SHIFT)
#define EMC_MRW9_0_MRW9_OP_SP1_RANGE                    15:8
#define EMC_MRW9_0_MRW9_OP_SP1_WOFFSET                  0x0
#define EMC_MRW9_0_MRW9_OP_SP1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_OP_SP1_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_MRW9_0_MRW9_OP_SP1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_OP_SP1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xff)

#define EMC_MRW9_0_MRW9_MA_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_MRW9_0_MRW9_MA_FIELD                        _MK_FIELD_CONST(0xff, EMC_MRW9_0_MRW9_MA_SHIFT)
#define EMC_MRW9_0_MRW9_MA_RANGE                        23:16
#define EMC_MRW9_0_MRW9_MA_WOFFSET                      0x0
#define EMC_MRW9_0_MRW9_MA_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_MA_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_MRW9_0_MRW9_MA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_MA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0xff)

#define EMC_MRW9_0_MRW9_SP_SELECTN_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_MRW9_0_MRW9_SP_SELECTN_FIELD                        _MK_FIELD_CONST(0x3, EMC_MRW9_0_MRW9_SP_SELECTN_SHIFT)
#define EMC_MRW9_0_MRW9_SP_SELECTN_RANGE                        25:24
#define EMC_MRW9_0_MRW9_SP_SELECTN_WOFFSET                      0x0
#define EMC_MRW9_0_MRW9_SP_SELECTN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_SP_SELECTN_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_MRW9_0_MRW9_SP_SELECTN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_SP_SELECTN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x3)

#define EMC_MRW9_0_USE_MRW9_LONG_CNT_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_FIELD                      _MK_FIELD_CONST(0x1, EMC_MRW9_0_USE_MRW9_LONG_CNT_SHIFT)
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_RANGE                      26:26
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_WOFFSET                    0x0
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_INIT_ENUM                  SHORT
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_SHORT                      _MK_ENUM_CONST(0)
#define EMC_MRW9_0_USE_MRW9_LONG_CNT_LONG                       _MK_ENUM_CONST(1)

#define EMC_MRW9_0_USE_MRW9_EXT_CNT_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_MRW9_0_USE_MRW9_EXT_CNT_FIELD                       _MK_FIELD_CONST(0x1, EMC_MRW9_0_USE_MRW9_EXT_CNT_SHIFT)
#define EMC_MRW9_0_USE_MRW9_EXT_CNT_RANGE                       27:27
#define EMC_MRW9_0_USE_MRW9_EXT_CNT_WOFFSET                     0x0
#define EMC_MRW9_0_USE_MRW9_EXT_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_USE_MRW9_EXT_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_MRW9_0_USE_MRW9_EXT_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_USE_MRW9_EXT_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_MRW9_0_MRW9_DEV_SELECTN_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_MRW9_0_MRW9_DEV_SELECTN_FIELD                       _MK_FIELD_CONST(0x3, EMC_MRW9_0_MRW9_DEV_SELECTN_SHIFT)
#define EMC_MRW9_0_MRW9_DEV_SELECTN_RANGE                       31:30
#define EMC_MRW9_0_MRW9_DEV_SELECTN_WOFFSET                     0x0
#define EMC_MRW9_0_MRW9_DEV_SELECTN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_DEV_SELECTN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_MRW9_0_MRW9_DEV_SELECTN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW9_0_MRW9_DEV_SELECTN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)


// Register EMC_MRW10_0
#define EMC_MRW10_0                     _MK_ADDR_CONST(0x4b4)
#define EMC_MRW10_0_SECURE                      0x0
#define EMC_MRW10_0_SCR                         0
#define EMC_MRW10_0_WORD_COUNT                  0x1
#define EMC_MRW10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_RESET_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW10_0_READ_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW10_0_WRITE_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW10_0_MRW10_OP_SP0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MRW10_0_MRW10_OP_SP0_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW10_0_MRW10_OP_SP0_SHIFT)
#define EMC_MRW10_0_MRW10_OP_SP0_RANGE                  7:0
#define EMC_MRW10_0_MRW10_OP_SP0_WOFFSET                        0x0
#define EMC_MRW10_0_MRW10_OP_SP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_OP_SP0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW10_0_MRW10_OP_SP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_OP_SP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW10_0_MRW10_OP_SP1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_MRW10_0_MRW10_OP_SP1_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW10_0_MRW10_OP_SP1_SHIFT)
#define EMC_MRW10_0_MRW10_OP_SP1_RANGE                  15:8
#define EMC_MRW10_0_MRW10_OP_SP1_WOFFSET                        0x0
#define EMC_MRW10_0_MRW10_OP_SP1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_OP_SP1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW10_0_MRW10_OP_SP1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_OP_SP1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW10_0_MRW10_MA_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_MRW10_0_MRW10_MA_FIELD                      _MK_FIELD_CONST(0xff, EMC_MRW10_0_MRW10_MA_SHIFT)
#define EMC_MRW10_0_MRW10_MA_RANGE                      23:16
#define EMC_MRW10_0_MRW10_MA_WOFFSET                    0x0
#define EMC_MRW10_0_MRW10_MA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_MA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_MRW10_0_MRW10_MA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_MA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define EMC_MRW10_0_MRW10_SP_SELECTN_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_MRW10_0_MRW10_SP_SELECTN_FIELD                      _MK_FIELD_CONST(0x3, EMC_MRW10_0_MRW10_SP_SELECTN_SHIFT)
#define EMC_MRW10_0_MRW10_SP_SELECTN_RANGE                      25:24
#define EMC_MRW10_0_MRW10_SP_SELECTN_WOFFSET                    0x0
#define EMC_MRW10_0_MRW10_SP_SELECTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_SP_SELECTN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_MRW10_0_MRW10_SP_SELECTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_SP_SELECTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_MRW10_0_USE_MRW10_LONG_CNT_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_FIELD                    _MK_FIELD_CONST(0x1, EMC_MRW10_0_USE_MRW10_LONG_CNT_SHIFT)
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_RANGE                    26:26
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_WOFFSET                  0x0
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_INIT_ENUM                        SHORT
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_SHORT                    _MK_ENUM_CONST(0)
#define EMC_MRW10_0_USE_MRW10_LONG_CNT_LONG                     _MK_ENUM_CONST(1)

#define EMC_MRW10_0_USE_MRW10_EXT_CNT_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_MRW10_0_USE_MRW10_EXT_CNT_FIELD                     _MK_FIELD_CONST(0x1, EMC_MRW10_0_USE_MRW10_EXT_CNT_SHIFT)
#define EMC_MRW10_0_USE_MRW10_EXT_CNT_RANGE                     27:27
#define EMC_MRW10_0_USE_MRW10_EXT_CNT_WOFFSET                   0x0
#define EMC_MRW10_0_USE_MRW10_EXT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_USE_MRW10_EXT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRW10_0_USE_MRW10_EXT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_USE_MRW10_EXT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_MRW10_0_MRW10_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_MRW10_0_MRW10_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_MRW10_0_MRW10_DEV_SELECTN_SHIFT)
#define EMC_MRW10_0_MRW10_DEV_SELECTN_RANGE                     31:30
#define EMC_MRW10_0_MRW10_DEV_SELECTN_WOFFSET                   0x0
#define EMC_MRW10_0_MRW10_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_MRW10_0_MRW10_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW10_0_MRW10_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_MRW11_0
#define EMC_MRW11_0                     _MK_ADDR_CONST(0x4b8)
#define EMC_MRW11_0_SECURE                      0x0
#define EMC_MRW11_0_SCR                         0
#define EMC_MRW11_0_WORD_COUNT                  0x1
#define EMC_MRW11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_RESET_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW11_0_READ_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW11_0_WRITE_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW11_0_MRW11_OP_SP0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MRW11_0_MRW11_OP_SP0_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW11_0_MRW11_OP_SP0_SHIFT)
#define EMC_MRW11_0_MRW11_OP_SP0_RANGE                  7:0
#define EMC_MRW11_0_MRW11_OP_SP0_WOFFSET                        0x0
#define EMC_MRW11_0_MRW11_OP_SP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_OP_SP0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW11_0_MRW11_OP_SP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_OP_SP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW11_0_MRW11_OP_SP1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_MRW11_0_MRW11_OP_SP1_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW11_0_MRW11_OP_SP1_SHIFT)
#define EMC_MRW11_0_MRW11_OP_SP1_RANGE                  15:8
#define EMC_MRW11_0_MRW11_OP_SP1_WOFFSET                        0x0
#define EMC_MRW11_0_MRW11_OP_SP1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_OP_SP1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW11_0_MRW11_OP_SP1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_OP_SP1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW11_0_MRW11_MA_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_MRW11_0_MRW11_MA_FIELD                      _MK_FIELD_CONST(0xff, EMC_MRW11_0_MRW11_MA_SHIFT)
#define EMC_MRW11_0_MRW11_MA_RANGE                      23:16
#define EMC_MRW11_0_MRW11_MA_WOFFSET                    0x0
#define EMC_MRW11_0_MRW11_MA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_MA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_MRW11_0_MRW11_MA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_MA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define EMC_MRW11_0_MRW11_SP_SELECTN_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_MRW11_0_MRW11_SP_SELECTN_FIELD                      _MK_FIELD_CONST(0x3, EMC_MRW11_0_MRW11_SP_SELECTN_SHIFT)
#define EMC_MRW11_0_MRW11_SP_SELECTN_RANGE                      25:24
#define EMC_MRW11_0_MRW11_SP_SELECTN_WOFFSET                    0x0
#define EMC_MRW11_0_MRW11_SP_SELECTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_SP_SELECTN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_MRW11_0_MRW11_SP_SELECTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_SP_SELECTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_MRW11_0_USE_MRW11_LONG_CNT_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_FIELD                    _MK_FIELD_CONST(0x1, EMC_MRW11_0_USE_MRW11_LONG_CNT_SHIFT)
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_RANGE                    26:26
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_WOFFSET                  0x0
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_INIT_ENUM                        SHORT
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_SHORT                    _MK_ENUM_CONST(0)
#define EMC_MRW11_0_USE_MRW11_LONG_CNT_LONG                     _MK_ENUM_CONST(1)

#define EMC_MRW11_0_USE_MRW11_EXT_CNT_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_MRW11_0_USE_MRW11_EXT_CNT_FIELD                     _MK_FIELD_CONST(0x1, EMC_MRW11_0_USE_MRW11_EXT_CNT_SHIFT)
#define EMC_MRW11_0_USE_MRW11_EXT_CNT_RANGE                     27:27
#define EMC_MRW11_0_USE_MRW11_EXT_CNT_WOFFSET                   0x0
#define EMC_MRW11_0_USE_MRW11_EXT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_USE_MRW11_EXT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRW11_0_USE_MRW11_EXT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_USE_MRW11_EXT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_MRW11_0_MRW11_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_MRW11_0_MRW11_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_MRW11_0_MRW11_DEV_SELECTN_SHIFT)
#define EMC_MRW11_0_MRW11_DEV_SELECTN_RANGE                     31:30
#define EMC_MRW11_0_MRW11_DEV_SELECTN_WOFFSET                   0x0
#define EMC_MRW11_0_MRW11_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_MRW11_0_MRW11_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW11_0_MRW11_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_MRW12_0
#define EMC_MRW12_0                     _MK_ADDR_CONST(0x4bc)
#define EMC_MRW12_0_SECURE                      0x0
#define EMC_MRW12_0_SCR                         0
#define EMC_MRW12_0_WORD_COUNT                  0x1
#define EMC_MRW12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_RESET_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW12_0_READ_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW12_0_WRITE_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW12_0_MRW12_OP_SP0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MRW12_0_MRW12_OP_SP0_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW12_0_MRW12_OP_SP0_SHIFT)
#define EMC_MRW12_0_MRW12_OP_SP0_RANGE                  7:0
#define EMC_MRW12_0_MRW12_OP_SP0_WOFFSET                        0x0
#define EMC_MRW12_0_MRW12_OP_SP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_OP_SP0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW12_0_MRW12_OP_SP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_OP_SP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW12_0_MRW12_OP_SP1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_MRW12_0_MRW12_OP_SP1_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW12_0_MRW12_OP_SP1_SHIFT)
#define EMC_MRW12_0_MRW12_OP_SP1_RANGE                  15:8
#define EMC_MRW12_0_MRW12_OP_SP1_WOFFSET                        0x0
#define EMC_MRW12_0_MRW12_OP_SP1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_OP_SP1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW12_0_MRW12_OP_SP1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_OP_SP1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW12_0_MRW12_MA_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_MRW12_0_MRW12_MA_FIELD                      _MK_FIELD_CONST(0xff, EMC_MRW12_0_MRW12_MA_SHIFT)
#define EMC_MRW12_0_MRW12_MA_RANGE                      23:16
#define EMC_MRW12_0_MRW12_MA_WOFFSET                    0x0
#define EMC_MRW12_0_MRW12_MA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_MA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_MRW12_0_MRW12_MA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_MA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define EMC_MRW12_0_MRW12_SP_SELECTN_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_MRW12_0_MRW12_SP_SELECTN_FIELD                      _MK_FIELD_CONST(0x3, EMC_MRW12_0_MRW12_SP_SELECTN_SHIFT)
#define EMC_MRW12_0_MRW12_SP_SELECTN_RANGE                      25:24
#define EMC_MRW12_0_MRW12_SP_SELECTN_WOFFSET                    0x0
#define EMC_MRW12_0_MRW12_SP_SELECTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_SP_SELECTN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_MRW12_0_MRW12_SP_SELECTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_SP_SELECTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_MRW12_0_USE_MRW12_LONG_CNT_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_FIELD                    _MK_FIELD_CONST(0x1, EMC_MRW12_0_USE_MRW12_LONG_CNT_SHIFT)
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_RANGE                    26:26
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_WOFFSET                  0x0
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_INIT_ENUM                        SHORT
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_SHORT                    _MK_ENUM_CONST(0)
#define EMC_MRW12_0_USE_MRW12_LONG_CNT_LONG                     _MK_ENUM_CONST(1)

#define EMC_MRW12_0_USE_MRW12_EXT_CNT_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_MRW12_0_USE_MRW12_EXT_CNT_FIELD                     _MK_FIELD_CONST(0x1, EMC_MRW12_0_USE_MRW12_EXT_CNT_SHIFT)
#define EMC_MRW12_0_USE_MRW12_EXT_CNT_RANGE                     27:27
#define EMC_MRW12_0_USE_MRW12_EXT_CNT_WOFFSET                   0x0
#define EMC_MRW12_0_USE_MRW12_EXT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_USE_MRW12_EXT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRW12_0_USE_MRW12_EXT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_USE_MRW12_EXT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_MRW12_0_MRW12_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_MRW12_0_MRW12_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_MRW12_0_MRW12_DEV_SELECTN_SHIFT)
#define EMC_MRW12_0_MRW12_DEV_SELECTN_RANGE                     31:30
#define EMC_MRW12_0_MRW12_DEV_SELECTN_WOFFSET                   0x0
#define EMC_MRW12_0_MRW12_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_MRW12_0_MRW12_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW12_0_MRW12_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_MRW13_0
#define EMC_MRW13_0                     _MK_ADDR_CONST(0x4c0)
#define EMC_MRW13_0_SECURE                      0x0
#define EMC_MRW13_0_SCR                         0
#define EMC_MRW13_0_WORD_COUNT                  0x1
#define EMC_MRW13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_RESET_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW13_0_READ_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW13_0_WRITE_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW13_0_MRW13_OP_SP0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MRW13_0_MRW13_OP_SP0_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW13_0_MRW13_OP_SP0_SHIFT)
#define EMC_MRW13_0_MRW13_OP_SP0_RANGE                  7:0
#define EMC_MRW13_0_MRW13_OP_SP0_WOFFSET                        0x0
#define EMC_MRW13_0_MRW13_OP_SP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_OP_SP0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW13_0_MRW13_OP_SP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_OP_SP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW13_0_MRW13_OP_SP1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_MRW13_0_MRW13_OP_SP1_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW13_0_MRW13_OP_SP1_SHIFT)
#define EMC_MRW13_0_MRW13_OP_SP1_RANGE                  15:8
#define EMC_MRW13_0_MRW13_OP_SP1_WOFFSET                        0x0
#define EMC_MRW13_0_MRW13_OP_SP1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_OP_SP1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW13_0_MRW13_OP_SP1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_OP_SP1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW13_0_MRW13_MA_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_MRW13_0_MRW13_MA_FIELD                      _MK_FIELD_CONST(0xff, EMC_MRW13_0_MRW13_MA_SHIFT)
#define EMC_MRW13_0_MRW13_MA_RANGE                      23:16
#define EMC_MRW13_0_MRW13_MA_WOFFSET                    0x0
#define EMC_MRW13_0_MRW13_MA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_MA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_MRW13_0_MRW13_MA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_MA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define EMC_MRW13_0_MRW13_SP_SELECTN_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_MRW13_0_MRW13_SP_SELECTN_FIELD                      _MK_FIELD_CONST(0x3, EMC_MRW13_0_MRW13_SP_SELECTN_SHIFT)
#define EMC_MRW13_0_MRW13_SP_SELECTN_RANGE                      25:24
#define EMC_MRW13_0_MRW13_SP_SELECTN_WOFFSET                    0x0
#define EMC_MRW13_0_MRW13_SP_SELECTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_SP_SELECTN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_MRW13_0_MRW13_SP_SELECTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_SP_SELECTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_MRW13_0_USE_MRW13_LONG_CNT_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_FIELD                    _MK_FIELD_CONST(0x1, EMC_MRW13_0_USE_MRW13_LONG_CNT_SHIFT)
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_RANGE                    26:26
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_WOFFSET                  0x0
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_INIT_ENUM                        SHORT
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_SHORT                    _MK_ENUM_CONST(0)
#define EMC_MRW13_0_USE_MRW13_LONG_CNT_LONG                     _MK_ENUM_CONST(1)

#define EMC_MRW13_0_USE_MRW13_EXT_CNT_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_MRW13_0_USE_MRW13_EXT_CNT_FIELD                     _MK_FIELD_CONST(0x1, EMC_MRW13_0_USE_MRW13_EXT_CNT_SHIFT)
#define EMC_MRW13_0_USE_MRW13_EXT_CNT_RANGE                     27:27
#define EMC_MRW13_0_USE_MRW13_EXT_CNT_WOFFSET                   0x0
#define EMC_MRW13_0_USE_MRW13_EXT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_USE_MRW13_EXT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRW13_0_USE_MRW13_EXT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_USE_MRW13_EXT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_MRW13_0_MRW13_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_MRW13_0_MRW13_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_MRW13_0_MRW13_DEV_SELECTN_SHIFT)
#define EMC_MRW13_0_MRW13_DEV_SELECTN_RANGE                     31:30
#define EMC_MRW13_0_MRW13_DEV_SELECTN_WOFFSET                   0x0
#define EMC_MRW13_0_MRW13_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_MRW13_0_MRW13_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW13_0_MRW13_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_MRW14_0
#define EMC_MRW14_0                     _MK_ADDR_CONST(0x4c4)
#define EMC_MRW14_0_SECURE                      0x0
#define EMC_MRW14_0_SCR                         0
#define EMC_MRW14_0_WORD_COUNT                  0x1
#define EMC_MRW14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_RESET_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW14_0_READ_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW14_0_WRITE_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW14_0_MRW14_OP_SP0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MRW14_0_MRW14_OP_SP0_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW14_0_MRW14_OP_SP0_SHIFT)
#define EMC_MRW14_0_MRW14_OP_SP0_RANGE                  7:0
#define EMC_MRW14_0_MRW14_OP_SP0_WOFFSET                        0x0
#define EMC_MRW14_0_MRW14_OP_SP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_OP_SP0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW14_0_MRW14_OP_SP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_OP_SP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW14_0_MRW14_OP_SP1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_MRW14_0_MRW14_OP_SP1_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW14_0_MRW14_OP_SP1_SHIFT)
#define EMC_MRW14_0_MRW14_OP_SP1_RANGE                  15:8
#define EMC_MRW14_0_MRW14_OP_SP1_WOFFSET                        0x0
#define EMC_MRW14_0_MRW14_OP_SP1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_OP_SP1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW14_0_MRW14_OP_SP1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_OP_SP1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW14_0_MRW14_MA_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_MRW14_0_MRW14_MA_FIELD                      _MK_FIELD_CONST(0xff, EMC_MRW14_0_MRW14_MA_SHIFT)
#define EMC_MRW14_0_MRW14_MA_RANGE                      23:16
#define EMC_MRW14_0_MRW14_MA_WOFFSET                    0x0
#define EMC_MRW14_0_MRW14_MA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_MA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_MRW14_0_MRW14_MA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_MA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define EMC_MRW14_0_MRW14_SP_SELECTN_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_MRW14_0_MRW14_SP_SELECTN_FIELD                      _MK_FIELD_CONST(0x3, EMC_MRW14_0_MRW14_SP_SELECTN_SHIFT)
#define EMC_MRW14_0_MRW14_SP_SELECTN_RANGE                      25:24
#define EMC_MRW14_0_MRW14_SP_SELECTN_WOFFSET                    0x0
#define EMC_MRW14_0_MRW14_SP_SELECTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_SP_SELECTN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_MRW14_0_MRW14_SP_SELECTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_SP_SELECTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_MRW14_0_USE_MRW14_LONG_CNT_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_FIELD                    _MK_FIELD_CONST(0x1, EMC_MRW14_0_USE_MRW14_LONG_CNT_SHIFT)
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_RANGE                    26:26
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_WOFFSET                  0x0
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_INIT_ENUM                        SHORT
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_SHORT                    _MK_ENUM_CONST(0)
#define EMC_MRW14_0_USE_MRW14_LONG_CNT_LONG                     _MK_ENUM_CONST(1)

#define EMC_MRW14_0_USE_MRW14_EXT_CNT_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_MRW14_0_USE_MRW14_EXT_CNT_FIELD                     _MK_FIELD_CONST(0x1, EMC_MRW14_0_USE_MRW14_EXT_CNT_SHIFT)
#define EMC_MRW14_0_USE_MRW14_EXT_CNT_RANGE                     27:27
#define EMC_MRW14_0_USE_MRW14_EXT_CNT_WOFFSET                   0x0
#define EMC_MRW14_0_USE_MRW14_EXT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_USE_MRW14_EXT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRW14_0_USE_MRW14_EXT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_USE_MRW14_EXT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_MRW14_0_MRW14_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_MRW14_0_MRW14_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_MRW14_0_MRW14_DEV_SELECTN_SHIFT)
#define EMC_MRW14_0_MRW14_DEV_SELECTN_RANGE                     31:30
#define EMC_MRW14_0_MRW14_DEV_SELECTN_WOFFSET                   0x0
#define EMC_MRW14_0_MRW14_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_MRW14_0_MRW14_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW14_0_MRW14_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_MRW15_0
#define EMC_MRW15_0                     _MK_ADDR_CONST(0x4d0)
#define EMC_MRW15_0_SECURE                      0x0
#define EMC_MRW15_0_SCR                         0
#define EMC_MRW15_0_WORD_COUNT                  0x1
#define EMC_MRW15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_RESET_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW15_0_READ_MASK                   _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW15_0_WRITE_MASK                  _MK_MASK_CONST(0xcfffffff)
#define EMC_MRW15_0_MRW15_OP_SP0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_MRW15_0_MRW15_OP_SP0_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW15_0_MRW15_OP_SP0_SHIFT)
#define EMC_MRW15_0_MRW15_OP_SP0_RANGE                  7:0
#define EMC_MRW15_0_MRW15_OP_SP0_WOFFSET                        0x0
#define EMC_MRW15_0_MRW15_OP_SP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_OP_SP0_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW15_0_MRW15_OP_SP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_OP_SP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW15_0_MRW15_OP_SP1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_MRW15_0_MRW15_OP_SP1_FIELD                  _MK_FIELD_CONST(0xff, EMC_MRW15_0_MRW15_OP_SP1_SHIFT)
#define EMC_MRW15_0_MRW15_OP_SP1_RANGE                  15:8
#define EMC_MRW15_0_MRW15_OP_SP1_WOFFSET                        0x0
#define EMC_MRW15_0_MRW15_OP_SP1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_OP_SP1_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_MRW15_0_MRW15_OP_SP1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_OP_SP1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0xff)

#define EMC_MRW15_0_MRW15_MA_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_MRW15_0_MRW15_MA_FIELD                      _MK_FIELD_CONST(0xff, EMC_MRW15_0_MRW15_MA_SHIFT)
#define EMC_MRW15_0_MRW15_MA_RANGE                      23:16
#define EMC_MRW15_0_MRW15_MA_WOFFSET                    0x0
#define EMC_MRW15_0_MRW15_MA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_MA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_MRW15_0_MRW15_MA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_MA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xff)

#define EMC_MRW15_0_MRW15_SP_SELECTN_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_MRW15_0_MRW15_SP_SELECTN_FIELD                      _MK_FIELD_CONST(0x3, EMC_MRW15_0_MRW15_SP_SELECTN_SHIFT)
#define EMC_MRW15_0_MRW15_SP_SELECTN_RANGE                      25:24
#define EMC_MRW15_0_MRW15_SP_SELECTN_WOFFSET                    0x0
#define EMC_MRW15_0_MRW15_SP_SELECTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_SP_SELECTN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_MRW15_0_MRW15_SP_SELECTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_SP_SELECTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)

#define EMC_MRW15_0_USE_MRW15_LONG_CNT_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_FIELD                    _MK_FIELD_CONST(0x1, EMC_MRW15_0_USE_MRW15_LONG_CNT_SHIFT)
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_RANGE                    26:26
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_WOFFSET                  0x0
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_INIT_ENUM                        SHORT
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_SHORT                    _MK_ENUM_CONST(0)
#define EMC_MRW15_0_USE_MRW15_LONG_CNT_LONG                     _MK_ENUM_CONST(1)

#define EMC_MRW15_0_USE_MRW15_EXT_CNT_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_MRW15_0_USE_MRW15_EXT_CNT_FIELD                     _MK_FIELD_CONST(0x1, EMC_MRW15_0_USE_MRW15_EXT_CNT_SHIFT)
#define EMC_MRW15_0_USE_MRW15_EXT_CNT_RANGE                     27:27
#define EMC_MRW15_0_USE_MRW15_EXT_CNT_WOFFSET                   0x0
#define EMC_MRW15_0_USE_MRW15_EXT_CNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_USE_MRW15_EXT_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_MRW15_0_USE_MRW15_EXT_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_USE_MRW15_EXT_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)

#define EMC_MRW15_0_MRW15_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_MRW15_0_MRW15_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_MRW15_0_MRW15_DEV_SELECTN_SHIFT)
#define EMC_MRW15_0_MRW15_DEV_SELECTN_RANGE                     31:30
#define EMC_MRW15_0_MRW15_DEV_SELECTN_WOFFSET                   0x0
#define EMC_MRW15_0_MRW15_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_MRW15_0_MRW15_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_MRW15_0_MRW15_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x3)


// Register EMC_CFG_SYNC_0
#define EMC_CFG_SYNC_0                  _MK_ADDR_CONST(0x4d4)
#define EMC_CFG_SYNC_0_SECURE                   0x0
#define EMC_CFG_SYNC_0_SCR                      0
#define EMC_CFG_SYNC_0_WORD_COUNT                       0x1
#define EMC_CFG_SYNC_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CFG_SYNC_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define EMC_CFG_SYNC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CFG_SYNC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_CFG_SYNC_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define EMC_CFG_SYNC_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define EMC_CFG_SYNC_0_CHANNEL_SYNC_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_CFG_SYNC_0_CHANNEL_SYNC_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_SYNC_0_CHANNEL_SYNC_SHIFT)
#define EMC_CFG_SYNC_0_CHANNEL_SYNC_RANGE                       0:0
#define EMC_CFG_SYNC_0_CHANNEL_SYNC_WOFFSET                     0x0
#define EMC_CFG_SYNC_0_CHANNEL_SYNC_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_SYNC_0_CHANNEL_SYNC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_SYNC_0_CHANNEL_SYNC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_SYNC_0_CHANNEL_SYNC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)

#define EMC_CFG_SYNC_0_PARTITION_SYNC_SHIFT                     _MK_SHIFT_CONST(1)
#define EMC_CFG_SYNC_0_PARTITION_SYNC_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_SYNC_0_PARTITION_SYNC_SHIFT)
#define EMC_CFG_SYNC_0_PARTITION_SYNC_RANGE                     1:1
#define EMC_CFG_SYNC_0_PARTITION_SYNC_WOFFSET                   0x0
#define EMC_CFG_SYNC_0_PARTITION_SYNC_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_SYNC_0_PARTITION_SYNC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_SYNC_0_PARTITION_SYNC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_SYNC_0_PARTITION_SYNC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)


// Register EMC_CLKEN_OVERRIDE_0
#define EMC_CLKEN_OVERRIDE_0                    _MK_ADDR_CONST(0x140)
#define EMC_CLKEN_OVERRIDE_0_SECURE                     0x0
#define EMC_CLKEN_OVERRIDE_0_SCR                        0
#define EMC_CLKEN_OVERRIDE_0_WORD_COUNT                         0x1
#define EMC_CLKEN_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x10200)
#define EMC_CLKEN_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x801303ce)
#define EMC_CLKEN_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10200)
#define EMC_CLKEN_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x801303ce)
#define EMC_CLKEN_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0x801303ce)
#define EMC_CLKEN_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0x801303ce)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_FIELD                       _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_RANGE                       1:1
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_WOFFSET                     0x0
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_INIT_ENUM                   CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_CLK_GATED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_ENABLE                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CMDQ_CLKEN_OVR_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_SHIFT                      _MK_SHIFT_CONST(2)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_FIELD                      _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_RANGE                      2:2
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_WOFFSET                    0x0
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_INIT_ENUM                  CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_CLK_GATED                  _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_CLK_ALWAYS_ON                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_ENABLE                     _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_DRAMC_CLKEN_OVR_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_RANGE                 3:3
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_WOFFSET                       0x0
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RR_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_SHIFT                      _MK_SHIFT_CONST(6)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_FIELD                      _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_RANGE                      6:6
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_WOFFSET                    0x0
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_INIT_ENUM                  CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_CLK_GATED                  _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_CLK_ALWAYS_ON                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_ENABLE                     _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_STATS_CLKEN_OVR_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(7)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_RANGE                 7:7
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_WOFFSET                       0x0
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_ENABLE                        _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_TR_CLKEN_OVR_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_FIELD                       _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_RANGE                       8:8
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_WOFFSET                     0x0
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_INIT_ENUM                   CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_CLK_GATED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_ENABLE                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_PAD_CONFIG_OVR_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_SHIFT                       _MK_SHIFT_CONST(9)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_FIELD                       _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_RANGE                       9:9
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_WOFFSET                     0x0
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_INIT_ENUM                   CLK_ALWAYS_ON
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_CLK_GATED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_ENABLE                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_BIST_CLKEN_OVR_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_FIELD                      _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_RANGE                      16:16
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_WOFFSET                    0x0
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_SW_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_INIT_ENUM                  CLK_ALWAYS_ON
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_CLK_GATED                  _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_CLK_ALWAYS_ON                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_ENABLE                     _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_RDRSP_CLKEN_OVR_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_SHIFT                  _MK_SHIFT_CONST(17)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_FIELD                  _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_RANGE                  17:17
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_WOFFSET                        0x0
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_INIT_ENUM                      CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_CLK_GATED                      _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_CLK_ALWAYS_ON                  _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_ENABLE                 _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_CPU_RDRSP_CLKEN_OVR_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_FIELD                       _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_RANGE                       20:20
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_WOFFSET                     0x0
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_INIT_ENUM                   CLK_GATED
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_CLK_GATED                   _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_ENABLE                      _MK_ENUM_CONST(1)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_EMC_CLK_OVR_ON_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_SHIFT                        _MK_SHIFT_CONST(31)
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_FIELD                        _MK_FIELD_CONST(0x1, EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_SHIFT)
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_RANGE                        31:31
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_WOFFSET                      0x0
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_INIT_ENUM                    DISABLED
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_CLKEN_OVERRIDE_0_OBS_BUS_CLKEN_ENABLED                      _MK_ENUM_CONST(1)


// Packet AXI_AR_USER_PKT
#define AXI_AR_USER_PKT_SIZE 26

#define AXI_AR_USER_PKT_STREAM_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define AXI_AR_USER_PKT_STREAM_ID_FIELD                 _MK_FIELD_CONST(0xff, AXI_AR_USER_PKT_STREAM_ID_SHIFT)
#define AXI_AR_USER_PKT_STREAM_ID_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define AXI_AR_USER_PKT_STREAM_ID_ROW                   0
#define AXI_AR_USER_PKT_STREAM_ID_INIT                  _MK_ENUM_CONST(0)

#define AXI_AR_USER_PKT_COH_IO_ACC_SHIFT                        _MK_SHIFT_CONST(8)
#define AXI_AR_USER_PKT_COH_IO_ACC_FIELD                        _MK_FIELD_CONST(0x1, AXI_AR_USER_PKT_COH_IO_ACC_SHIFT)
#define AXI_AR_USER_PKT_COH_IO_ACC_RANGE                        _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define AXI_AR_USER_PKT_COH_IO_ACC_ROW                  0
#define AXI_AR_USER_PKT_COH_IO_ACC_INIT                 _MK_ENUM_CONST(0)

#define AXI_AR_USER_PKT_RSB_NS_SHIFT                    _MK_SHIFT_CONST(9)
#define AXI_AR_USER_PKT_RSB_NS_FIELD                    _MK_FIELD_CONST(0x1, AXI_AR_USER_PKT_RSB_NS_SHIFT)
#define AXI_AR_USER_PKT_RSB_NS_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define AXI_AR_USER_PKT_RSB_NS_ROW                      0
#define AXI_AR_USER_PKT_RSB_NS_INIT                     _MK_ENUM_CONST(1)

#define AXI_AR_USER_PKT_VPR_RD_SHIFT                    _MK_SHIFT_CONST(10)
#define AXI_AR_USER_PKT_VPR_RD_FIELD                    _MK_FIELD_CONST(0x1, AXI_AR_USER_PKT_VPR_RD_SHIFT)
#define AXI_AR_USER_PKT_VPR_RD_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define AXI_AR_USER_PKT_VPR_RD_ROW                      0
#define AXI_AR_USER_PKT_VPR_RD_INIT                     _MK_ENUM_CONST(0)

#define AXI_AR_USER_PKT_GSC_AID_SHIFT                   _MK_SHIFT_CONST(11)
#define AXI_AR_USER_PKT_GSC_AID_FIELD                   _MK_FIELD_CONST(0x1f, AXI_AR_USER_PKT_GSC_AID_SHIFT)
#define AXI_AR_USER_PKT_GSC_AID_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define AXI_AR_USER_PKT_GSC_AID_ROW                     0
#define AXI_AR_USER_PKT_GSC_AID_INIT                    _MK_ENUM_CONST(0)

#define AXI_AR_USER_PKT_GSC_AL_SHIFT                    _MK_SHIFT_CONST(16)
#define AXI_AR_USER_PKT_GSC_AL_FIELD                    _MK_FIELD_CONST(0x3, AXI_AR_USER_PKT_GSC_AL_SHIFT)
#define AXI_AR_USER_PKT_GSC_AL_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define AXI_AR_USER_PKT_GSC_AL_ROW                      0
#define AXI_AR_USER_PKT_GSC_AL_INIT                     _MK_ENUM_CONST(0)

#define AXI_AR_USER_PKT_ADR5_SHIFT                      _MK_SHIFT_CONST(18)
#define AXI_AR_USER_PKT_ADR5_FIELD                      _MK_FIELD_CONST(0x1, AXI_AR_USER_PKT_ADR5_SHIFT)
#define AXI_AR_USER_PKT_ADR5_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define AXI_AR_USER_PKT_ADR5_ROW                        0
#define AXI_AR_USER_PKT_ADR5_INIT                       _MK_ENUM_CONST(0)

#define AXI_AR_USER_PKT_ADR1_SHIFT                      _MK_SHIFT_CONST(19)
#define AXI_AR_USER_PKT_ADR1_FIELD                      _MK_FIELD_CONST(0x7, AXI_AR_USER_PKT_ADR1_SHIFT)
#define AXI_AR_USER_PKT_ADR1_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(19)
#define AXI_AR_USER_PKT_ADR1_ROW                        0
#define AXI_AR_USER_PKT_ADR1_INIT                       _MK_ENUM_CONST(0)

#define AXI_AR_USER_PKT_SP_AWARE_SHIFT                  _MK_SHIFT_CONST(22)
#define AXI_AR_USER_PKT_SP_AWARE_FIELD                  _MK_FIELD_CONST(0x1, AXI_AR_USER_PKT_SP_AWARE_SHIFT)
#define AXI_AR_USER_PKT_SP_AWARE_RANGE                  _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define AXI_AR_USER_PKT_SP_AWARE_ROW                    0
#define AXI_AR_USER_PKT_SP_AWARE_INIT                   _MK_ENUM_CONST(0)

#define AXI_AR_USER_PKT_RESERVED_SHIFT                  _MK_SHIFT_CONST(23)
#define AXI_AR_USER_PKT_RESERVED_FIELD                  _MK_FIELD_CONST(0x7, AXI_AR_USER_PKT_RESERVED_SHIFT)
#define AXI_AR_USER_PKT_RESERVED_RANGE                  _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(23)
#define AXI_AR_USER_PKT_RESERVED_ROW                    0
#define AXI_AR_USER_PKT_RESERVED_INIT                   _MK_ENUM_CONST(0)


// Packet AXI_AW_USER_PKT
#define AXI_AW_USER_PKT_SIZE 26

#define AXI_AW_USER_PKT_STREAM_ID_SHIFT                 _MK_SHIFT_CONST(0)
#define AXI_AW_USER_PKT_STREAM_ID_FIELD                 _MK_FIELD_CONST(0xff, AXI_AW_USER_PKT_STREAM_ID_SHIFT)
#define AXI_AW_USER_PKT_STREAM_ID_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define AXI_AW_USER_PKT_STREAM_ID_ROW                   0
#define AXI_AW_USER_PKT_STREAM_ID_INIT                  _MK_ENUM_CONST(0)

#define AXI_AW_USER_PKT_COH_IO_ACC_SHIFT                        _MK_SHIFT_CONST(8)
#define AXI_AW_USER_PKT_COH_IO_ACC_FIELD                        _MK_FIELD_CONST(0x1, AXI_AW_USER_PKT_COH_IO_ACC_SHIFT)
#define AXI_AW_USER_PKT_COH_IO_ACC_RANGE                        _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define AXI_AW_USER_PKT_COH_IO_ACC_ROW                  0
#define AXI_AW_USER_PKT_COH_IO_ACC_INIT                 _MK_ENUM_CONST(0)

#define AXI_AW_USER_PKT_WSB_NS_SHIFT                    _MK_SHIFT_CONST(9)
#define AXI_AW_USER_PKT_WSB_NS_FIELD                    _MK_FIELD_CONST(0x1, AXI_AW_USER_PKT_WSB_NS_SHIFT)
#define AXI_AW_USER_PKT_WSB_NS_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define AXI_AW_USER_PKT_WSB_NS_ROW                      0
#define AXI_AW_USER_PKT_WSB_NS_INIT                     _MK_ENUM_CONST(1)

#define AXI_AW_USER_PKT_VPR_WR_SHIFT                    _MK_SHIFT_CONST(10)
#define AXI_AW_USER_PKT_VPR_WR_FIELD                    _MK_FIELD_CONST(0x1, AXI_AW_USER_PKT_VPR_WR_SHIFT)
#define AXI_AW_USER_PKT_VPR_WR_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define AXI_AW_USER_PKT_VPR_WR_ROW                      0
#define AXI_AW_USER_PKT_VPR_WR_INIT                     _MK_ENUM_CONST(0)

#define AXI_AW_USER_PKT_GSC_AID_SHIFT                   _MK_SHIFT_CONST(11)
#define AXI_AW_USER_PKT_GSC_AID_FIELD                   _MK_FIELD_CONST(0x1f, AXI_AW_USER_PKT_GSC_AID_SHIFT)
#define AXI_AW_USER_PKT_GSC_AID_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define AXI_AW_USER_PKT_GSC_AID_ROW                     0
#define AXI_AW_USER_PKT_GSC_AID_INIT                    _MK_ENUM_CONST(0)

#define AXI_AW_USER_PKT_GSC_AL_SHIFT                    _MK_SHIFT_CONST(16)
#define AXI_AW_USER_PKT_GSC_AL_FIELD                    _MK_FIELD_CONST(0x3, AXI_AW_USER_PKT_GSC_AL_SHIFT)
#define AXI_AW_USER_PKT_GSC_AL_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(16)
#define AXI_AW_USER_PKT_GSC_AL_ROW                      0
#define AXI_AW_USER_PKT_GSC_AL_INIT                     _MK_ENUM_CONST(0)

#define AXI_AW_USER_PKT_ADR5_SHIFT                      _MK_SHIFT_CONST(18)
#define AXI_AW_USER_PKT_ADR5_FIELD                      _MK_FIELD_CONST(0x1, AXI_AW_USER_PKT_ADR5_SHIFT)
#define AXI_AW_USER_PKT_ADR5_RANGE                      _MK_SHIFT_CONST(18):_MK_SHIFT_CONST(18)
#define AXI_AW_USER_PKT_ADR5_ROW                        0
#define AXI_AW_USER_PKT_ADR5_INIT                       _MK_ENUM_CONST(0)

#define AXI_AW_USER_PKT_ADR1_SHIFT                      _MK_SHIFT_CONST(19)
#define AXI_AW_USER_PKT_ADR1_FIELD                      _MK_FIELD_CONST(0x7, AXI_AW_USER_PKT_ADR1_SHIFT)
#define AXI_AW_USER_PKT_ADR1_RANGE                      _MK_SHIFT_CONST(21):_MK_SHIFT_CONST(19)
#define AXI_AW_USER_PKT_ADR1_ROW                        0
#define AXI_AW_USER_PKT_ADR1_INIT                       _MK_ENUM_CONST(0)

#define AXI_AW_USER_PKT_SP_AWARE_SHIFT                  _MK_SHIFT_CONST(22)
#define AXI_AW_USER_PKT_SP_AWARE_FIELD                  _MK_FIELD_CONST(0x1, AXI_AW_USER_PKT_SP_AWARE_SHIFT)
#define AXI_AW_USER_PKT_SP_AWARE_RANGE                  _MK_SHIFT_CONST(22):_MK_SHIFT_CONST(22)
#define AXI_AW_USER_PKT_SP_AWARE_ROW                    0
#define AXI_AW_USER_PKT_SP_AWARE_INIT                   _MK_ENUM_CONST(0)

#define AXI_AW_USER_PKT_RESERVED_SHIFT                  _MK_SHIFT_CONST(23)
#define AXI_AW_USER_PKT_RESERVED_FIELD                  _MK_FIELD_CONST(0x7, AXI_AW_USER_PKT_RESERVED_SHIFT)
#define AXI_AW_USER_PKT_RESERVED_RANGE                  _MK_SHIFT_CONST(25):_MK_SHIFT_CONST(23)
#define AXI_AW_USER_PKT_RESERVED_ROW                    0
#define AXI_AW_USER_PKT_RESERVED_INIT                   _MK_ENUM_CONST(0)


// Packet AXI_R_USER_PKT
#define AXI_R_USER_PKT_SIZE 2

#define AXI_R_USER_PKT_VPR_RD_SHIFT                     _MK_SHIFT_CONST(0)
#define AXI_R_USER_PKT_VPR_RD_FIELD                     _MK_FIELD_CONST(0x1, AXI_R_USER_PKT_VPR_RD_SHIFT)
#define AXI_R_USER_PKT_VPR_RD_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define AXI_R_USER_PKT_VPR_RD_ROW                       0
#define AXI_R_USER_PKT_VPR_RD_INIT                      _MK_ENUM_CONST(0)

#define AXI_R_USER_PKT_VPR_ID_SHIFT                     _MK_SHIFT_CONST(1)
#define AXI_R_USER_PKT_VPR_ID_FIELD                     _MK_FIELD_CONST(0x1, AXI_R_USER_PKT_VPR_ID_SHIFT)
#define AXI_R_USER_PKT_VPR_ID_RANGE                     _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define AXI_R_USER_PKT_VPR_ID_ROW                       0
#define AXI_R_USER_PKT_VPR_ID_INIT                      _MK_ENUM_CONST(0)

#define NV_MC_EMEM_DFIFO_DEPTH  3
#define NV_MC_IMEM_DFIFO_DEPTH  5
#define NV_MC_EMEM_APFIFO_DEPTH 4
#define NV_MC_ARB_EMEM_REGLEVEL 3
#define NV_MC_EMEM_REQ_ID_WIDEREQ       7
#define NV_MC_EMEM_RDI_ID_WIDERDI       7
#define NV_MC_EMEM_REQ_ID_ILLEGALACC    6
#define NV_MC_EMEM_RDI_ID_ILLEGALACC    6
#define NV_MC_EMEM_REQ_ID_LLRAWDECR     5
#define NV_MC_EMEM_RDI_ID_LLRAWDECR     5
#define NV_MC_EMEM_REQ_ID_APCIGNORE     4
#define NV_MC_EMEM_RDI_ID_APCIGNORE     4

// Packet MC2EMC
#define MC2EMC_SIZE 370

#define MC2EMC_WDO_SHIFT                        _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_SHIFT)
#define MC2EMC_WDO_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_ROW                  0

#define MC2EMC_WDO_0_SHIFT                      _MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_0_SHIFT)
#define MC2EMC_WDO_0_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MC2EMC_WDO_0_ROW                        0

#define MC2EMC_WDO_1_SHIFT                      _MK_SHIFT_CONST(64)
#define MC2EMC_WDO_1_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_1_SHIFT)
#define MC2EMC_WDO_1_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(64)
#define MC2EMC_WDO_1_ROW                        0

#define MC2EMC_WDO_2_SHIFT                      _MK_SHIFT_CONST(128)
#define MC2EMC_WDO_2_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_2_SHIFT)
#define MC2EMC_WDO_2_RANGE                      _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(128)
#define MC2EMC_WDO_2_ROW                        0

#define MC2EMC_WDO_3_SHIFT                      _MK_SHIFT_CONST(192)
#define MC2EMC_WDO_3_FIELD                      _MK_FIELD_CONST(0xffffffff, MC2EMC_WDO_3_SHIFT)
#define MC2EMC_WDO_3_RANGE                      _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(192)
#define MC2EMC_WDO_3_ROW                        0

#define MC2EMC_BE_SHIFT                 _MK_SHIFT_CONST(256)
#define MC2EMC_BE_FIELD                 _MK_FIELD_CONST(0xffffffff, MC2EMC_BE_SHIFT)
#define MC2EMC_BE_RANGE                 _MK_SHIFT_CONST(287):_MK_SHIFT_CONST(256)
#define MC2EMC_BE_ROW                   0

#define MC2EMC_DEV_SHIFT                        _MK_SHIFT_CONST(320)
#define MC2EMC_DEV_FIELD                        _MK_FIELD_CONST(0x1, MC2EMC_DEV_SHIFT)
#define MC2EMC_DEV_RANGE                        _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define MC2EMC_DEV_ROW                  0

#define MC2EMC_BANK_SHIFT                       _MK_SHIFT_CONST(321)
#define MC2EMC_BANK_FIELD                       _MK_FIELD_CONST(0x7, MC2EMC_BANK_SHIFT)
#define MC2EMC_BANK_RANGE                       _MK_SHIFT_CONST(323):_MK_SHIFT_CONST(321)
#define MC2EMC_BANK_ROW                 0

#define MC2EMC_ROW_SHIFT                        _MK_SHIFT_CONST(324)
#define MC2EMC_ROW_FIELD                        _MK_FIELD_CONST(0xffff, MC2EMC_ROW_SHIFT)
#define MC2EMC_ROW_RANGE                        _MK_SHIFT_CONST(339):_MK_SHIFT_CONST(324)
#define MC2EMC_ROW_ROW                  0

#define MC2EMC_COL_SHIFT                        _MK_SHIFT_CONST(340)
#define MC2EMC_COL_FIELD                        _MK_FIELD_CONST(0xfff, MC2EMC_COL_SHIFT)
#define MC2EMC_COL_RANGE                        _MK_SHIFT_CONST(351):_MK_SHIFT_CONST(340)
#define MC2EMC_COL_ROW                  0

#define MC2EMC_REQ_ID_SHIFT                     _MK_SHIFT_CONST(352)
#define MC2EMC_REQ_ID_FIELD                     _MK_FIELD_CONST(0xff, MC2EMC_REQ_ID_SHIFT)
#define MC2EMC_REQ_ID_RANGE                     _MK_SHIFT_CONST(359):_MK_SHIFT_CONST(352)
#define MC2EMC_REQ_ID_ROW                       0

#define MC2EMC_AP_SHIFT                 _MK_SHIFT_CONST(360)
#define MC2EMC_AP_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_AP_SHIFT)
#define MC2EMC_AP_RANGE                 _MK_SHIFT_CONST(360):_MK_SHIFT_CONST(360)
#define MC2EMC_AP_ROW                   0

#define MC2EMC_WE_SHIFT                 _MK_SHIFT_CONST(361)
#define MC2EMC_WE_FIELD                 _MK_FIELD_CONST(0x1, MC2EMC_WE_SHIFT)
#define MC2EMC_WE_RANGE                 _MK_SHIFT_CONST(361):_MK_SHIFT_CONST(361)
#define MC2EMC_WE_ROW                   0

#define MC2EMC_TAG_SHIFT                        _MK_SHIFT_CONST(362)
#define MC2EMC_TAG_FIELD                        _MK_FIELD_CONST(0xff, MC2EMC_TAG_SHIFT)
#define MC2EMC_TAG_RANGE                        _MK_SHIFT_CONST(369):_MK_SHIFT_CONST(362)
#define MC2EMC_TAG_ROW                  0


// Packet EMC2MC
#define EMC2MC_SIZE 264

#define EMC2MC_RDI_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_FIELD                        _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_SHIFT)
#define EMC2MC_RDI_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_ROW                  0

#define EMC2MC_RDI_0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_0_SHIFT)
#define EMC2MC_RDI_0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define EMC2MC_RDI_0_ROW                        0

#define EMC2MC_RDI_1_SHIFT                      _MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_1_SHIFT)
#define EMC2MC_RDI_1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define EMC2MC_RDI_1_ROW                        0

#define EMC2MC_RDI_2_SHIFT                      _MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_2_SHIFT)
#define EMC2MC_RDI_2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define EMC2MC_RDI_2_ROW                        0

#define EMC2MC_RDI_3_SHIFT                      _MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_FIELD                      _MK_FIELD_CONST(0xffffffff, EMC2MC_RDI_3_SHIFT)
#define EMC2MC_RDI_3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define EMC2MC_RDI_3_ROW                        0

#define EMC2MC_RDI_ID_SHIFT                     _MK_SHIFT_CONST(256)
#define EMC2MC_RDI_ID_FIELD                     _MK_FIELD_CONST(0xff, EMC2MC_RDI_ID_SHIFT)
#define EMC2MC_RDI_ID_RANGE                     _MK_SHIFT_CONST(263):_MK_SHIFT_CONST(256)
#define EMC2MC_RDI_ID_ROW                       0


// Packet MC2EMC_LL
#define MC2EMC_LL_SIZE 41

#define MC2EMC_LL_DEV_SHIFT                     _MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_FIELD                     _MK_FIELD_CONST(0x1, MC2EMC_LL_DEV_SHIFT)
#define MC2EMC_LL_DEV_RANGE                     _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define MC2EMC_LL_DEV_ROW                       0

#define MC2EMC_LL_BANK_SHIFT                    _MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_FIELD                    _MK_FIELD_CONST(0x7, MC2EMC_LL_BANK_SHIFT)
#define MC2EMC_LL_BANK_RANGE                    _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(1)
#define MC2EMC_LL_BANK_ROW                      0

#define MC2EMC_LL_ROW_SHIFT                     _MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_FIELD                     _MK_FIELD_CONST(0xffff, MC2EMC_LL_ROW_SHIFT)
#define MC2EMC_LL_ROW_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(4)
#define MC2EMC_LL_ROW_ROW                       0

#define MC2EMC_LL_COL_SHIFT                     _MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_FIELD                     _MK_FIELD_CONST(0xfff, MC2EMC_LL_COL_SHIFT)
#define MC2EMC_LL_COL_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(20)
#define MC2EMC_LL_COL_ROW                       0

#define MC2EMC_LL_TAG_SHIFT                     _MK_SHIFT_CONST(32)
#define MC2EMC_LL_TAG_FIELD                     _MK_FIELD_CONST(0xff, MC2EMC_LL_TAG_SHIFT)
#define MC2EMC_LL_TAG_RANGE                     _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define MC2EMC_LL_TAG_ROW                       0

#define MC2EMC_LL_DOUBLEREQ_SHIFT                       _MK_SHIFT_CONST(40)
#define MC2EMC_LL_DOUBLEREQ_FIELD                       _MK_FIELD_CONST(0x1, MC2EMC_LL_DOUBLEREQ_SHIFT)
#define MC2EMC_LL_DOUBLEREQ_RANGE                       _MK_SHIFT_CONST(40):_MK_SHIFT_CONST(40)
#define MC2EMC_LL_DOUBLEREQ_ROW                 0


// Packet EMC2MC_LL
#define EMC2MC_LL_SIZE 256

#define EMC2MC_LL_RDI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC2MC_LL_RDI_SHIFT)
#define EMC2MC_LL_RDI_RANGE                     _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define EMC2MC_LL_RDI_ROW                       0


// Packet CMC2MC_AXI_A
#define CMC2MC_AXI_A_SIZE 63

#define CMC2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_A_AADDR_SHIFT)
#define CMC2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_A_AADDR_ROW                  0

#define CMC2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_A_AID_SHIFT)
#define CMC2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define CMC2MC_AXI_A_AID_ROW                    0

#define CMC2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ALEN_SHIFT)
#define CMC2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define CMC2MC_AXI_A_ALEN_ROW                   0
#define CMC2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define CMC2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define CMC2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define CMC2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define CMC2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_ASIZE_SHIFT)
#define CMC2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define CMC2MC_AXI_A_ASIZE_ROW                  0
#define CMC2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define CMC2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ABURST_SHIFT)
#define CMC2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define CMC2MC_AXI_A_ABURST_ROW                 0
#define CMC2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_A_ALOCK_SHIFT)
#define CMC2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define CMC2MC_AXI_A_ALOCK_ROW                  0
#define CMC2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define CMC2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, CMC2MC_AXI_A_ACACHE_SHIFT)
#define CMC2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define CMC2MC_AXI_A_ACACHE_ROW                 0
#define CMC2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define CMC2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define CMC2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, CMC2MC_AXI_A_APROT_SHIFT)
#define CMC2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define CMC2MC_AXI_A_APROT_ROW                  0
#define CMC2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define CMC2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define CMC2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define CMC2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define CMC2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define CMC2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet CMC2MC_AXI_W
#define CMC2MC_AXI_W_SIZE 86

#define CMC2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_W_WDATA_SHIFT)
#define CMC2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_W_WDATA_ROW                  0

#define CMC2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_W_WID_SHIFT)
#define CMC2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_W_WID_ROW                    0

#define CMC2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xff, CMC2MC_AXI_W_WSTRB_SHIFT)
#define CMC2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_W_WSTRB_ROW                  0

#define CMC2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_W_WLAST_SHIFT)
#define CMC2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define CMC2MC_AXI_W_WLAST_ROW                  0
#define CMC2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet CMC2MC_AXI_B
#define CMC2MC_AXI_B_SIZE 15

#define CMC2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_B_BID_SHIFT)
#define CMC2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_B_BID_ROW                    0

#define CMC2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_B_BRESP_SHIFT)
#define CMC2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define CMC2MC_AXI_B_BRESP_ROW                  0
#define CMC2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet CMC2MC_AXI_R
#define CMC2MC_AXI_R_SIZE 80

#define CMC2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, CMC2MC_AXI_R_RDATA_SHIFT)
#define CMC2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define CMC2MC_AXI_R_RDATA_ROW                  0

#define CMC2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, CMC2MC_AXI_R_RID_SHIFT)
#define CMC2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define CMC2MC_AXI_R_RID_ROW                    0

#define CMC2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, CMC2MC_AXI_R_RRESP_SHIFT)
#define CMC2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define CMC2MC_AXI_R_RRESP_ROW                  0
#define CMC2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define CMC2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define CMC2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define CMC2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, CMC2MC_AXI_R_RLAST_SHIFT)
#define CMC2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define CMC2MC_AXI_R_RLAST_ROW                  0
#define CMC2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define CMC2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_A
#define MSELECT2MC_AXI_A_SIZE 63

#define MSELECT2MC_AXI_A_AADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_A_AADDR_SHIFT)
#define MSELECT2MC_AXI_A_AADDR_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_A_AADDR_ROW                      0

#define MSELECT2MC_AXI_A_AID_SHIFT                      _MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_A_AID_SHIFT)
#define MSELECT2MC_AXI_A_AID_RANGE                      _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MSELECT2MC_AXI_A_AID_ROW                        0

#define MSELECT2MC_AXI_A_ALEN_SHIFT                     _MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ALEN_SHIFT)
#define MSELECT2MC_AXI_A_ALEN_RANGE                     _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MSELECT2MC_AXI_A_ALEN_ROW                       0
#define MSELECT2MC_AXI_A_ALEN_ONEDATA                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALEN_TWODATA                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALEN_THREEDATA                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALEN_FOURDATA                  _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ALEN_FIVEDATA                  _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ALEN_SIXDATA                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ALEN_SEVENDATA                 _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ALEN_EIGHTDATA                 _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ALEN_NINEDATA                  _MK_ENUM_CONST(8)
#define MSELECT2MC_AXI_A_ALEN_TENDATA                   _MK_ENUM_CONST(9)
#define MSELECT2MC_AXI_A_ALEN_ELEVENDATA                        _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ALEN_TWELVEDATA                        _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ALEN_THIRTEENDATA                      _MK_ENUM_CONST(12)
#define MSELECT2MC_AXI_A_ALEN_FOURTEENDATA                      _MK_ENUM_CONST(13)
#define MSELECT2MC_AXI_A_ALEN_FIFTHTEENDATA                     _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ALEN_SIXTEENDATA                       _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_ASIZE_SHIFT                    _MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_ASIZE_SHIFT)
#define MSELECT2MC_AXI_A_ASIZE_RANGE                    _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MSELECT2MC_AXI_A_ASIZE_ROW                      0
#define MSELECT2MC_AXI_A_ASIZE_ONEBYTE                  _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ASIZE_TWOBYTES                 _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ASIZE_FOURBYTES                        _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ASIZE_EIGHTBYTES                       _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ASIZE_SIXTEENBYTES                     _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_ASIZE_THIRTYTWOBYTES                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_ASIZE_SIXTYFOURBYTES                   _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                       _MK_ENUM_CONST(7)

#define MSELECT2MC_AXI_A_ABURST_SHIFT                   _MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_FIELD                   _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ABURST_SHIFT)
#define MSELECT2MC_AXI_A_ABURST_RANGE                   _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MSELECT2MC_AXI_A_ABURST_ROW                     0
#define MSELECT2MC_AXI_A_ABURST_FIXED                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ABURST_INCR                    _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ABURST_WRAP                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ABURST_RSVD                    _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ALOCK_SHIFT                    _MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_A_ALOCK_SHIFT)
#define MSELECT2MC_AXI_A_ALOCK_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MSELECT2MC_AXI_A_ALOCK_ROW                      0
#define MSELECT2MC_AXI_A_ALOCK_NORMAL                   _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ALOCK_EXCLUSIVE                        _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ALOCK_LOCKED                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ALOCK_RSVD                     _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_A_ACACHE_SHIFT                   _MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_FIELD                   _MK_FIELD_CONST(0xf, MSELECT2MC_AXI_A_ACACHE_SHIFT)
#define MSELECT2MC_AXI_A_ACACHE_RANGE                   _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MSELECT2MC_AXI_A_ACACHE_ROW                     0
#define MSELECT2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                      _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_ACACHE_BUFFERABLE                      _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                 _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                      _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                       _MK_ENUM_CONST(7)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                   _MK_ENUM_CONST(10)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                      _MK_ENUM_CONST(11)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                       _MK_ENUM_CONST(14)
#define MSELECT2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                  _MK_ENUM_CONST(15)

#define MSELECT2MC_AXI_A_APROT_SHIFT                    _MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_FIELD                    _MK_FIELD_CONST(0x7, MSELECT2MC_AXI_A_APROT_SHIFT)
#define MSELECT2MC_AXI_A_APROT_RANGE                    _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MSELECT2MC_AXI_A_APROT_ROW                      0
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_NORMAL                       _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                    _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(3)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_NORMAL                       _MK_ENUM_CONST(4)
#define MSELECT2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                   _MK_ENUM_CONST(5)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                    _MK_ENUM_CONST(6)
#define MSELECT2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                        _MK_ENUM_CONST(7)


// Packet MSELECT2MC_AXI_W
#define MSELECT2MC_AXI_W_SIZE 86

#define MSELECT2MC_AXI_W_WDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_W_WDATA_SHIFT)
#define MSELECT2MC_AXI_W_WDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_W_WDATA_ROW                      0

#define MSELECT2MC_AXI_W_WID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_W_WID_SHIFT)
#define MSELECT2MC_AXI_W_WID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_W_WID_ROW                        0

#define MSELECT2MC_AXI_W_WSTRB_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_FIELD                    _MK_FIELD_CONST(0xff, MSELECT2MC_AXI_W_WSTRB_SHIFT)
#define MSELECT2MC_AXI_W_WSTRB_RANGE                    _MK_SHIFT_CONST(84):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_W_WSTRB_ROW                      0

#define MSELECT2MC_AXI_W_WLAST_SHIFT                    _MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_W_WLAST_SHIFT)
#define MSELECT2MC_AXI_W_WLAST_RANGE                    _MK_SHIFT_CONST(85):_MK_SHIFT_CONST(85)
#define MSELECT2MC_AXI_W_WLAST_ROW                      0
#define MSELECT2MC_AXI_W_WLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_W_WLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet MSELECT2MC_AXI_B
#define MSELECT2MC_AXI_B_SIZE 15

#define MSELECT2MC_AXI_B_BID_SHIFT                      _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_B_BID_SHIFT)
#define MSELECT2MC_AXI_B_BID_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_B_BID_ROW                        0

#define MSELECT2MC_AXI_B_BRESP_SHIFT                    _MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_B_BRESP_SHIFT)
#define MSELECT2MC_AXI_B_BRESP_RANGE                    _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define MSELECT2MC_AXI_B_BRESP_ROW                      0
#define MSELECT2MC_AXI_B_BRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_B_BRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_B_BRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_B_BRESP_DECERR                   _MK_ENUM_CONST(3)


// Packet MSELECT2MC_AXI_R
#define MSELECT2MC_AXI_R_SIZE 80

#define MSELECT2MC_AXI_R_RDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSELECT2MC_AXI_R_RDATA_SHIFT)
#define MSELECT2MC_AXI_R_RDATA_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(0)
#define MSELECT2MC_AXI_R_RDATA_ROW                      0

#define MSELECT2MC_AXI_R_RID_SHIFT                      _MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_FIELD                      _MK_FIELD_CONST(0x1fff, MSELECT2MC_AXI_R_RID_SHIFT)
#define MSELECT2MC_AXI_R_RID_RANGE                      _MK_SHIFT_CONST(76):_MK_SHIFT_CONST(64)
#define MSELECT2MC_AXI_R_RID_ROW                        0

#define MSELECT2MC_AXI_R_RRESP_SHIFT                    _MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_FIELD                    _MK_FIELD_CONST(0x3, MSELECT2MC_AXI_R_RRESP_SHIFT)
#define MSELECT2MC_AXI_R_RRESP_RANGE                    _MK_SHIFT_CONST(78):_MK_SHIFT_CONST(77)
#define MSELECT2MC_AXI_R_RRESP_ROW                      0
#define MSELECT2MC_AXI_R_RRESP_OKAY                     _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RRESP_EXOKAY                   _MK_ENUM_CONST(1)
#define MSELECT2MC_AXI_R_RRESP_SLVERR                   _MK_ENUM_CONST(2)
#define MSELECT2MC_AXI_R_RRESP_DECERR                   _MK_ENUM_CONST(3)

#define MSELECT2MC_AXI_R_RLAST_SHIFT                    _MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_FIELD                    _MK_FIELD_CONST(0x1, MSELECT2MC_AXI_R_RLAST_SHIFT)
#define MSELECT2MC_AXI_R_RLAST_RANGE                    _MK_SHIFT_CONST(79):_MK_SHIFT_CONST(79)
#define MSELECT2MC_AXI_R_RLAST_ROW                      0
#define MSELECT2MC_AXI_R_RLAST_DISABLED                 _MK_ENUM_CONST(0)
#define MSELECT2MC_AXI_R_RLAST_ENABLED                  _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_A
#define AXI2MC_AXI_A_SIZE 63

#define AXI2MC_AXI_A_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_A_AADDR_SHIFT)
#define AXI2MC_AXI_A_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_A_AADDR_ROW                  0

#define AXI2MC_AXI_A_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_A_AID_SHIFT)
#define AXI2MC_AXI_A_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define AXI2MC_AXI_A_AID_ROW                    0

#define AXI2MC_AXI_A_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_FIELD                 _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ALEN_SHIFT)
#define AXI2MC_AXI_A_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define AXI2MC_AXI_A_ALEN_ROW                   0
#define AXI2MC_AXI_A_ALEN_ONEDATA                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALEN_TWODATA                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALEN_THREEDATA                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALEN_FOURDATA                      _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ALEN_FIVEDATA                      _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ALEN_SIXDATA                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ALEN_SEVENDATA                     _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ALEN_EIGHTDATA                     _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ALEN_NINEDATA                      _MK_ENUM_CONST(8)
#define AXI2MC_AXI_A_ALEN_TENDATA                       _MK_ENUM_CONST(9)
#define AXI2MC_AXI_A_ALEN_ELEVENDATA                    _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ALEN_TWELVEDATA                    _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ALEN_THIRTEENDATA                  _MK_ENUM_CONST(12)
#define AXI2MC_AXI_A_ALEN_FOURTEENDATA                  _MK_ENUM_CONST(13)
#define AXI2MC_AXI_A_ALEN_FIFTHTEENDATA                 _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ALEN_SIXTEENDATA                   _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_ASIZE_SHIFT)
#define AXI2MC_AXI_A_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define AXI2MC_AXI_A_ASIZE_ROW                  0
#define AXI2MC_AXI_A_ASIZE_ONEBYTE                      _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ASIZE_TWOBYTES                     _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ASIZE_FOURBYTES                    _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ASIZE_EIGHTBYTES                   _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ASIZE_SIXTEENBYTES                 _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_ASIZE_THIRTYTWOBYTES                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_ASIZE_SIXTYFOURBYTES                       _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ASIZE_ONEHUNDREDTWENTYEIGHTBYTES                   _MK_ENUM_CONST(7)

#define AXI2MC_AXI_A_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_FIELD                       _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ABURST_SHIFT)
#define AXI2MC_AXI_A_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define AXI2MC_AXI_A_ABURST_ROW                 0
#define AXI2MC_AXI_A_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ABURST_INCR                        _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_A_ALOCK_SHIFT)
#define AXI2MC_AXI_A_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define AXI2MC_AXI_A_ALOCK_ROW                  0
#define AXI2MC_AXI_A_ALOCK_NORMAL                       _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ALOCK_EXCLUSIVE                    _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ALOCK_LOCKED                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ALOCK_RSVD                 _MK_ENUM_CONST(3)

#define AXI2MC_AXI_A_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, AXI2MC_AXI_A_ACACHE_SHIFT)
#define AXI2MC_AXI_A_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define AXI2MC_AXI_A_ACACHE_ROW                 0
#define AXI2MC_AXI_A_ACACHE_NONCACHEABLE_NONBUFFERABLE                  _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_ACACHE_BUFFERABLE                  _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_DONOTALLOCATE                     _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_ACACHE_CACHEABLE_BUFFERABLE_DONOTALLOCATE                  _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREAD                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREAD                   _MK_ENUM_CONST(7)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONWRITE                       _MK_ENUM_CONST(10)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONWRITE                  _MK_ENUM_CONST(11)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITETHROUGH_ALLOCATEONREADWRITE                   _MK_ENUM_CONST(14)
#define AXI2MC_AXI_A_ACACHE_CACHEABLEWRITEBACK_ALLOCATEONREADWRITE                      _MK_ENUM_CONST(15)

#define AXI2MC_AXI_A_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_FIELD                        _MK_FIELD_CONST(0x7, AXI2MC_AXI_A_APROT_SHIFT)
#define AXI2MC_AXI_A_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define AXI2MC_AXI_A_APROT_ROW                  0
#define AXI2MC_AXI_A_APROT_DATA_SECURE_NORMAL                   _MK_ENUM_CONST(0)
#define AXI2MC_AXI_A_APROT_DATA_SECURE_PRIVILEGED                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_NORMAL                        _MK_ENUM_CONST(2)
#define AXI2MC_AXI_A_APROT_DATA_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(3)
#define AXI2MC_AXI_A_APROT_INST_SECURE_NORMAL                   _MK_ENUM_CONST(4)
#define AXI2MC_AXI_A_APROT_INST_SECURE_PRIVILEGED                       _MK_ENUM_CONST(5)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_NORMAL                        _MK_ENUM_CONST(6)
#define AXI2MC_AXI_A_APROT_INST_NONSECURE_PRIVILEGED                    _MK_ENUM_CONST(7)


// Packet AXI2MC_AXI_W
#define AXI2MC_AXI_W_SIZE 302

#define AXI2MC_AXI_W_WDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WDATA_SHIFT)
#define AXI2MC_AXI_W_WDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_W_WDATA_ROW                  0

#define AXI2MC_AXI_W_WID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_W_WID_SHIFT)
#define AXI2MC_AXI_W_WID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_W_WID_ROW                    0

#define AXI2MC_AXI_W_WSTRB_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_W_WSTRB_SHIFT)
#define AXI2MC_AXI_W_WSTRB_RANGE                        _MK_SHIFT_CONST(300):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_W_WSTRB_ROW                  0

#define AXI2MC_AXI_W_WLAST_SHIFT                        _MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_W_WLAST_SHIFT)
#define AXI2MC_AXI_W_WLAST_RANGE                        _MK_SHIFT_CONST(301):_MK_SHIFT_CONST(301)
#define AXI2MC_AXI_W_WLAST_ROW                  0
#define AXI2MC_AXI_W_WLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_W_WLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet AXI2MC_AXI_B
#define AXI2MC_AXI_B_SIZE 15

#define AXI2MC_AXI_B_BID_SHIFT                  _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_B_BID_SHIFT)
#define AXI2MC_AXI_B_BID_RANGE                  _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_B_BID_ROW                    0

#define AXI2MC_AXI_B_BRESP_SHIFT                        _MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_B_BRESP_SHIFT)
#define AXI2MC_AXI_B_BRESP_RANGE                        _MK_SHIFT_CONST(14):_MK_SHIFT_CONST(13)
#define AXI2MC_AXI_B_BRESP_ROW                  0
#define AXI2MC_AXI_B_BRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_B_BRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_B_BRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_B_BRESP_DECERR                       _MK_ENUM_CONST(3)


// Packet AXI2MC_AXI_R
#define AXI2MC_AXI_R_SIZE 272

#define AXI2MC_AXI_R_RDATA_SHIFT                        _MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_FIELD                        _MK_FIELD_CONST(0xffffffff, AXI2MC_AXI_R_RDATA_SHIFT)
#define AXI2MC_AXI_R_RDATA_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define AXI2MC_AXI_R_RDATA_ROW                  0

#define AXI2MC_AXI_R_RID_SHIFT                  _MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_FIELD                  _MK_FIELD_CONST(0x1fff, AXI2MC_AXI_R_RID_SHIFT)
#define AXI2MC_AXI_R_RID_RANGE                  _MK_SHIFT_CONST(268):_MK_SHIFT_CONST(256)
#define AXI2MC_AXI_R_RID_ROW                    0

#define AXI2MC_AXI_R_RRESP_SHIFT                        _MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_FIELD                        _MK_FIELD_CONST(0x3, AXI2MC_AXI_R_RRESP_SHIFT)
#define AXI2MC_AXI_R_RRESP_RANGE                        _MK_SHIFT_CONST(270):_MK_SHIFT_CONST(269)
#define AXI2MC_AXI_R_RRESP_ROW                  0
#define AXI2MC_AXI_R_RRESP_OKAY                 _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RRESP_EXOKAY                       _MK_ENUM_CONST(1)
#define AXI2MC_AXI_R_RRESP_SLVERR                       _MK_ENUM_CONST(2)
#define AXI2MC_AXI_R_RRESP_DECERR                       _MK_ENUM_CONST(3)

#define AXI2MC_AXI_R_RLAST_SHIFT                        _MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_FIELD                        _MK_FIELD_CONST(0x1, AXI2MC_AXI_R_RLAST_SHIFT)
#define AXI2MC_AXI_R_RLAST_RANGE                        _MK_SHIFT_CONST(271):_MK_SHIFT_CONST(271)
#define AXI2MC_AXI_R_RLAST_ROW                  0
#define AXI2MC_AXI_R_RLAST_DISABLED                     _MK_ENUM_CONST(0)
#define AXI2MC_AXI_R_RLAST_ENABLED                      _MK_ENUM_CONST(1)


// Packet MC_AXI_RWREQ
#define MC_AXI_RWREQ_SIZE 115

#define MC_AXI_RWREQ_AADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_FIELD                        _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_AADDR_SHIFT)
#define MC_AXI_RWREQ_AADDR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define MC_AXI_RWREQ_AADDR_ROW                  0

#define MC_AXI_RWREQ_AID_SHIFT                  _MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_FIELD                  _MK_FIELD_CONST(0x1fff, MC_AXI_RWREQ_AID_SHIFT)
#define MC_AXI_RWREQ_AID_RANGE                  _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(32)
#define MC_AXI_RWREQ_AID_ROW                    0

#define MC_AXI_RWREQ_ALEN_SHIFT                 _MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_FIELD                 _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ALEN_SHIFT)
#define MC_AXI_RWREQ_ALEN_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(45)
#define MC_AXI_RWREQ_ALEN_ROW                   0

#define MC_AXI_RWREQ_ASIZE_SHIFT                        _MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ASIZE_RANGE                        _MK_SHIFT_CONST(51):_MK_SHIFT_CONST(49)
#define MC_AXI_RWREQ_ASIZE_ROW                  2

#define MC_AXI_RWREQ_ABURST_SHIFT                       _MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_FIELD                       _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ABURST_SHIFT)
#define MC_AXI_RWREQ_ABURST_RANGE                       _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(52)
#define MC_AXI_RWREQ_ABURST_ROW                 0
#define MC_AXI_RWREQ_ABURST_FIXED                       _MK_ENUM_CONST(0)
#define MC_AXI_RWREQ_ABURST_INCR                        _MK_ENUM_CONST(1)
#define MC_AXI_RWREQ_ABURST_WRAP                        _MK_ENUM_CONST(2)
#define MC_AXI_RWREQ_ABURST_RSVD                        _MK_ENUM_CONST(3)

#define MC_AXI_RWREQ_ALOCK_SHIFT                        _MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_FIELD                        _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ALOCK_SHIFT)
#define MC_AXI_RWREQ_ALOCK_RANGE                        _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(54)
#define MC_AXI_RWREQ_ALOCK_ROW                  0

#define MC_AXI_RWREQ_ACACHE_SHIFT                       _MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_FIELD                       _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACACHE_SHIFT)
#define MC_AXI_RWREQ_ACACHE_RANGE                       _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(56)
#define MC_AXI_RWREQ_ACACHE_ROW                 0

#define MC_AXI_RWREQ_APROT_SHIFT                        _MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_FIELD                        _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_APROT_SHIFT)
#define MC_AXI_RWREQ_APROT_RANGE                        _MK_SHIFT_CONST(62):_MK_SHIFT_CONST(60)
#define MC_AXI_RWREQ_APROT_ROW                  0

#define MC_AXI_RWREQ_ASB_SHIFT                  _MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_FIELD                  _MK_FIELD_CONST(0x3, MC_AXI_RWREQ_ASB_SHIFT)
#define MC_AXI_RWREQ_ASB_RANGE                  _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(63)
#define MC_AXI_RWREQ_ASB_ROW                    0

#define MC_AXI_RWREQ_ARW_SHIFT                  _MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_FIELD                  _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ARW_SHIFT)
#define MC_AXI_RWREQ_ARW_RANGE                  _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(65)
#define MC_AXI_RWREQ_ARW_ROW                    0

#define MC_AXI_RWREQ_ACT_AADDR_SHIFT                    _MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, MC_AXI_RWREQ_ACT_AADDR_SHIFT)
#define MC_AXI_RWREQ_ACT_AADDR_RANGE                    _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(66)
#define MC_AXI_RWREQ_ACT_AADDR_ROW                      0

#define MC_AXI_RWREQ_ACT_ALEN_SHIFT                     _MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_FIELD                     _MK_FIELD_CONST(0xf, MC_AXI_RWREQ_ACT_ALEN_SHIFT)
#define MC_AXI_RWREQ_ACT_ALEN_RANGE                     _MK_SHIFT_CONST(101):_MK_SHIFT_CONST(98)
#define MC_AXI_RWREQ_ACT_ALEN_ROW                       0

#define MC_AXI_RWREQ_ACT_ASIZE_SHIFT                    _MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_FIELD                    _MK_FIELD_CONST(0x7, MC_AXI_RWREQ_ACT_ASIZE_SHIFT)
#define MC_AXI_RWREQ_ACT_ASIZE_RANGE                    _MK_SHIFT_CONST(104):_MK_SHIFT_CONST(102)
#define MC_AXI_RWREQ_ACT_ASIZE_ROW                      0

#define MC_AXI_RWREQ_DOUBLEREQ_SHIFT                    _MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_FIELD                    _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_DOUBLEREQ_SHIFT)
#define MC_AXI_RWREQ_DOUBLEREQ_RANGE                    _MK_SHIFT_CONST(105):_MK_SHIFT_CONST(105)
#define MC_AXI_RWREQ_DOUBLEREQ_ROW                      0

#define MC_AXI_RWREQ_ILLEGALACC_SHIFT                   _MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_FIELD                   _MK_FIELD_CONST(0x1, MC_AXI_RWREQ_ILLEGALACC_SHIFT)
#define MC_AXI_RWREQ_ILLEGALACC_RANGE                   _MK_SHIFT_CONST(106):_MK_SHIFT_CONST(106)
#define MC_AXI_RWREQ_ILLEGALACC_ROW                     0

#define MC_AXI_RWREQ_TAG_SHIFT                  _MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_FIELD                  _MK_FIELD_CONST(0xff, MC_AXI_RWREQ_TAG_SHIFT)
#define MC_AXI_RWREQ_TAG_RANGE                  _MK_SHIFT_CONST(114):_MK_SHIFT_CONST(107)
#define MC_AXI_RWREQ_TAG_ROW                    0


// Packet CSR_C2MC_CLKEN
#define CSR_C2MC_CLKEN_SIZE 1

#define CSR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CSR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CSR_C2MC_CLKEN_CLKEN_SHIFT)
#define CSR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CSR_C2MC_RESET
#define CSR_C2MC_RESET_SIZE 1

#define CSR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_RESET_RSTN_SHIFT)
#define CSR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RESET_RSTN_ROW                 0


// Packet C2MC_FLUSH_REQ
#define C2MC_FLUSH_REQ_SIZE 1

#define C2MC_FLUSH_REQ_FLUSH_REQ_SHIFT                  _MK_SHIFT_CONST(0)
#define C2MC_FLUSH_REQ_FLUSH_REQ_FIELD                  _MK_FIELD_CONST(0x1, C2MC_FLUSH_REQ_FLUSH_REQ_SHIFT)
#define C2MC_FLUSH_REQ_FLUSH_REQ_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define C2MC_FLUSH_REQ_FLUSH_REQ_ROW                    0


// Packet C2MC_FLUSH_DONE
#define C2MC_FLUSH_DONE_SIZE 1

#define C2MC_FLUSH_DONE_FLUSH_DONE_SHIFT                        _MK_SHIFT_CONST(0)
#define C2MC_FLUSH_DONE_FLUSH_DONE_FIELD                        _MK_FIELD_CONST(0x1, C2MC_FLUSH_DONE_FLUSH_DONE_SHIFT)
#define C2MC_FLUSH_DONE_FLUSH_DONE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define C2MC_FLUSH_DONE_FLUSH_DONE_ROW                  0


// Packet CSR_C2MC_REQ
#define CSR_C2MC_REQ_SIZE 35

#define CSR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_REQ_ADR_SHIFT)
#define CSR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ_ADR_ROW                    0

#define CSR_C2MC_REQ_SWID_SHIFT                 _MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ_SWID_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_REQ_SWID_SHIFT)
#define CSR_C2MC_REQ_SWID_RANGE                 _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ_SWID_ROW                   0

#define CSR_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(33)
#define CSR_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CSR_C2MC_REQ_VPR_SHIFT)
#define CSR_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define CSR_C2MC_REQ_VPR_ROW                    0

#define CSR_C2MC_REQ_IPC_SHIFT                  _MK_SHIFT_CONST(34)
#define CSR_C2MC_REQ_IPC_FIELD                  _MK_FIELD_CONST(0x1, CSR_C2MC_REQ_IPC_SHIFT)
#define CSR_C2MC_REQ_IPC_RANGE                  _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CSR_C2MC_REQ_IPC_ROW                    0


// Packet CSR_C2MC_REQ2
#define CSR_C2MC_REQ2_SIZE 68

#define CSR_C2MC_REQ2_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ2_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CSR_C2MC_REQ2_ADR_SHIFT)
#define CSR_C2MC_REQ2_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_REQ2_ADR_ROW                   0

#define CSR_C2MC_REQ2_ADRH_SHIFT                        _MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ2_ADRH_FIELD                        _MK_FIELD_CONST(0xff, CSR_C2MC_REQ2_ADRH_SHIFT)
#define CSR_C2MC_REQ2_ADRH_RANGE                        _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define CSR_C2MC_REQ2_ADRH_ROW                  0

#define CSR_C2MC_REQ2_CSIZE_SHIFT                       _MK_SHIFT_CONST(40)
#define CSR_C2MC_REQ2_CSIZE_FIELD                       _MK_FIELD_CONST(0x3, CSR_C2MC_REQ2_CSIZE_SHIFT)
#define CSR_C2MC_REQ2_CSIZE_RANGE                       _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(40)
#define CSR_C2MC_REQ2_CSIZE_ROW                 0

#define CSR_C2MC_REQ2_ADR1_SHIFT                        _MK_SHIFT_CONST(42)
#define CSR_C2MC_REQ2_ADR1_FIELD                        _MK_FIELD_CONST(0x7, CSR_C2MC_REQ2_ADR1_SHIFT)
#define CSR_C2MC_REQ2_ADR1_RANGE                        _MK_SHIFT_CONST(44):_MK_SHIFT_CONST(42)
#define CSR_C2MC_REQ2_ADR1_ROW                  0

#define CSR_C2MC_REQ2_SWID_SHIFT                        _MK_SHIFT_CONST(45)
#define CSR_C2MC_REQ2_SWID_FIELD                        _MK_FIELD_CONST(0x3, CSR_C2MC_REQ2_SWID_SHIFT)
#define CSR_C2MC_REQ2_SWID_RANGE                        _MK_SHIFT_CONST(46):_MK_SHIFT_CONST(45)
#define CSR_C2MC_REQ2_SWID_ROW                  0

#define CSR_C2MC_REQ2_VPR_SHIFT                 _MK_SHIFT_CONST(47)
#define CSR_C2MC_REQ2_VPR_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_REQ2_VPR_SHIFT)
#define CSR_C2MC_REQ2_VPR_RANGE                 _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(47)
#define CSR_C2MC_REQ2_VPR_ROW                   0

#define CSR_C2MC_REQ2_IPC_SHIFT                 _MK_SHIFT_CONST(48)
#define CSR_C2MC_REQ2_IPC_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_REQ2_IPC_SHIFT)
#define CSR_C2MC_REQ2_IPC_RANGE                 _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(48)
#define CSR_C2MC_REQ2_IPC_ROW                   0

#define CSR_C2MC_REQ2_STREAM_ID_SHIFT                   _MK_SHIFT_CONST(49)
#define CSR_C2MC_REQ2_STREAM_ID_FIELD                   _MK_FIELD_CONST(0xff, CSR_C2MC_REQ2_STREAM_ID_SHIFT)
#define CSR_C2MC_REQ2_STREAM_ID_RANGE                   _MK_SHIFT_CONST(56):_MK_SHIFT_CONST(49)
#define CSR_C2MC_REQ2_STREAM_ID_ROW                     0

#define CSR_C2MC_REQ2_SMMU_NS_SHIFT                     _MK_SHIFT_CONST(57)
#define CSR_C2MC_REQ2_SMMU_NS_FIELD                     _MK_FIELD_CONST(0x1, CSR_C2MC_REQ2_SMMU_NS_SHIFT)
#define CSR_C2MC_REQ2_SMMU_NS_RANGE                     _MK_SHIFT_CONST(57):_MK_SHIFT_CONST(57)
#define CSR_C2MC_REQ2_SMMU_NS_ROW                       0

#define CSR_C2MC_REQ2_COH_IO_ACC_SHIFT                  _MK_SHIFT_CONST(58)
#define CSR_C2MC_REQ2_COH_IO_ACC_FIELD                  _MK_FIELD_CONST(0x1, CSR_C2MC_REQ2_COH_IO_ACC_SHIFT)
#define CSR_C2MC_REQ2_COH_IO_ACC_RANGE                  _MK_SHIFT_CONST(58):_MK_SHIFT_CONST(58)
#define CSR_C2MC_REQ2_COH_IO_ACC_ROW                    0

#define CSR_C2MC_REQ2_AXI_ID_SHIFT                      _MK_SHIFT_CONST(59)
#define CSR_C2MC_REQ2_AXI_ID_FIELD                      _MK_FIELD_CONST(0xff, CSR_C2MC_REQ2_AXI_ID_SHIFT)
#define CSR_C2MC_REQ2_AXI_ID_RANGE                      _MK_SHIFT_CONST(66):_MK_SHIFT_CONST(59)
#define CSR_C2MC_REQ2_AXI_ID_ROW                        0

#define CSR_C2MC_REQ2_SO_DEV_SHIFT                      _MK_SHIFT_CONST(67)
#define CSR_C2MC_REQ2_SO_DEV_FIELD                      _MK_FIELD_CONST(0x1, CSR_C2MC_REQ2_SO_DEV_SHIFT)
#define CSR_C2MC_REQ2_SO_DEV_RANGE                      _MK_SHIFT_CONST(67):_MK_SHIFT_CONST(67)
#define CSR_C2MC_REQ2_SO_DEV_ROW                        0


// Packet CSR_C2MC_SIZE
#define CSR_C2MC_SIZE_SIZE 1

#define CSR_C2MC_SIZE_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_FIELD                        _MK_FIELD_CONST(0x1, CSR_C2MC_SIZE_SIZE_SHIFT)
#define CSR_C2MC_SIZE_SIZE_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SIZE_SIZE_ROW                  0


// Packet CSR_C2MC_SECURE
#define CSR_C2MC_SECURE_SIZE 1

#define CSR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSR_C2MC_SECURE_SECURE_SHIFT)
#define CSR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSR_C2MC_SECURE_SECURE_ROW                      0


// Packet CSR_C2MC_TAG
#define CSR_C2MC_TAG_SIZE 8

#define CSR_C2MC_TAG_TAG_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_FIELD                  _MK_FIELD_CONST(0xff, CSR_C2MC_TAG_TAG_SHIFT)
#define CSR_C2MC_TAG_TAG_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TAG_TAG_ROW                    0


// Packet CSR_C2MC_BP_REQ
#define CSR_C2MC_BP_REQ_SIZE 50

#define CSR_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0x3, CSR_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSR_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CSR_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSR_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(34)
#define CSR_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSR_C2MC_BP_REQ_PITCH_SHIFT)
#define CSR_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(49):_MK_SHIFT_CONST(34)
#define CSR_C2MC_BP_REQ_PITCH_ROW                       0


// Packet CSR_C2MC_ADRXY
#define CSR_C2MC_ADRXY_SIZE 30

#define CSR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSR_C2MC_ADRXY_OFFX_SHIFT)
#define CSR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSR_C2MC_ADRXY_OFFX_ROW                 0

#define CSR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSR_C2MC_ADRXY_OFFY_SHIFT)
#define CSR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSR_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSR_C2MC_TILE
#define CSR_C2MC_TILE_SIZE 36

#define CSR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CSR_C2MC_TILE_LINADR_SHIFT)
#define CSR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CSR_C2MC_TILE_LINADR_ROW                        0

#define CSR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(34)
#define CSR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSR_C2MC_TILE_TMODE_SHIFT)
#define CSR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CSR_C2MC_TILE_TMODE_ROW                 0
#define CSR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)

#define CSR_C2MC_TILE_VPR_SHIFT                 _MK_SHIFT_CONST(35)
#define CSR_C2MC_TILE_VPR_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_TILE_VPR_SHIFT)
#define CSR_C2MC_TILE_VPR_RANGE                 _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(35)
#define CSR_C2MC_TILE_VPR_ROW                   0


// Packet CSR_C2MC_RDI
#define CSR_C2MC_RDI_SIZE 257

#define CSR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_RDI_RDI_SHIFT)
#define CSR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI_RDI_ROW                    0

#define CSR_C2MC_RDI_RVPR_SHIFT                 _MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI_RVPR_FIELD                 _MK_FIELD_CONST(0x1, CSR_C2MC_RDI_RVPR_SHIFT)
#define CSR_C2MC_RDI_RVPR_RANGE                 _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI_RVPR_ROW                   0


// Packet CSR_C2MC_RDI2
#define CSR_C2MC_RDI2_SIZE 523

#define CSR_C2MC_RDI2_RDIL_SHIFT                        _MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI2_RDIL_FIELD                        _MK_FIELD_CONST(0xffffffff, CSR_C2MC_RDI2_RDIL_SHIFT)
#define CSR_C2MC_RDI2_RDIL_RANGE                        _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CSR_C2MC_RDI2_RDIL_ROW                  0

#define CSR_C2MC_RDI2_RDIH_SHIFT                        _MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI2_RDIH_FIELD                        _MK_FIELD_CONST(0xffffffff, CSR_C2MC_RDI2_RDIH_SHIFT)
#define CSR_C2MC_RDI2_RDIH_RANGE                        _MK_SHIFT_CONST(511):_MK_SHIFT_CONST(256)
#define CSR_C2MC_RDI2_RDIH_ROW                  0

#define CSR_C2MC_RDI2_RSIZE_SHIFT                       _MK_SHIFT_CONST(512)
#define CSR_C2MC_RDI2_RSIZE_FIELD                       _MK_FIELD_CONST(0x3, CSR_C2MC_RDI2_RSIZE_SHIFT)
#define CSR_C2MC_RDI2_RSIZE_RANGE                       _MK_SHIFT_CONST(513):_MK_SHIFT_CONST(512)
#define CSR_C2MC_RDI2_RSIZE_ROW                 0

#define CSR_C2MC_RDI2_RVPR_SHIFT                        _MK_SHIFT_CONST(514)
#define CSR_C2MC_RDI2_RVPR_FIELD                        _MK_FIELD_CONST(0x1, CSR_C2MC_RDI2_RVPR_SHIFT)
#define CSR_C2MC_RDI2_RVPR_RANGE                        _MK_SHIFT_CONST(514):_MK_SHIFT_CONST(514)
#define CSR_C2MC_RDI2_RVPR_ROW                  0

#define CSR_C2MC_RDI2_RID_SHIFT                 _MK_SHIFT_CONST(515)
#define CSR_C2MC_RDI2_RID_FIELD                 _MK_FIELD_CONST(0xff, CSR_C2MC_RDI2_RID_SHIFT)
#define CSR_C2MC_RDI2_RID_RANGE                 _MK_SHIFT_CONST(522):_MK_SHIFT_CONST(515)
#define CSR_C2MC_RDI2_RID_ROW                   0


// Packet CSR_C2MC_HP
#define CSR_C2MC_HP_SIZE 38

#define CSR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSR_C2MC_HP_HPTH_SHIFT)
#define CSR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HP_HPTH_ROW                    0

#define CSR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CSR_C2MC_HP_HPTM_SHIFT)
#define CSR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CSR_C2MC_HP_HPTM_ROW                    0


// Packet CSR_C2MC_HYST
#define CSR_C2MC_HYST_SIZE 32

#define CSR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CSR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TM_SHIFT)
#define CSR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSR_C2MC_HYST_DHYST_TM_ROW                      0

#define CSR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CSR_C2MC_HYST_DHYST_TH_SHIFT)
#define CSR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSR_C2MC_HYST_DHYST_TH_ROW                      0

#define CSR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CSR_C2MC_HYST_HYST_TM_SHIFT)
#define CSR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CSR_C2MC_HYST_HYST_TM_ROW                       0

#define CSR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CSR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CSR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CSR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CSR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CSR_C2MC_HYST_HYST_EN_SHIFT)
#define CSR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CSR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CSW_C2MC_CLKEN
#define CSW_C2MC_CLKEN_SIZE 1

#define CSW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CSW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CSW_C2MC_CLKEN_CLKEN_SHIFT)
#define CSW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CSW_C2MC_RESET
#define CSW_C2MC_RESET_SIZE 1

#define CSW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_RESET_RSTN_SHIFT)
#define CSW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_RESET_RSTN_ROW                 0


// Packet CSW_C2MC_REQ
#define CSW_C2MC_REQ_SIZE 324

#define CSW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_ADR_SHIFT)
#define CSW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ_ADR_ROW                    0

#define CSW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_BE_SHIFT)
#define CSW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ_BE_ROW                     0

#define CSW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ_WDO_SHIFT)
#define CSW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CSW_C2MC_REQ_WDO_ROW                    0

#define CSW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_TAG_SHIFT)
#define CSW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CSW_C2MC_REQ_TAG_ROW                    0

#define CSW_C2MC_REQ_SWID_SHIFT                 _MK_SHIFT_CONST(321)
#define CSW_C2MC_REQ_SWID_FIELD                 _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_SWID_SHIFT)
#define CSW_C2MC_REQ_SWID_RANGE                 _MK_SHIFT_CONST(321):_MK_SHIFT_CONST(321)
#define CSW_C2MC_REQ_SWID_ROW                   0

#define CSW_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(322)
#define CSW_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_VPR_SHIFT)
#define CSW_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(322):_MK_SHIFT_CONST(322)
#define CSW_C2MC_REQ_VPR_ROW                    0

#define CSW_C2MC_REQ_IPC_SHIFT                  _MK_SHIFT_CONST(323)
#define CSW_C2MC_REQ_IPC_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ_IPC_SHIFT)
#define CSW_C2MC_REQ_IPC_RANGE                  _MK_SHIFT_CONST(323):_MK_SHIFT_CONST(323)
#define CSW_C2MC_REQ_IPC_ROW                    0


// Packet CSW_C2MC_REQ2
#define CSW_C2MC_REQ2_SIZE 645

#define CSW_C2MC_REQ2_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ2_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_ADR_SHIFT)
#define CSW_C2MC_REQ2_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_REQ2_ADR_ROW                   0

#define CSW_C2MC_REQ2_ADRH_SHIFT                        _MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ2_ADRH_FIELD                        _MK_FIELD_CONST(0xff, CSW_C2MC_REQ2_ADRH_SHIFT)
#define CSW_C2MC_REQ2_ADRH_RANGE                        _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define CSW_C2MC_REQ2_ADRH_ROW                  0

#define CSW_C2MC_REQ2_BEL_SHIFT                 _MK_SHIFT_CONST(40)
#define CSW_C2MC_REQ2_BEL_FIELD                 _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_BEL_SHIFT)
#define CSW_C2MC_REQ2_BEL_RANGE                 _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(40)
#define CSW_C2MC_REQ2_BEL_ROW                   0

#define CSW_C2MC_REQ2_BEH_SHIFT                 _MK_SHIFT_CONST(72)
#define CSW_C2MC_REQ2_BEH_FIELD                 _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_BEH_SHIFT)
#define CSW_C2MC_REQ2_BEH_RANGE                 _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(72)
#define CSW_C2MC_REQ2_BEH_ROW                   0

#define CSW_C2MC_REQ2_WDOL_SHIFT                        _MK_SHIFT_CONST(104)
#define CSW_C2MC_REQ2_WDOL_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_WDOL_SHIFT)
#define CSW_C2MC_REQ2_WDOL_RANGE                        _MK_SHIFT_CONST(359):_MK_SHIFT_CONST(104)
#define CSW_C2MC_REQ2_WDOL_ROW                  0

#define CSW_C2MC_REQ2_WDOH_SHIFT                        _MK_SHIFT_CONST(360)
#define CSW_C2MC_REQ2_WDOH_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_REQ2_WDOH_SHIFT)
#define CSW_C2MC_REQ2_WDOH_RANGE                        _MK_SHIFT_CONST(615):_MK_SHIFT_CONST(360)
#define CSW_C2MC_REQ2_WDOH_ROW                  0

#define CSW_C2MC_REQ2_TAG_SHIFT                 _MK_SHIFT_CONST(616)
#define CSW_C2MC_REQ2_TAG_FIELD                 _MK_FIELD_CONST(0x1, CSW_C2MC_REQ2_TAG_SHIFT)
#define CSW_C2MC_REQ2_TAG_RANGE                 _MK_SHIFT_CONST(616):_MK_SHIFT_CONST(616)
#define CSW_C2MC_REQ2_TAG_ROW                   0

#define CSW_C2MC_REQ2_CSIZE_SHIFT                       _MK_SHIFT_CONST(617)
#define CSW_C2MC_REQ2_CSIZE_FIELD                       _MK_FIELD_CONST(0x3, CSW_C2MC_REQ2_CSIZE_SHIFT)
#define CSW_C2MC_REQ2_CSIZE_RANGE                       _MK_SHIFT_CONST(618):_MK_SHIFT_CONST(617)
#define CSW_C2MC_REQ2_CSIZE_ROW                 0

#define CSW_C2MC_REQ2_ADR1_SHIFT                        _MK_SHIFT_CONST(619)
#define CSW_C2MC_REQ2_ADR1_FIELD                        _MK_FIELD_CONST(0x7, CSW_C2MC_REQ2_ADR1_SHIFT)
#define CSW_C2MC_REQ2_ADR1_RANGE                        _MK_SHIFT_CONST(621):_MK_SHIFT_CONST(619)
#define CSW_C2MC_REQ2_ADR1_ROW                  0

#define CSW_C2MC_REQ2_SWID_SHIFT                        _MK_SHIFT_CONST(622)
#define CSW_C2MC_REQ2_SWID_FIELD                        _MK_FIELD_CONST(0x3, CSW_C2MC_REQ2_SWID_SHIFT)
#define CSW_C2MC_REQ2_SWID_RANGE                        _MK_SHIFT_CONST(623):_MK_SHIFT_CONST(622)
#define CSW_C2MC_REQ2_SWID_ROW                  0

#define CSW_C2MC_REQ2_VPR_SHIFT                 _MK_SHIFT_CONST(624)
#define CSW_C2MC_REQ2_VPR_FIELD                 _MK_FIELD_CONST(0x1, CSW_C2MC_REQ2_VPR_SHIFT)
#define CSW_C2MC_REQ2_VPR_RANGE                 _MK_SHIFT_CONST(624):_MK_SHIFT_CONST(624)
#define CSW_C2MC_REQ2_VPR_ROW                   0

#define CSW_C2MC_REQ2_IPC_SHIFT                 _MK_SHIFT_CONST(625)
#define CSW_C2MC_REQ2_IPC_FIELD                 _MK_FIELD_CONST(0x1, CSW_C2MC_REQ2_IPC_SHIFT)
#define CSW_C2MC_REQ2_IPC_RANGE                 _MK_SHIFT_CONST(625):_MK_SHIFT_CONST(625)
#define CSW_C2MC_REQ2_IPC_ROW                   0

#define CSW_C2MC_REQ2_STREAM_ID_SHIFT                   _MK_SHIFT_CONST(626)
#define CSW_C2MC_REQ2_STREAM_ID_FIELD                   _MK_FIELD_CONST(0xff, CSW_C2MC_REQ2_STREAM_ID_SHIFT)
#define CSW_C2MC_REQ2_STREAM_ID_RANGE                   _MK_SHIFT_CONST(633):_MK_SHIFT_CONST(626)
#define CSW_C2MC_REQ2_STREAM_ID_ROW                     0

#define CSW_C2MC_REQ2_SMMU_NS_SHIFT                     _MK_SHIFT_CONST(634)
#define CSW_C2MC_REQ2_SMMU_NS_FIELD                     _MK_FIELD_CONST(0x1, CSW_C2MC_REQ2_SMMU_NS_SHIFT)
#define CSW_C2MC_REQ2_SMMU_NS_RANGE                     _MK_SHIFT_CONST(634):_MK_SHIFT_CONST(634)
#define CSW_C2MC_REQ2_SMMU_NS_ROW                       0

#define CSW_C2MC_REQ2_COH_IO_ACC_SHIFT                  _MK_SHIFT_CONST(635)
#define CSW_C2MC_REQ2_COH_IO_ACC_FIELD                  _MK_FIELD_CONST(0x1, CSW_C2MC_REQ2_COH_IO_ACC_SHIFT)
#define CSW_C2MC_REQ2_COH_IO_ACC_RANGE                  _MK_SHIFT_CONST(635):_MK_SHIFT_CONST(635)
#define CSW_C2MC_REQ2_COH_IO_ACC_ROW                    0

#define CSW_C2MC_REQ2_AXI_ID_SHIFT                      _MK_SHIFT_CONST(636)
#define CSW_C2MC_REQ2_AXI_ID_FIELD                      _MK_FIELD_CONST(0xff, CSW_C2MC_REQ2_AXI_ID_SHIFT)
#define CSW_C2MC_REQ2_AXI_ID_RANGE                      _MK_SHIFT_CONST(643):_MK_SHIFT_CONST(636)
#define CSW_C2MC_REQ2_AXI_ID_ROW                        0

#define CSW_C2MC_REQ2_SO_DEV_SHIFT                      _MK_SHIFT_CONST(644)
#define CSW_C2MC_REQ2_SO_DEV_FIELD                      _MK_FIELD_CONST(0x1, CSW_C2MC_REQ2_SO_DEV_SHIFT)
#define CSW_C2MC_REQ2_SO_DEV_RANGE                      _MK_SHIFT_CONST(644):_MK_SHIFT_CONST(644)
#define CSW_C2MC_REQ2_SO_DEV_ROW                        0


// Packet CSW_C2MC_SECURE
#define CSW_C2MC_SECURE_SIZE 1

#define CSW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CSW_C2MC_SECURE_SECURE_SHIFT)
#define CSW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CSW_C2MC_SECURE_SECURE_ROW                      0


// Packet CSW_C2MC_BP_REQ
#define CSW_C2MC_BP_REQ_SIZE 339

#define CSW_C2MC_BP_REQ_BASEADR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_FIELD                   _MK_FIELD_CONST(0x3, CSW_C2MC_BP_REQ_BASEADR_SHIFT)
#define CSW_C2MC_BP_REQ_BASEADR_RANGE                   _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CSW_C2MC_BP_REQ_BASEADR_ROW                     0

#define CSW_C2MC_BP_REQ_PITCH_SHIFT                     _MK_SHIFT_CONST(34)
#define CSW_C2MC_BP_REQ_PITCH_FIELD                     _MK_FIELD_CONST(0xffff, CSW_C2MC_BP_REQ_PITCH_SHIFT)
#define CSW_C2MC_BP_REQ_PITCH_RANGE                     _MK_SHIFT_CONST(49):_MK_SHIFT_CONST(34)
#define CSW_C2MC_BP_REQ_PITCH_ROW                       0

#define CSW_C2MC_BP_REQ_BE_SHIFT                        _MK_SHIFT_CONST(50)
#define CSW_C2MC_BP_REQ_BE_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_BE_SHIFT)
#define CSW_C2MC_BP_REQ_BE_RANGE                        _MK_SHIFT_CONST(81):_MK_SHIFT_CONST(50)
#define CSW_C2MC_BP_REQ_BE_ROW                  0

#define CSW_C2MC_BP_REQ_WDO_SHIFT                       _MK_SHIFT_CONST(82)
#define CSW_C2MC_BP_REQ_WDO_FIELD                       _MK_FIELD_CONST(0xffffffff, CSW_C2MC_BP_REQ_WDO_SHIFT)
#define CSW_C2MC_BP_REQ_WDO_RANGE                       _MK_SHIFT_CONST(337):_MK_SHIFT_CONST(82)
#define CSW_C2MC_BP_REQ_WDO_ROW                 0

#define CSW_C2MC_BP_REQ_TAG_SHIFT                       _MK_SHIFT_CONST(338)
#define CSW_C2MC_BP_REQ_TAG_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_BP_REQ_TAG_SHIFT)
#define CSW_C2MC_BP_REQ_TAG_RANGE                       _MK_SHIFT_CONST(338):_MK_SHIFT_CONST(338)
#define CSW_C2MC_BP_REQ_TAG_ROW                 0


// Packet CSW_C2MC_ADRXY
#define CSW_C2MC_ADRXY_SIZE 30

#define CSW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CSW_C2MC_ADRXY_OFFX_SHIFT)
#define CSW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CSW_C2MC_ADRXY_OFFX_ROW                 0

#define CSW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CSW_C2MC_ADRXY_OFFY_SHIFT)
#define CSW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CSW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CSW_C2MC_TILE
#define CSW_C2MC_TILE_SIZE 35

#define CSW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CSW_C2MC_TILE_LINADR_SHIFT)
#define CSW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CSW_C2MC_TILE_LINADR_ROW                        0

#define CSW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(34)
#define CSW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CSW_C2MC_TILE_TMODE_SHIFT)
#define CSW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CSW_C2MC_TILE_TMODE_ROW                 0
#define CSW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CSW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CSW_C2MC_XDI
#define CSW_C2MC_XDI_SIZE 32

#define CSW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_XDI_XDI_SHIFT)
#define CSW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_XDI_XDI_ROW                    0


// Packet CSW_C2MC_HP
#define CSW_C2MC_HP_SIZE 32

#define CSW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HP_HPTH_SHIFT)
#define CSW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HP_HPTH_ROW                    0


// Packet CSW_C2MC_WCOAL
#define CSW_C2MC_WCOAL_SIZE 32

#define CSW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CSW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CSW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CSW_C2MC_HYST
#define CSW_C2MC_HYST_SIZE 32

#define CSW_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CSW_C2MC_HYST_HYST_SHIFT)
#define CSW_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CSW_C2MC_HYST_HYST_ROW                  0


// Packet CBR_C2MC_CLKEN
#define CBR_C2MC_CLKEN_SIZE 1

#define CBR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CBR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CBR_C2MC_CLKEN_CLKEN_SHIFT)
#define CBR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CBR_C2MC_RESET
#define CBR_C2MC_RESET_SIZE 1

#define CBR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RESET_RSTN_SHIFT)
#define CBR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RESET_RSTN_ROW                 0


// Packet CBR_C2MC_REQP
#define CBR_C2MC_REQP_SIZE 264

#define CBR_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADR_SHIFT)
#define CBR_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_REQP_ADR_ROW                   0

#define CBR_C2MC_REQP_ADRU_SHIFT                        _MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRU_SHIFT)
#define CBR_C2MC_REQP_ADRU_RANGE                        _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_REQP_ADRU_ROW                  0

#define CBR_C2MC_REQP_ADRV_SHIFT                        _MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_ADRV_SHIFT)
#define CBR_C2MC_REQP_ADRV_RANGE                        _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBR_C2MC_REQP_ADRV_ROW                  0

#define CBR_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LS_SHIFT)
#define CBR_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBR_C2MC_REQP_LS_ROW                    0

#define CBR_C2MC_REQP_LSUV_SHIFT                        _MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_LSUV_SHIFT)
#define CBR_C2MC_REQP_LSUV_RANGE                        _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CBR_C2MC_REQP_LSUV_ROW                  0

#define CBR_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_HS_SHIFT)
#define CBR_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(191):_MK_SHIFT_CONST(160)
#define CBR_C2MC_REQP_HS_ROW                    0

#define CBR_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_VS_SHIFT)
#define CBR_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(223):_MK_SHIFT_CONST(192)
#define CBR_C2MC_REQP_VS_ROW                    0

#define CBR_C2MC_REQP_DL_SHIFT                  _MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_REQP_DL_SHIFT)
#define CBR_C2MC_REQP_DL_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(224)
#define CBR_C2MC_REQP_DL_ROW                    0

#define CBR_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_HD_SHIFT)
#define CBR_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_REQP_HD_ROW                    0

#define CBR_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VD_SHIFT)
#define CBR_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(257):_MK_SHIFT_CONST(257)
#define CBR_C2MC_REQP_VD_ROW                    0

#define CBR_C2MC_REQP_VX2_SHIFT                 _MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VX2_SHIFT)
#define CBR_C2MC_REQP_VX2_RANGE                 _MK_SHIFT_CONST(258):_MK_SHIFT_CONST(258)
#define CBR_C2MC_REQP_VX2_ROW                   0

#define CBR_C2MC_REQP_LP_SHIFT                  _MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_FIELD                  _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_LP_SHIFT)
#define CBR_C2MC_REQP_LP_RANGE                  _MK_SHIFT_CONST(259):_MK_SHIFT_CONST(259)
#define CBR_C2MC_REQP_LP_ROW                    0

#define CBR_C2MC_REQP_YUV_SHIFT                 _MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_REQP_YUV_SHIFT)
#define CBR_C2MC_REQP_YUV_RANGE                 _MK_SHIFT_CONST(262):_MK_SHIFT_CONST(260)
#define CBR_C2MC_REQP_YUV_ROW                   0

#define CBR_C2MC_REQP_VPR_SHIFT                 _MK_SHIFT_CONST(263)
#define CBR_C2MC_REQP_VPR_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_REQP_VPR_SHIFT)
#define CBR_C2MC_REQP_VPR_RANGE                 _MK_SHIFT_CONST(263):_MK_SHIFT_CONST(263)
#define CBR_C2MC_REQP_VPR_ROW                   0


// Packet CBR_C2MC_SECURE
#define CBR_C2MC_SECURE_SIZE 1

#define CBR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_SECURE_SECURE_SHIFT)
#define CBR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_SECURE_SECURE_ROW                      0


// Packet CBR_C2MC_ADRXY
#define CBR_C2MC_ADRXY_SIZE 44

#define CBR_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_ADRXY_OFFX_SHIFT)
#define CBR_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBR_C2MC_ADRXY_OFFX_ROW                 0

#define CBR_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFY_SHIFT)
#define CBR_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBR_C2MC_ADRXY_OFFY_ROW                 0

#define CBR_C2MC_ADRXY_OFFYUV_SHIFT                     _MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_FIELD                     _MK_FIELD_CONST(0x3fff, CBR_C2MC_ADRXY_OFFYUV_SHIFT)
#define CBR_C2MC_ADRXY_OFFYUV_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(30)
#define CBR_C2MC_ADRXY_OFFYUV_ROW                       0


// Packet CBR_C2MC_TILE
#define CBR_C2MC_TILE_SIZE 104

#define CBR_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CBR_C2MC_TILE_LINADR_SHIFT)
#define CBR_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CBR_C2MC_TILE_LINADR_ROW                        0

#define CBR_C2MC_TILE_LINADRU_SHIFT                     _MK_SHIFT_CONST(34)
#define CBR_C2MC_TILE_LINADRU_FIELD                     _MK_FIELD_CONST(0x3, CBR_C2MC_TILE_LINADRU_SHIFT)
#define CBR_C2MC_TILE_LINADRU_RANGE                     _MK_SHIFT_CONST(67):_MK_SHIFT_CONST(34)
#define CBR_C2MC_TILE_LINADRU_ROW                       0

#define CBR_C2MC_TILE_LINADRV_SHIFT                     _MK_SHIFT_CONST(68)
#define CBR_C2MC_TILE_LINADRV_FIELD                     _MK_FIELD_CONST(0x3, CBR_C2MC_TILE_LINADRV_SHIFT)
#define CBR_C2MC_TILE_LINADRV_RANGE                     _MK_SHIFT_CONST(101):_MK_SHIFT_CONST(68)
#define CBR_C2MC_TILE_LINADRV_ROW                       0

#define CBR_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(102)
#define CBR_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODE_SHIFT)
#define CBR_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(102):_MK_SHIFT_CONST(102)
#define CBR_C2MC_TILE_TMODE_ROW                 0
#define CBR_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)

#define CBR_C2MC_TILE_TMODEUV_SHIFT                     _MK_SHIFT_CONST(103)
#define CBR_C2MC_TILE_TMODEUV_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_TILE_TMODEUV_SHIFT)
#define CBR_C2MC_TILE_TMODEUV_RANGE                     _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(103)
#define CBR_C2MC_TILE_TMODEUV_ROW                       0
#define CBR_C2MC_TILE_TMODEUV_LINEAR                    _MK_ENUM_CONST(0)
#define CBR_C2MC_TILE_TMODEUV_TILED                     _MK_ENUM_CONST(1)


// Packet CBR_C2MC_RDYP
#define CBR_C2MC_RDYP_SIZE 1

#define CBR_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_RDYP_RDYP_SHIFT)
#define CBR_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDYP_RDYP_ROW                  0


// Packet CBR_C2MC_OUTSTD
#define CBR_C2MC_OUTSTD_SIZE 1

#define CBR_C2MC_OUTSTD_OUTSTD_SHIFT                    _MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_FIELD                    _MK_FIELD_CONST(0x1, CBR_C2MC_OUTSTD_OUTSTD_SHIFT)
#define CBR_C2MC_OUTSTD_OUTSTD_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_OUTSTD_OUTSTD_ROW                      0


// Packet CBR_C2MC_STOP
#define CBR_C2MC_STOP_SIZE 1

#define CBR_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_STOP_STOP_SHIFT)
#define CBR_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBR_C2MC_STOP_STOP_ROW                  0


// Packet CBR_C2MC_RDI
#define CBR_C2MC_RDI_SIZE 263

#define CBR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_RDI_RDI_SHIFT)
#define CBR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CBR_C2MC_RDI_RDI_ROW                    0

#define CBR_C2MC_RDI_RDILST_SHIFT                       _MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_FIELD                       _MK_FIELD_CONST(0x1, CBR_C2MC_RDI_RDILST_SHIFT)
#define CBR_C2MC_RDI_RDILST_RANGE                       _MK_SHIFT_CONST(256):_MK_SHIFT_CONST(256)
#define CBR_C2MC_RDI_RDILST_ROW                 0

#define CBR_C2MC_RDI_RDINB_SHIFT                        _MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_FIELD                        _MK_FIELD_CONST(0x1f, CBR_C2MC_RDI_RDINB_SHIFT)
#define CBR_C2MC_RDI_RDINB_RANGE                        _MK_SHIFT_CONST(261):_MK_SHIFT_CONST(257)
#define CBR_C2MC_RDI_RDINB_ROW                  0

#define CBR_C2MC_RDI_RVPR_SHIFT                 _MK_SHIFT_CONST(262)
#define CBR_C2MC_RDI_RVPR_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_RDI_RVPR_SHIFT)
#define CBR_C2MC_RDI_RVPR_RANGE                 _MK_SHIFT_CONST(262):_MK_SHIFT_CONST(262)
#define CBR_C2MC_RDI_RVPR_ROW                   0


// Packet CBR_C2MC_DOREQ
#define CBR_C2MC_DOREQ_SIZE 65

#define CBR_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_ADR_SHIFT)
#define CBR_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_DOREQ_ADR_ROW                  0

#define CBR_C2MC_DOREQ_LS_SHIFT                 _MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_FIELD                 _MK_FIELD_CONST(0xffffffff, CBR_C2MC_DOREQ_LS_SHIFT)
#define CBR_C2MC_DOREQ_LS_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBR_C2MC_DOREQ_LS_ROW                   0

#define CBR_C2MC_DOREQ_VPR_SHIFT                        _MK_SHIFT_CONST(64)
#define CBR_C2MC_DOREQ_VPR_FIELD                        _MK_FIELD_CONST(0x1, CBR_C2MC_DOREQ_VPR_SHIFT)
#define CBR_C2MC_DOREQ_VPR_RANGE                        _MK_SHIFT_CONST(64):_MK_SHIFT_CONST(64)
#define CBR_C2MC_DOREQ_VPR_ROW                  0


// Packet CBR_C2MC_HP
#define CBR_C2MC_HP_SIZE 71

#define CBR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBR_C2MC_HP_HPTH_SHIFT)
#define CBR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HP_HPTH_ROW                    0

#define CBR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CBR_C2MC_HP_HPTM_SHIFT)
#define CBR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CBR_C2MC_HP_HPTM_ROW                    0

#define CBR_C2MC_HP_HPSOF_SHIFT                 _MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_FIELD                 _MK_FIELD_CONST(0x1, CBR_C2MC_HP_HPSOF_SHIFT)
#define CBR_C2MC_HP_HPSOF_RANGE                 _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define CBR_C2MC_HP_HPSOF_ROW                   0

#define CBR_C2MC_HP_HPCPW_SHIFT                 _MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_FIELD                 _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCPW_SHIFT)
#define CBR_C2MC_HP_HPCPW_RANGE                 _MK_SHIFT_CONST(54):_MK_SHIFT_CONST(39)
#define CBR_C2MC_HP_HPCPW_ROW                   0

#define CBR_C2MC_HP_HPCBNPW_SHIFT                       _MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_FIELD                       _MK_FIELD_CONST(0xffff, CBR_C2MC_HP_HPCBNPW_SHIFT)
#define CBR_C2MC_HP_HPCBNPW_RANGE                       _MK_SHIFT_CONST(70):_MK_SHIFT_CONST(55)
#define CBR_C2MC_HP_HPCBNPW_ROW                 0


// Packet CBR_C2MC_HYST
#define CBR_C2MC_HYST_SIZE 32

#define CBR_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CBR_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBR_C2MC_HYST_DHYST_TM_SHIFT                    _MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TM_SHIFT)
#define CBR_C2MC_HYST_DHYST_TM_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CBR_C2MC_HYST_DHYST_TM_ROW                      0

#define CBR_C2MC_HYST_DHYST_TH_SHIFT                    _MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_FIELD                    _MK_FIELD_CONST(0xff, CBR_C2MC_HYST_DHYST_TH_SHIFT)
#define CBR_C2MC_HYST_DHYST_TH_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CBR_C2MC_HYST_DHYST_TH_ROW                      0

#define CBR_C2MC_HYST_HYST_TM_SHIFT                     _MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_FIELD                     _MK_FIELD_CONST(0xf, CBR_C2MC_HYST_HYST_TM_SHIFT)
#define CBR_C2MC_HYST_HYST_TM_RANGE                     _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CBR_C2MC_HYST_HYST_TM_ROW                       0

#define CBR_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBR_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBR_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBR_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBR_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBR_C2MC_HYST_HYST_EN_SHIFT)
#define CBR_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBR_C2MC_HYST_HYST_EN_ROW                       0


// Packet CBW_C2MC_CLKEN
#define CBW_C2MC_CLKEN_SIZE 1

#define CBW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CBW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CBW_C2MC_CLKEN_CLKEN_SHIFT)
#define CBW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CBW_C2MC_RESET
#define CBW_C2MC_RESET_SIZE 1

#define CBW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_RESET_RSTN_SHIFT)
#define CBW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RESET_RSTN_ROW                 0


// Packet CBW_C2MC_REQP
#define CBW_C2MC_REQP_SIZE 135

#define CBW_C2MC_REQP_ADR_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_ADR_SHIFT)
#define CBW_C2MC_REQP_ADR_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_REQP_ADR_ROW                   0

#define CBW_C2MC_REQP_LS_SHIFT                  _MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_LS_SHIFT)
#define CBW_C2MC_REQP_LS_RANGE                  _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_REQP_LS_ROW                    0

#define CBW_C2MC_REQP_HS_SHIFT                  _MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_HS_SHIFT)
#define CBW_C2MC_REQP_HS_RANGE                  _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CBW_C2MC_REQP_HS_ROW                    0

#define CBW_C2MC_REQP_VS_SHIFT                  _MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_REQP_VS_SHIFT)
#define CBW_C2MC_REQP_VS_RANGE                  _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define CBW_C2MC_REQP_VS_ROW                    0

#define CBW_C2MC_REQP_HD_SHIFT                  _MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_HD_SHIFT)
#define CBW_C2MC_REQP_HD_RANGE                  _MK_SHIFT_CONST(128):_MK_SHIFT_CONST(128)
#define CBW_C2MC_REQP_HD_ROW                    0

#define CBW_C2MC_REQP_VD_SHIFT                  _MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_VD_SHIFT)
#define CBW_C2MC_REQP_VD_RANGE                  _MK_SHIFT_CONST(129):_MK_SHIFT_CONST(129)
#define CBW_C2MC_REQP_VD_ROW                    0

#define CBW_C2MC_REQP_BPP_SHIFT                 _MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_FIELD                 _MK_FIELD_CONST(0x3, CBW_C2MC_REQP_BPP_SHIFT)
#define CBW_C2MC_REQP_BPP_RANGE                 _MK_SHIFT_CONST(131):_MK_SHIFT_CONST(130)
#define CBW_C2MC_REQP_BPP_ROW                   0

#define CBW_C2MC_REQP_XY_SHIFT                  _MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_XY_SHIFT)
#define CBW_C2MC_REQP_XY_RANGE                  _MK_SHIFT_CONST(132):_MK_SHIFT_CONST(132)
#define CBW_C2MC_REQP_XY_ROW                    0

#define CBW_C2MC_REQP_PK_SHIFT                  _MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_PK_SHIFT)
#define CBW_C2MC_REQP_PK_RANGE                  _MK_SHIFT_CONST(133):_MK_SHIFT_CONST(133)
#define CBW_C2MC_REQP_PK_ROW                    0

#define CBW_C2MC_REQP_VPR_SHIFT                 _MK_SHIFT_CONST(134)
#define CBW_C2MC_REQP_VPR_FIELD                 _MK_FIELD_CONST(0x1, CBW_C2MC_REQP_VPR_SHIFT)
#define CBW_C2MC_REQP_VPR_RANGE                 _MK_SHIFT_CONST(134):_MK_SHIFT_CONST(134)
#define CBW_C2MC_REQP_VPR_ROW                   0


// Packet CBW_C2MC_SECURE
#define CBW_C2MC_SECURE_SIZE 1

#define CBW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CBW_C2MC_SECURE_SECURE_SHIFT)
#define CBW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_SECURE_SECURE_ROW                      0


// Packet CBW_C2MC_ADRXY
#define CBW_C2MC_ADRXY_SIZE 30

#define CBW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CBW_C2MC_ADRXY_OFFX_SHIFT)
#define CBW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CBW_C2MC_ADRXY_OFFX_ROW                 0

#define CBW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CBW_C2MC_ADRXY_OFFY_SHIFT)
#define CBW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CBW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CBW_C2MC_TILE
#define CBW_C2MC_TILE_SIZE 35

#define CBW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CBW_C2MC_TILE_LINADR_SHIFT)
#define CBW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CBW_C2MC_TILE_LINADR_ROW                        0

#define CBW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(34)
#define CBW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CBW_C2MC_TILE_TMODE_SHIFT)
#define CBW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CBW_C2MC_TILE_TMODE_ROW                 0
#define CBW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CBW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CBW_C2MC_RDYP
#define CBW_C2MC_RDYP_SIZE 1

#define CBW_C2MC_RDYP_RDYP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_RDYP_RDYP_SHIFT)
#define CBW_C2MC_RDYP_RDYP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_RDYP_RDYP_ROW                  0


// Packet CBW_C2MC_STOP
#define CBW_C2MC_STOP_SIZE 1

#define CBW_C2MC_STOP_STOP_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_STOP_STOP_SHIFT)
#define CBW_C2MC_STOP_STOP_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_STOP_STOP_ROW                  0


// Packet CBW_C2MC_XDI
#define CBW_C2MC_XDI_SIZE 1

#define CBW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CBW_C2MC_XDI_XDI_SHIFT)
#define CBW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CBW_C2MC_XDI_XDI_ROW                    0


// Packet CBW_C2MC_DOREQ
#define CBW_C2MC_DOREQ_SIZE 322

#define CBW_C2MC_DOREQ_ADR_SHIFT                        _MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_ADR_SHIFT)
#define CBW_C2MC_DOREQ_ADR_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_DOREQ_ADR_ROW                  0

#define CBW_C2MC_DOREQ_BE_SHIFT                 _MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_FIELD                 _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_BE_SHIFT)
#define CBW_C2MC_DOREQ_BE_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CBW_C2MC_DOREQ_BE_ROW                   0

#define CBW_C2MC_DOREQ_WDO_SHIFT                        _MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_FIELD                        _MK_FIELD_CONST(0xffffffff, CBW_C2MC_DOREQ_WDO_SHIFT)
#define CBW_C2MC_DOREQ_WDO_RANGE                        _MK_SHIFT_CONST(319):_MK_SHIFT_CONST(64)
#define CBW_C2MC_DOREQ_WDO_ROW                  0

#define CBW_C2MC_DOREQ_TAG_SHIFT                        _MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_DOREQ_TAG_SHIFT)
#define CBW_C2MC_DOREQ_TAG_RANGE                        _MK_SHIFT_CONST(320):_MK_SHIFT_CONST(320)
#define CBW_C2MC_DOREQ_TAG_ROW                  0

#define CBW_C2MC_DOREQ_VPR_SHIFT                        _MK_SHIFT_CONST(321)
#define CBW_C2MC_DOREQ_VPR_FIELD                        _MK_FIELD_CONST(0x1, CBW_C2MC_DOREQ_VPR_SHIFT)
#define CBW_C2MC_DOREQ_VPR_RANGE                        _MK_SHIFT_CONST(321):_MK_SHIFT_CONST(321)
#define CBW_C2MC_DOREQ_VPR_ROW                  0


// Packet CBW_C2MC_HP
#define CBW_C2MC_HP_SIZE 32

#define CBW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CBW_C2MC_HP_HPTH_SHIFT)
#define CBW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HP_HPTH_ROW                    0


// Packet CBW_C2MC_WCOAL
#define CBW_C2MC_WCOAL_SIZE 32

#define CBW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CBW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CBW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CBW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CBW_C2MC_HYST
#define CBW_C2MC_HYST_SIZE 32

#define CBW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CBW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CBW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CBW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CBW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CBW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CBW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CBW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CBW_C2MC_HYST_HYST_EN_SHIFT)
#define CBW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CBW_C2MC_HYST_HYST_EN_ROW                       0


// Packet CCR_C2MC_CLKEN
#define CCR_C2MC_CLKEN_SIZE 1

#define CCR_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CCR_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CCR_C2MC_CLKEN_CLKEN_SHIFT)
#define CCR_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CCR_C2MC_RESET
#define CCR_C2MC_RESET_SIZE 1

#define CCR_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCR_C2MC_RESET_RSTN_SHIFT)
#define CCR_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RESET_RSTN_ROW                 0


// Packet CCR_C2MC_REQ
#define CCR_C2MC_REQ_SIZE 101

#define CCR_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_ADR_SHIFT)
#define CCR_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_REQ_ADR_ROW                    0

#define CCR_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_LS_SHIFT)
#define CCR_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCR_C2MC_REQ_LS_ROW                     0

#define CCR_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCR_C2MC_REQ_HINC_SHIFT)
#define CCR_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCR_C2MC_REQ_HINC_ROW                   0

#define CCR_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCR_C2MC_REQ_ACMD_SHIFT)
#define CCR_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCR_C2MC_REQ_ACMD_ROW                   0

#define CCR_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_LN_SHIFT)
#define CCR_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCR_C2MC_REQ_LN_ROW                     0

#define CCR_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_HD_SHIFT)
#define CCR_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCR_C2MC_REQ_HD_ROW                     0

#define CCR_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCR_C2MC_REQ_VD_SHIFT)
#define CCR_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCR_C2MC_REQ_VD_ROW                     0


// Packet CCR_C2MC_SECURE
#define CCR_C2MC_SECURE_SIZE 1

#define CCR_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCR_C2MC_SECURE_SECURE_SHIFT)
#define CCR_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCR_C2MC_SECURE_SECURE_ROW                      0


// Packet CCR_C2MC_RDI
#define CCR_C2MC_RDI_SIZE 256

#define CCR_C2MC_RDI_RDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_RDI_RDI_SHIFT)
#define CCR_C2MC_RDI_RDI_RANGE                  _MK_SHIFT_CONST(255):_MK_SHIFT_CONST(0)
#define CCR_C2MC_RDI_RDI_ROW                    0


// Packet CCR_C2MC_HP
#define CCR_C2MC_HP_SIZE 38

#define CCR_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HP_HPTH_SHIFT)
#define CCR_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HP_HPTH_ROW                    0

#define CCR_C2MC_HP_HPTM_SHIFT                  _MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_FIELD                  _MK_FIELD_CONST(0x3f, CCR_C2MC_HP_HPTM_SHIFT)
#define CCR_C2MC_HP_HPTM_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CCR_C2MC_HP_HPTM_ROW                    0


// Packet CCR_C2MC_HYST
#define CCR_C2MC_HYST_SIZE 32

#define CCR_C2MC_HYST_HYST_SHIFT                        _MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_FIELD                        _MK_FIELD_CONST(0xffffffff, CCR_C2MC_HYST_HYST_SHIFT)
#define CCR_C2MC_HYST_HYST_RANGE                        _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCR_C2MC_HYST_HYST_ROW                  0


// Packet CCW_C2MC_CLKEN
#define CCW_C2MC_CLKEN_SIZE 1

#define CCW_C2MC_CLKEN_CLKEN_SHIFT                      _MK_SHIFT_CONST(0)
#define CCW_C2MC_CLKEN_CLKEN_FIELD                      _MK_FIELD_CONST(0x1, CCW_C2MC_CLKEN_CLKEN_SHIFT)
#define CCW_C2MC_CLKEN_CLKEN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_CLKEN_CLKEN_ROW                        0


// Packet CCW_C2MC_RESET
#define CCW_C2MC_RESET_SIZE 1

#define CCW_C2MC_RESET_RSTN_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_RESET_RSTN_SHIFT)
#define CCW_C2MC_RESET_RSTN_RANGE                       _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_RESET_RSTN_ROW                 0


// Packet CCW_C2MC_REQ
#define CCW_C2MC_REQ_SIZE 418

#define CCW_C2MC_REQ_ADR_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_ADR_SHIFT)
#define CCW_C2MC_REQ_ADR_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_REQ_ADR_ROW                    0

#define CCW_C2MC_REQ_LS_SHIFT                   _MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_LS_SHIFT)
#define CCW_C2MC_REQ_LS_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define CCW_C2MC_REQ_LS_ROW                     0

#define CCW_C2MC_REQ_HINC_SHIFT                 _MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_FIELD                 _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_HINC_SHIFT)
#define CCW_C2MC_REQ_HINC_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define CCW_C2MC_REQ_HINC_ROW                   0

#define CCW_C2MC_REQ_ACMD_SHIFT                 _MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_FIELD                 _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_ACMD_SHIFT)
#define CCW_C2MC_REQ_ACMD_RANGE                 _MK_SHIFT_CONST(97):_MK_SHIFT_CONST(96)
#define CCW_C2MC_REQ_ACMD_ROW                   0

#define CCW_C2MC_REQ_LN_SHIFT                   _MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_LN_SHIFT)
#define CCW_C2MC_REQ_LN_RANGE                   _MK_SHIFT_CONST(98):_MK_SHIFT_CONST(98)
#define CCW_C2MC_REQ_LN_ROW                     0

#define CCW_C2MC_REQ_HD_SHIFT                   _MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_HD_SHIFT)
#define CCW_C2MC_REQ_HD_RANGE                   _MK_SHIFT_CONST(99):_MK_SHIFT_CONST(99)
#define CCW_C2MC_REQ_HD_ROW                     0

#define CCW_C2MC_REQ_VD_SHIFT                   _MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_VD_SHIFT)
#define CCW_C2MC_REQ_VD_RANGE                   _MK_SHIFT_CONST(100):_MK_SHIFT_CONST(100)
#define CCW_C2MC_REQ_VD_ROW                     0

#define CCW_C2MC_REQ_BPP_SHIFT                  _MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_FIELD                  _MK_FIELD_CONST(0x3, CCW_C2MC_REQ_BPP_SHIFT)
#define CCW_C2MC_REQ_BPP_RANGE                  _MK_SHIFT_CONST(102):_MK_SHIFT_CONST(101)
#define CCW_C2MC_REQ_BPP_ROW                    0

#define CCW_C2MC_REQ_XY_SHIFT                   _MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_FIELD                   _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_XY_SHIFT)
#define CCW_C2MC_REQ_XY_RANGE                   _MK_SHIFT_CONST(103):_MK_SHIFT_CONST(103)
#define CCW_C2MC_REQ_XY_ROW                     0

#define CCW_C2MC_REQ_BE_SHIFT                   _MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_BE_SHIFT)
#define CCW_C2MC_REQ_BE_RANGE                   _MK_SHIFT_CONST(159):_MK_SHIFT_CONST(128)
#define CCW_C2MC_REQ_BE_ROW                     0

#define CCW_C2MC_REQ_WDO_SHIFT                  _MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_REQ_WDO_SHIFT)
#define CCW_C2MC_REQ_WDO_RANGE                  _MK_SHIFT_CONST(415):_MK_SHIFT_CONST(160)
#define CCW_C2MC_REQ_WDO_ROW                    0

#define CCW_C2MC_REQ_TAG_SHIFT                  _MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_TAG_SHIFT)
#define CCW_C2MC_REQ_TAG_RANGE                  _MK_SHIFT_CONST(416):_MK_SHIFT_CONST(416)
#define CCW_C2MC_REQ_TAG_ROW                    0

#define CCW_C2MC_REQ_VPR_SHIFT                  _MK_SHIFT_CONST(417)
#define CCW_C2MC_REQ_VPR_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_REQ_VPR_SHIFT)
#define CCW_C2MC_REQ_VPR_RANGE                  _MK_SHIFT_CONST(417):_MK_SHIFT_CONST(417)
#define CCW_C2MC_REQ_VPR_ROW                    0


// Packet CCW_C2MC_SECURE
#define CCW_C2MC_SECURE_SIZE 1

#define CCW_C2MC_SECURE_SECURE_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_FIELD                    _MK_FIELD_CONST(0x1, CCW_C2MC_SECURE_SECURE_SHIFT)
#define CCW_C2MC_SECURE_SECURE_RANGE                    _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_SECURE_SECURE_ROW                      0


// Packet CCW_C2MC_ADRXY
#define CCW_C2MC_ADRXY_SIZE 30

#define CCW_C2MC_ADRXY_OFFX_SHIFT                       _MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_FIELD                       _MK_FIELD_CONST(0xffff, CCW_C2MC_ADRXY_OFFX_SHIFT)
#define CCW_C2MC_ADRXY_OFFX_RANGE                       _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define CCW_C2MC_ADRXY_OFFX_ROW                 0

#define CCW_C2MC_ADRXY_OFFY_SHIFT                       _MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_FIELD                       _MK_FIELD_CONST(0x3fff, CCW_C2MC_ADRXY_OFFY_SHIFT)
#define CCW_C2MC_ADRXY_OFFY_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(16)
#define CCW_C2MC_ADRXY_OFFY_ROW                 0


// Packet CCW_C2MC_TILE
#define CCW_C2MC_TILE_SIZE 35

#define CCW_C2MC_TILE_LINADR_SHIFT                      _MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_FIELD                      _MK_FIELD_CONST(0x3, CCW_C2MC_TILE_LINADR_SHIFT)
#define CCW_C2MC_TILE_LINADR_RANGE                      _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(0)
#define CCW_C2MC_TILE_LINADR_ROW                        0

#define CCW_C2MC_TILE_TMODE_SHIFT                       _MK_SHIFT_CONST(34)
#define CCW_C2MC_TILE_TMODE_FIELD                       _MK_FIELD_CONST(0x1, CCW_C2MC_TILE_TMODE_SHIFT)
#define CCW_C2MC_TILE_TMODE_RANGE                       _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define CCW_C2MC_TILE_TMODE_ROW                 0
#define CCW_C2MC_TILE_TMODE_LINEAR                      _MK_ENUM_CONST(0)
#define CCW_C2MC_TILE_TMODE_TILED                       _MK_ENUM_CONST(1)


// Packet CCW_C2MC_XDI
#define CCW_C2MC_XDI_SIZE 1

#define CCW_C2MC_XDI_XDI_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_FIELD                  _MK_FIELD_CONST(0x1, CCW_C2MC_XDI_XDI_SHIFT)
#define CCW_C2MC_XDI_XDI_RANGE                  _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define CCW_C2MC_XDI_XDI_ROW                    0


// Packet CCW_C2MC_HP
#define CCW_C2MC_HP_SIZE 32

#define CCW_C2MC_HP_HPTH_SHIFT                  _MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_FIELD                  _MK_FIELD_CONST(0xffffffff, CCW_C2MC_HP_HPTH_SHIFT)
#define CCW_C2MC_HP_HPTH_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HP_HPTH_ROW                    0


// Packet CCW_C2MC_WCOAL
#define CCW_C2MC_WCOAL_SIZE 32

#define CCW_C2MC_WCOAL_WCOALTM_SHIFT                    _MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_FIELD                    _MK_FIELD_CONST(0xffffffff, CCW_C2MC_WCOAL_WCOALTM_SHIFT)
#define CCW_C2MC_WCOAL_WCOALTM_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define CCW_C2MC_WCOAL_WCOALTM_ROW                      0


// Packet CCW_C2MC_HYST
#define CCW_C2MC_HYST_SIZE 32

#define CCW_C2MC_HYST_HYST_REQ_TM_SHIFT                 _MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_FIELD                 _MK_FIELD_CONST(0xfff, CCW_C2MC_HYST_HYST_REQ_TM_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TM_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(0)
#define CCW_C2MC_HYST_HYST_REQ_TM_ROW                   0

#define CCW_C2MC_HYST_HYST_REQ_TH_SHIFT                 _MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_FIELD                 _MK_FIELD_CONST(0x7, CCW_C2MC_HYST_HYST_REQ_TH_SHIFT)
#define CCW_C2MC_HYST_HYST_REQ_TH_RANGE                 _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(28)
#define CCW_C2MC_HYST_HYST_REQ_TH_ROW                   0

#define CCW_C2MC_HYST_HYST_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_FIELD                     _MK_FIELD_CONST(0x1, CCW_C2MC_HYST_HYST_EN_SHIFT)
#define CCW_C2MC_HYST_HYST_EN_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define CCW_C2MC_HYST_HYST_EN_ROW                       0


// Packet SC_MCCIF_ASYNC
#define SC_MCCIF_ASYNC_SIZE 4

#define SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT                        _MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDCL_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_RANGE                        _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define SC_MCCIF_ASYNC_RDCL_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT                        _MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_RDMC_RDFAST_SHIFT)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_RANGE                        _MK_SHIFT_CONST(1):_MK_SHIFT_CONST(1)
#define SC_MCCIF_ASYNC_RDMC_RDFAST_ROW                  0

#define SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT                        _MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRCL_MCLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_RANGE                        _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(2)
#define SC_MCCIF_ASYNC_WRCL_MCLE2X_ROW                  0

#define SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT                        _MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_FIELD                        _MK_FIELD_CONST(0x1, SC_MCCIF_ASYNC_WRMC_CLLE2X_SHIFT)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_RANGE                        _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define SC_MCCIF_ASYNC_WRMC_CLLE2X_ROW                  0


// Register EMC_R2R_0
#define EMC_R2R_0                       _MK_ADDR_CONST(0x144)
#define EMC_R2R_0_SECURE                        0x0
#define EMC_R2R_0_SCR                   0
#define EMC_R2R_0_WORD_COUNT                    0x1
#define EMC_R2R_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_R2R_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define EMC_R2R_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_R2R_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_R2R_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define EMC_R2R_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define EMC_R2R_0_R2R_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_R2R_0_R2R_FIELD                     _MK_FIELD_CONST(0xf, EMC_R2R_0_R2R_SHIFT)
#define EMC_R2R_0_R2R_RANGE                     3:0
#define EMC_R2R_0_R2R_WOFFSET                   0x0
#define EMC_R2R_0_R2R_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_R2R_0_R2R_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_R2R_0_R2R_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_R2R_0_R2R_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_W2W_0
#define EMC_W2W_0                       _MK_ADDR_CONST(0x148)
#define EMC_W2W_0_SECURE                        0x0
#define EMC_W2W_0_SCR                   0
#define EMC_W2W_0_WORD_COUNT                    0x1
#define EMC_W2W_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_W2W_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define EMC_W2W_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_W2W_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_W2W_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define EMC_W2W_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define EMC_W2W_0_W2W_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_W2W_0_W2W_FIELD                     _MK_FIELD_CONST(0xf, EMC_W2W_0_W2W_SHIFT)
#define EMC_W2W_0_W2W_RANGE                     3:0
#define EMC_W2W_0_W2W_WOFFSET                   0x0
#define EMC_W2W_0_W2W_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_W2W_0_W2W_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_W2W_0_W2W_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_W2W_0_W2W_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_EINPUT_0
#define EMC_EINPUT_0                    _MK_ADDR_CONST(0x14c)
#define EMC_EINPUT_0_SECURE                     0x0
#define EMC_EINPUT_0_SCR                        0
#define EMC_EINPUT_0_WORD_COUNT                         0x1
#define EMC_EINPUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_EINPUT_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_EINPUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_EINPUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_EINPUT_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_EINPUT_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_EINPUT_0_EINPUT_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_EINPUT_0_EINPUT_FIELD                       _MK_FIELD_CONST(0x3f, EMC_EINPUT_0_EINPUT_SHIFT)
#define EMC_EINPUT_0_EINPUT_RANGE                       5:0
#define EMC_EINPUT_0_EINPUT_WOFFSET                     0x0
#define EMC_EINPUT_0_EINPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_EINPUT_0_EINPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_EINPUT_0_EINPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EINPUT_0_EINPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_EINPUT_DURATION_0
#define EMC_EINPUT_DURATION_0                   _MK_ADDR_CONST(0x150)
#define EMC_EINPUT_DURATION_0_SECURE                    0x0
#define EMC_EINPUT_DURATION_0_SCR                       0
#define EMC_EINPUT_DURATION_0_WORD_COUNT                        0x1
#define EMC_EINPUT_DURATION_0_RESET_VAL                         _MK_MASK_CONST(0x4)
#define EMC_EINPUT_DURATION_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_EINPUT_DURATION_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_EINPUT_DURATION_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_EINPUT_DURATION_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_EINPUT_DURATION_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_EINPUT_DURATION_0_EINPUT_DURATION_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_EINPUT_DURATION_0_EINPUT_DURATION_FIELD                     _MK_FIELD_CONST(0x3f, EMC_EINPUT_DURATION_0_EINPUT_DURATION_SHIFT)
#define EMC_EINPUT_DURATION_0_EINPUT_DURATION_RANGE                     5:0
#define EMC_EINPUT_DURATION_0_EINPUT_DURATION_WOFFSET                   0x0
#define EMC_EINPUT_DURATION_0_EINPUT_DURATION_DEFAULT                   _MK_MASK_CONST(0x4)
#define EMC_EINPUT_DURATION_0_EINPUT_DURATION_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_EINPUT_DURATION_0_EINPUT_DURATION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EINPUT_DURATION_0_EINPUT_DURATION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PUTERM_EXTRA_0
#define EMC_PUTERM_EXTRA_0                      _MK_ADDR_CONST(0x154)
#define EMC_PUTERM_EXTRA_0_SECURE                       0x0
#define EMC_PUTERM_EXTRA_0_SCR                  0
#define EMC_PUTERM_EXTRA_0_WORD_COUNT                   0x1
#define EMC_PUTERM_EXTRA_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define EMC_PUTERM_EXTRA_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_PUTERM_EXTRA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PUTERM_EXTRA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PUTERM_EXTRA_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_PUTERM_EXTRA_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_PUTERM_EXTRA_0_RXTERM_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PUTERM_EXTRA_0_RXTERM_FIELD                 _MK_FIELD_CONST(0x3f, EMC_PUTERM_EXTRA_0_RXTERM_SHIFT)
#define EMC_PUTERM_EXTRA_0_RXTERM_RANGE                 5:0
#define EMC_PUTERM_EXTRA_0_RXTERM_WOFFSET                       0x0
#define EMC_PUTERM_EXTRA_0_RXTERM_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PUTERM_EXTRA_0_RXTERM_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_PUTERM_EXTRA_0_RXTERM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PUTERM_EXTRA_0_RXTERM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TCKESR_0
#define EMC_TCKESR_0                    _MK_ADDR_CONST(0x158)
#define EMC_TCKESR_0_SECURE                     0x0
#define EMC_TCKESR_0_SCR                        0
#define EMC_TCKESR_0_WORD_COUNT                         0x1
#define EMC_TCKESR_0_RESET_VAL                  _MK_MASK_CONST(0x3e)
#define EMC_TCKESR_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_TCKESR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TCKESR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TCKESR_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_TCKESR_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_TCKESR_0_TCKESR_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TCKESR_0_TCKESR_FIELD                       _MK_FIELD_CONST(0x3f, EMC_TCKESR_0_TCKESR_SHIFT)
#define EMC_TCKESR_0_TCKESR_RANGE                       5:0
#define EMC_TCKESR_0_TCKESR_WOFFSET                     0x0
#define EMC_TCKESR_0_TCKESR_DEFAULT                     _MK_MASK_CONST(0x3e)
#define EMC_TCKESR_0_TCKESR_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_TCKESR_0_TCKESR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TCKESR_0_TCKESR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_TPD_0
#define EMC_TPD_0                       _MK_ADDR_CONST(0x15c)
#define EMC_TPD_0_SECURE                        0x0
#define EMC_TPD_0_SCR                   0
#define EMC_TPD_0_WORD_COUNT                    0x1
#define EMC_TPD_0_RESET_VAL                     _MK_MASK_CONST(0x3e)
#define EMC_TPD_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_TPD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TPD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TPD_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_TPD_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_TPD_0_TPD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TPD_0_TPD_FIELD                     _MK_FIELD_CONST(0x3f, EMC_TPD_0_TPD_SHIFT)
#define EMC_TPD_0_TPD_RANGE                     5:0
#define EMC_TPD_0_TPD_WOFFSET                   0x0
#define EMC_TPD_0_TPD_DEFAULT                   _MK_MASK_CONST(0x3e)
#define EMC_TPD_0_TPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_TPD_0_TPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TPD_0_TPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_CONTROL_0
#define EMC_STAT_CONTROL_0                      _MK_ADDR_CONST(0x160)
#define EMC_STAT_CONTROL_0_SECURE                       0x0
#define EMC_STAT_CONTROL_0_SCR                  0
#define EMC_STAT_CONTROL_0_WORD_COUNT                   0x1
#define EMC_STAT_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x30000)
#define EMC_STAT_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x30000)
#define EMC_STAT_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x30000)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_FIELD                    _MK_FIELD_CONST(0x3, EMC_STAT_CONTROL_0_DRAM_GATHER_SHIFT)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_RANGE                    17:16
#define EMC_STAT_CONTROL_0_DRAM_GATHER_WOFFSET                  0x0
#define EMC_STAT_CONTROL_0_DRAM_GATHER_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_INIT_ENUM                        RST
#define EMC_STAT_CONTROL_0_DRAM_GATHER_RST                      _MK_ENUM_CONST(0)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_CLEAR                    _MK_ENUM_CONST(1)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_DISABLE                  _MK_ENUM_CONST(2)
#define EMC_STAT_CONTROL_0_DRAM_GATHER_ENABLE                   _MK_ENUM_CONST(3)


// Register EMC_STAT_STATUS_0
#define EMC_STAT_STATUS_0                       _MK_ADDR_CONST(0x164)
#define EMC_STAT_STATUS_0_SECURE                        0x0
#define EMC_STAT_STATUS_0_SCR                   0
#define EMC_STAT_STATUS_0_WORD_COUNT                    0x1
#define EMC_STAT_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x10000)
#define EMC_STAT_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_FIELD                      _MK_FIELD_CONST(0x1, EMC_STAT_STATUS_0_DRAM_LIMIT_SHIFT)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_RANGE                      16:16
#define EMC_STAT_STATUS_0_DRAM_LIMIT_WOFFSET                    0x0
#define EMC_STAT_STATUS_0_DRAM_LIMIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_STATUS_0_DRAM_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 360 [0x168]

// Reserved address 364 [0x16c]

// Reserved address 368 [0x170]

// Reserved address 372 [0x174]

// Reserved address 376 [0x178]

// Reserved address 380 [0x17c]

// Reserved address 384 [0x180]

// Reserved address 388 [0x184]

// Reserved address 392 [0x188]

// Reserved address 396 [0x18c]

// Reserved address 400 [0x190]

// Reserved address 404 [0x194]

// Reserved address 408 [0x198]

// Register EMC_STAT_DRAM_CLOCK_LIMIT_LO_0
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0                  _MK_ADDR_CONST(0x19c)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_SCR                      0
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_FIELD                        _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_SHIFT)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_RANGE                        31:0
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_WOFFSET                      0x0
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_DEFAULT                      _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_LO_0_DRAM_CLOCK_LIMIT_LO_INIT_ENUM                    -1


// Register EMC_STAT_DRAM_CLOCK_LIMIT_HI_0
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0                  _MK_ADDR_CONST(0x1a0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_SCR                      0
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_RESET_VAL                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_FIELD                        _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_SHIFT)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_RANGE                        7:0
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_WOFFSET                      0x0
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_DEFAULT                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCK_LIMIT_HI_0_DRAM_CLOCK_LIMIT_HI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_CLOCKS_LO_0
#define EMC_STAT_DRAM_CLOCKS_LO_0                       _MK_ADDR_CONST(0x1a4)
#define EMC_STAT_DRAM_CLOCKS_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_CLOCKS_LO_0_SCR                   0
#define EMC_STAT_DRAM_CLOCKS_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_CLOCKS_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_CLOCKS_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_FIELD                  _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_SHIFT)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_RANGE                  31:0
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_WOFFSET                        0x0
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_LO_0_DRAM_CLOCKS_LO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_CLOCKS_HI_0
#define EMC_STAT_DRAM_CLOCKS_HI_0                       _MK_ADDR_CONST(0x1a8)
#define EMC_STAT_DRAM_CLOCKS_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_CLOCKS_HI_0_SCR                   0
#define EMC_STAT_DRAM_CLOCKS_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_CLOCKS_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_CLOCKS_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_FIELD                  _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_SHIFT)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_RANGE                  7:0
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_WOFFSET                        0x0
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_CLOCKS_HI_0_DRAM_CLOCKS_HI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0                    _MK_ADDR_CONST(0x1ac)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0_DEV0_ACTIVATE_CNT_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0                    _MK_ADDR_CONST(0x1b0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0_DEV0_ACTIVATE_CNT_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_READ_CNT_LO_0
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0                        _MK_ADDR_CONST(0x1b4)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_SCR                    0
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_LO_0_DEV0_READ_CNT_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_READ_CNT_HI_0
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0                        _MK_ADDR_CONST(0x1b8)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_SCR                    0
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ_CNT_HI_0_DEV0_READ_CNT_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0                       _MK_ADDR_CONST(0x1bc)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_SCR                   0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_RANGE                       31:0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0_DEV0_READ8_CNT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0                       _MK_ADDR_CONST(0x1c0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_SCR                   0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_RANGE                       7:0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0_DEV0_READ8_CNT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0                       _MK_ADDR_CONST(0x1c4)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_SCR                   0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_RANGE                       31:0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0_DEV0_WRITE_CNT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0                       _MK_ADDR_CONST(0x1c8)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_SCR                   0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_RANGE                       7:0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0_DEV0_WRITE_CNT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0                      _MK_ADDR_CONST(0x1cc)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_SECURE                       0x0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_SCR                  0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0_DEV0_WRITE8_CNT_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0                      _MK_ADDR_CONST(0x1d0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_SECURE                       0x0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_SCR                  0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0_DEV0_WRITE8_CNT_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_REF_CNT_LO_0
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0                 _MK_ADDR_CONST(0x1d4)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_SCR                     0
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_FIELD                   _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_RANGE                   31:0
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_LO_0_DEV0_REF_CNT_LO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_REF_CNT_HI_0
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0                 _MK_ADDR_CONST(0x1d8)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_SCR                     0
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_FIELD                   _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_RANGE                   7:0
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_REF_CNT_HI_0_DEV0_REF_CNT_HI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x1dc)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x1e0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x1e4)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x1e8)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x1ec)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x1f0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x1f4)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x1f8)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x1fc)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                      0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x200)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                      0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x204)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                      0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x208)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                      0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x20c)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                      0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x210)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                      0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x214)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                      0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x218)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                      0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0                 _MK_ADDR_CONST(0x21c)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_SCR                     0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_FIELD                   _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_RANGE                   31:0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0_DEV0_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0                 _MK_ADDR_CONST(0x220)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_SCR                     0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_FIELD                   _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_RANGE                   7:0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0_DEV0_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV0_DSR_0
#define EMC_STAT_DRAM_DEV0_DSR_0                        _MK_ADDR_CONST(0x224)
#define EMC_STAT_DRAM_DEV0_DSR_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV0_DSR_0_SCR                    0
#define EMC_STAT_DRAM_DEV0_DSR_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV0_DSR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV0_DSR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_SHIFT)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_RANGE                     7:0
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV0_DSR_0_DEV0_MIN_SREF_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0                    _MK_ADDR_CONST(0x228)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0_DEV1_ACTIVATE_CNT_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0                    _MK_ADDR_CONST(0x22c)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0_DEV1_ACTIVATE_CNT_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_READ_CNT_LO_0
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0                        _MK_ADDR_CONST(0x230)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_SCR                    0
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_LO_0_DEV1_READ_CNT_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_READ_CNT_HI_0
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0                        _MK_ADDR_CONST(0x234)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_SCR                    0
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ_CNT_HI_0_DEV1_READ_CNT_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0                       _MK_ADDR_CONST(0x238)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_SCR                   0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_RANGE                       31:0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0_DEV1_READ8_CNT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0                       _MK_ADDR_CONST(0x23c)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_SCR                   0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_RANGE                       7:0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0_DEV1_READ8_CNT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0                       _MK_ADDR_CONST(0x240)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_SCR                   0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_RANGE                       31:0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0_DEV1_WRITE_CNT_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0                       _MK_ADDR_CONST(0x244)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_SECURE                        0x0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_SCR                   0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_WORD_COUNT                    0x1
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_RANGE                       7:0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0_DEV1_WRITE_CNT_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0                      _MK_ADDR_CONST(0x248)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_SECURE                       0x0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_SCR                  0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0_DEV1_WRITE8_CNT_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0                      _MK_ADDR_CONST(0x24c)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_SECURE                       0x0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_SCR                  0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0_DEV1_WRITE8_CNT_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_REF_CNT_LO_0
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0                 _MK_ADDR_CONST(0x250)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_SCR                     0
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_FIELD                   _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_RANGE                   31:0
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_LO_0_DEV1_REF_CNT_LO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_REF_CNT_HI_0
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0                 _MK_ADDR_CONST(0x254)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_SCR                     0
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_FIELD                   _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_RANGE                   7:0
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_REF_CNT_HI_0_DEV1_REF_CNT_HI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x258)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x25c)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x260)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x264)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x268)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x26c)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0x270)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0x274)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x278)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                      0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x27c)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                      0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x280)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                      0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x284)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                      0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x288)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                      0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x28c)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                      0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                  _MK_ADDR_CONST(0x290)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                      0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                  _MK_ADDR_CONST(0x294)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                      0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0                 _MK_ADDR_CONST(0x298)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_SCR                     0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_FIELD                   _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_RANGE                   31:0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0_DEV1_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0                 _MK_ADDR_CONST(0x29c)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_SECURE                  0x0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_SCR                     0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_WORD_COUNT                      0x1
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_FIELD                   _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_RANGE                   7:0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_WOFFSET                 0x0
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0_DEV1_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_DEV1_DSR_0
#define EMC_STAT_DRAM_DEV1_DSR_0                        _MK_ADDR_CONST(0x2a0)
#define EMC_STAT_DRAM_DEV1_DSR_0_SECURE                         0x0
#define EMC_STAT_DRAM_DEV1_DSR_0_SCR                    0
#define EMC_STAT_DRAM_DEV1_DSR_0_WORD_COUNT                     0x1
#define EMC_STAT_DRAM_DEV1_DSR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_DEV1_DSR_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_SHIFT)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_RANGE                     7:0
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_WOFFSET                   0x0
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_DEV1_DSR_0_DEV1_MIN_SREF_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                      _MK_ADDR_CONST(0xc8c)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                       0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                  0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                      _MK_ADDR_CONST(0xc90)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                       0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                  0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0                      _MK_ADDR_CONST(0xc94)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                       0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                  0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0                      _MK_ADDR_CONST(0xc98)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                       0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                  0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                      _MK_ADDR_CONST(0xc9c)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                       0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                  0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                      _MK_ADDR_CONST(0xca0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                       0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                  0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0                      _MK_ADDR_CONST(0xca4)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SECURE                       0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SCR                  0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_RANGE                     31:0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_WOFFSET                   0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0                      _MK_ADDR_CONST(0xca8)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SECURE                       0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SCR                  0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                   0x1
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_FIELD                     _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_RANGE                     7:0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_WOFFSET                   0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0xcac)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0xcb0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0xcb4)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0xcb8)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0xcbc)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0xcc0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0                    _MK_ADDR_CONST(0xcc4)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SECURE                     0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SCR                        0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_FIELD                 _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_RANGE                 31:0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0                    _MK_ADDR_CONST(0xcc8)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SECURE                     0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SCR                        0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WORD_COUNT                         0x1
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_RANGE                 7:0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0                   _MK_ADDR_CONST(0xccc)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_SECURE                    0x0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_SCR                       0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_WORD_COUNT                        0x1
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_SHIFT)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_RANGE                       31:0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_WOFFSET                     0x0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0_IO_SR_CKE_EQ0_CLKS_LO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0                   _MK_ADDR_CONST(0xcd0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_SECURE                    0x0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_SCR                       0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_WORD_COUNT                        0x1
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_FIELD                       _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_SHIFT)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_RANGE                       7:0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_WOFFSET                     0x0
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0_IO_SR_CKE_EQ0_CLKS_HI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_STAT_DRAM_IO_DSR_0
#define EMC_STAT_DRAM_IO_DSR_0                  _MK_ADDR_CONST(0xcd4)
#define EMC_STAT_DRAM_IO_DSR_0_SECURE                   0x0
#define EMC_STAT_DRAM_IO_DSR_0_SCR                      0
#define EMC_STAT_DRAM_IO_DSR_0_WORD_COUNT                       0x1
#define EMC_STAT_DRAM_IO_DSR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_DSR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_DSR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_DSR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_DSR_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define EMC_STAT_DRAM_IO_DSR_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_FIELD                 _MK_FIELD_CONST(0xff, EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_SHIFT)
#define EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_RANGE                 7:0
#define EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_WOFFSET                       0x0
#define EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_STAT_DRAM_IO_DSR_0_IO_MIN_SREF_PERIOD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CONFIG_0
#define EMC_AUTO_CAL_CONFIG_0                   _MK_ADDR_CONST(0x2a4)
#define EMC_AUTO_CAL_CONFIG_0_SECURE                    0x0
#define EMC_AUTO_CAL_CONFIG_0_SCR                       0
#define EMC_AUTO_CAL_CONFIG_0_WORD_COUNT                        0x1
#define EMC_AUTO_CAL_CONFIG_0_RESET_VAL                         _MK_MASK_CONST(0xa195048)
#define EMC_AUTO_CAL_CONFIG_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_AUTO_CAL_CONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_AUTO_CAL_CONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffffff8)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_RANGE                      0:0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMPUTE_START_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_SHIFT                     _MK_SHIFT_CONST(1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_FIELD                     _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_RANGE                     1:1
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_DISABLE                   _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_TRANSFER_START_ENABLE                    _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_SHIFT                       _MK_SHIFT_CONST(2)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_FIELD                       _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_RANGE                       2:2
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_START_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_SHIFT                        _MK_SHIFT_CONST(3)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_RANGE                        3:3
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_WOFFSET                      0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_INIT_ENUM                    ENABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF0_EN_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_RANGE                        4:4
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_WOFFSET                      0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_INIT_ENUM                    DISABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF1_EN_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_SHIFT                        _MK_SHIFT_CONST(5)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_RANGE                        5:5
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_WOFFSET                      0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_INIT_ENUM                    DISABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PU_VREF2_EN_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_SHIFT                        _MK_SHIFT_CONST(6)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_RANGE                        6:6
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_WOFFSET                      0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_INIT_ENUM                    ENABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF0_EN_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_SHIFT                        _MK_SHIFT_CONST(7)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_RANGE                        7:7
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_WOFFSET                      0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_INIT_ENUM                    DISABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF1_EN_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_RANGE                        8:8
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_WOFFSET                      0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_INIT_ENUM                    DISABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_PD_VREF2_EN_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_SHIFT                      _MK_SHIFT_CONST(9)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_RANGE                      9:9
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_MEASURE_STALL_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_SHIFT                       _MK_SHIFT_CONST(10)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_FIELD                       _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_RANGE                       10:10
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_INIT_ENUM                   DISABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_STALL_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_SHIFT                       _MK_SHIFT_CONST(11)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_FIELD                       _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_RANGE                       15:11
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_DEFAULT                     _MK_MASK_CONST(0xa)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_UPDATE_DELAY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_FIELD                       _MK_FIELD_CONST(0x7, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_RANGE                       18:16
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_STEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_SHIFT                      _MK_SHIFT_CONST(19)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_FIELD                      _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_RANGE                      23:19
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_DEFAULT                    _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_WAIT_AFTER_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_FIELD                 _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_RANGE                 24:24
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_WOFFSET                       0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_INIT_ENUM                     DISABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_CHECK_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_SHIFT                        _MK_SHIFT_CONST(25)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_FIELD                        _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_RANGE                        28:25
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_WOFFSET                      0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_NUM_SAMPLES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_SHIFT                     _MK_SHIFT_CONST(29)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_RANGE                     29:29
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_INIT_ENUM                 DISABLED
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_ENABLE_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_SHIFT                      _MK_SHIFT_CONST(30)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_RANGE                      30:30
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_COMP_PAD_FLIP_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_SHIFT                      _MK_SHIFT_CONST(31)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_SHIFT)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_RANGE                      31:31
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG_0_AUTO_CAL_START_ENABLE                     _MK_ENUM_CONST(1)


// Register EMC_AUTO_CAL_CONFIG2_0
#define EMC_AUTO_CAL_CONFIG2_0                  _MK_ADDR_CONST(0x458)
#define EMC_AUTO_CAL_CONFIG2_0_SECURE                   0x0
#define EMC_AUTO_CAL_CONFIG2_0_SCR                      0
#define EMC_AUTO_CAL_CONFIG2_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CONFIG2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_RESET_MASK                       _MK_MASK_CONST(0xfffffff)
#define EMC_AUTO_CAL_CONFIG2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_READ_MASK                        _MK_MASK_CONST(0xfffffff)
#define EMC_AUTO_CAL_CONFIG2_0_WRITE_MASK                       _MK_MASK_CONST(0xfffffff)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_FIELD                   _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_RANGE                   1:0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_INIT_ENUM                       VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_VREF0                   _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_VREF1                   _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PU_CODE_SEL_VREF2                   _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_SHIFT                   _MK_SHIFT_CONST(2)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_FIELD                   _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_RANGE                   3:2
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_INIT_ENUM                       VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_VREF0                   _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_VREF1                   _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CLK_PD_CODE_SEL_VREF2                   _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_FIELD                    _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_RANGE                    5:4
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_WOFFSET                  0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_INIT_ENUM                        VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_VREF0                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_VREF1                    _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PU_CODE_SEL_VREF2                    _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_FIELD                    _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_RANGE                    7:6
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_WOFFSET                  0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_INIT_ENUM                        VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_VREF0                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_VREF1                    _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CA_PD_CODE_SEL_VREF2                    _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_FIELD                   _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_RANGE                   9:8
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_INIT_ENUM                       VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_VREF0                   _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_VREF1                   _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PU_CODE_SEL_VREF2                   _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_FIELD                   _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_RANGE                   11:10
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_INIT_ENUM                       VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_VREF0                   _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_VREF1                   _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_CMD_PD_CODE_SEL_VREF2                   _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_SHIFT                    _MK_SHIFT_CONST(12)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_FIELD                    _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_RANGE                    13:12
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_WOFFSET                  0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_INIT_ENUM                        VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_VREF0                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_VREF1                    _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_CODE_SEL_VREF2                    _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_SHIFT                    _MK_SHIFT_CONST(14)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_FIELD                    _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_RANGE                    15:14
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_WOFFSET                  0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_INIT_ENUM                        VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_VREF0                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_VREF1                    _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_CODE_SEL_VREF2                    _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_FIELD                   _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_RANGE                   17:16
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_INIT_ENUM                       VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_VREF0                   _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_VREF1                   _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_CODE_SEL_VREF2                   _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_SHIFT                   _MK_SHIFT_CONST(18)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_FIELD                   _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_RANGE                   19:18
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_INIT_ENUM                       VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_VREF0                   _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_VREF1                   _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_CODE_SEL_VREF2                   _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_FIELD                       _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_RANGE                       21:20
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_INIT_ENUM                   VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_VREF0                       _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_VREF1                       _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PU_TERM_CODE_SEL_VREF2                       _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_SHIFT                       _MK_SHIFT_CONST(22)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_FIELD                       _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_RANGE                       23:22
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_INIT_ENUM                   VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_VREF0                       _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_VREF1                       _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQ_PD_TERM_CODE_SEL_VREF2                       _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_FIELD                      _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_RANGE                      25:24
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_INIT_ENUM                  VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_VREF0                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_VREF1                      _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PU_TERM_CODE_SEL_VREF2                      _MK_ENUM_CONST(2)

#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_SHIFT                      _MK_SHIFT_CONST(26)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_FIELD                      _MK_FIELD_CONST(0x3, EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_SHIFT)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_RANGE                      27:26
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_INIT_ENUM                  VREF0
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_VREF0                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_VREF1                      _MK_ENUM_CONST(1)
#define EMC_AUTO_CAL_CONFIG2_0_AUTO_CAL_DQS_PD_TERM_CODE_SEL_VREF2                      _MK_ENUM_CONST(2)


// Register EMC_AUTO_CAL_CONFIG3_0
#define EMC_AUTO_CAL_CONFIG3_0                  _MK_ADDR_CONST(0x45c)
#define EMC_AUTO_CAL_CONFIG3_0_SECURE                   0x0
#define EMC_AUTO_CAL_CONFIG3_0_SCR                      0
#define EMC_AUTO_CAL_CONFIG3_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CONFIG3_0_RESET_VAL                        _MK_MASK_CONST(0x880000)
#define EMC_AUTO_CAL_CONFIG3_0_RESET_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG3_0_READ_MASK                        _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG3_0_WRITE_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_FIELD                     _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_RANGE                     6:0
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_FIELD                     _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_RANGE                     14:8
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_FIELD                      _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_RANGE                      19:16
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_DEFAULT                    _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PU_SLOPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_FIELD                      _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_RANGE                      23:20
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_DEFAULT                    _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG3_0_AUTO_CAL_CLK_PD_SLOPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CONFIG4_0
#define EMC_AUTO_CAL_CONFIG4_0                  _MK_ADDR_CONST(0x5b0)
#define EMC_AUTO_CAL_CONFIG4_0_SECURE                   0x0
#define EMC_AUTO_CAL_CONFIG4_0_SCR                      0
#define EMC_AUTO_CAL_CONFIG4_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CONFIG4_0_RESET_VAL                        _MK_MASK_CONST(0x880000)
#define EMC_AUTO_CAL_CONFIG4_0_RESET_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG4_0_READ_MASK                        _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG4_0_WRITE_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_FIELD                      _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_RANGE                      6:0
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_OFFSET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_FIELD                      _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_RANGE                      14:8
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_OFFSET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_FIELD                       _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_RANGE                       19:16
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_DEFAULT                     _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PU_SLOPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_FIELD                       _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_RANGE                       23:20
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_DEFAULT                     _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG4_0_AUTO_CAL_CA_PD_SLOPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CONFIG5_0
#define EMC_AUTO_CAL_CONFIG5_0                  _MK_ADDR_CONST(0x5b4)
#define EMC_AUTO_CAL_CONFIG5_0_SECURE                   0x0
#define EMC_AUTO_CAL_CONFIG5_0_SCR                      0
#define EMC_AUTO_CAL_CONFIG5_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CONFIG5_0_RESET_VAL                        _MK_MASK_CONST(0x880000)
#define EMC_AUTO_CAL_CONFIG5_0_RESET_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG5_0_READ_MASK                        _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG5_0_WRITE_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_FIELD                     _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_RANGE                     6:0
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_FIELD                     _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_RANGE                     14:8
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_FIELD                      _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_RANGE                      19:16
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_DEFAULT                    _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PU_SLOPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_FIELD                      _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_RANGE                      23:20
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_DEFAULT                    _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG5_0_AUTO_CAL_CMD_PD_SLOPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CONFIG6_0
#define EMC_AUTO_CAL_CONFIG6_0                  _MK_ADDR_CONST(0x5cc)
#define EMC_AUTO_CAL_CONFIG6_0_SECURE                   0x0
#define EMC_AUTO_CAL_CONFIG6_0_SCR                      0
#define EMC_AUTO_CAL_CONFIG6_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CONFIG6_0_RESET_VAL                        _MK_MASK_CONST(0x880000)
#define EMC_AUTO_CAL_CONFIG6_0_RESET_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG6_0_READ_MASK                        _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG6_0_WRITE_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_FIELD                      _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_RANGE                      6:0
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_OFFSET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_FIELD                      _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_RANGE                      14:8
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_OFFSET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_FIELD                       _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_RANGE                       19:16
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_DEFAULT                     _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PU_SLOPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_FIELD                       _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_RANGE                       23:20
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_DEFAULT                     _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG6_0_AUTO_CAL_DQ_PD_SLOPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CONFIG7_0
#define EMC_AUTO_CAL_CONFIG7_0                  _MK_ADDR_CONST(0x574)
#define EMC_AUTO_CAL_CONFIG7_0_SECURE                   0x0
#define EMC_AUTO_CAL_CONFIG7_0_SCR                      0
#define EMC_AUTO_CAL_CONFIG7_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CONFIG7_0_RESET_VAL                        _MK_MASK_CONST(0x880000)
#define EMC_AUTO_CAL_CONFIG7_0_RESET_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG7_0_READ_MASK                        _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG7_0_WRITE_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_FIELD                     _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_RANGE                     6:0
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_FIELD                     _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_RANGE                     14:8
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_FIELD                      _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_RANGE                      19:16
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_DEFAULT                    _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PU_SLOPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_FIELD                      _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_RANGE                      23:20
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_DEFAULT                    _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG7_0_AUTO_CAL_DQS_PD_SLOPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CONFIG8_0
#define EMC_AUTO_CAL_CONFIG8_0                  _MK_ADDR_CONST(0x2dc)
#define EMC_AUTO_CAL_CONFIG8_0_SECURE                   0x0
#define EMC_AUTO_CAL_CONFIG8_0_SCR                      0
#define EMC_AUTO_CAL_CONFIG8_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CONFIG8_0_RESET_VAL                        _MK_MASK_CONST(0x880000)
#define EMC_AUTO_CAL_CONFIG8_0_RESET_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG8_0_READ_MASK                        _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG8_0_WRITE_MASK                       _MK_MASK_CONST(0xff7f7f)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_FIELD                    _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_RANGE                    6:0
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_WOFFSET                  0x0
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_OFFSET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_FIELD                   _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_SHIFT)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_RANGE                   14:8
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_WOFFSET                 0x0
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_FIELD                     _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_RANGE                     19:16
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_WOFFSET                   0x0
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_DEFAULT                   _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQ_TERM_SLOPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_FIELD                    _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_SHIFT)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_RANGE                    23:20
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_WOFFSET                  0x0
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_DEFAULT                  _MK_MASK_CONST(0x8)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG8_0_AUTO_CAL_DQS_TERM_SLOPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CONFIG9_0
#define EMC_AUTO_CAL_CONFIG9_0                  _MK_ADDR_CONST(0x42c)
#define EMC_AUTO_CAL_CONFIG9_0_SECURE                   0x0
#define EMC_AUTO_CAL_CONFIG9_0_SCR                      0
#define EMC_AUTO_CAL_CONFIG9_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CONFIG9_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_RESET_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG9_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_READ_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG9_0_WRITE_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_FIELD                       _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_SHIFT)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_RANGE                       0:0
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_INIT_ENUM                   DISABLE
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CA_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_SHIFT)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_RANGE                      1:1
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CLK_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_SHIFT                      _MK_SHIFT_CONST(2)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_SHIFT)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_RANGE                      2:2
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_CMD_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_SHIFT                       _MK_SHIFT_CONST(3)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_FIELD                       _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_SHIFT)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_RANGE                       3:3
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_WOFFSET                     0x0
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_INIT_ENUM                   DISABLE
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_FIELD                  _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_SHIFT)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_RANGE                  4:4
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_WOFFSET                        0x0
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_INIT_ENUM                      DISABLE
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQ_TERM_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_SHIFT                      _MK_SHIFT_CONST(5)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_SHIFT)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_RANGE                      5:5
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_WOFFSET                    0x0
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_SHIFT                 _MK_SHIFT_CONST(6)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_FIELD                 _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_SHIFT)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_RANGE                 6:6
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_WOFFSET                       0x0
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_INIT_ENUM                     DISABLE
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CONFIG9_0_AUTO_CAL_OVERRIDE_DQS_TERM_ENABLE                        _MK_ENUM_CONST(1)


// Register EMC_AUTO_CAL_VREF_SEL_0_0
#define EMC_AUTO_CAL_VREF_SEL_0_0                       _MK_ADDR_CONST(0x2f8)
#define EMC_AUTO_CAL_VREF_SEL_0_0_SECURE                        0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_SCR                   0
#define EMC_AUTO_CAL_VREF_SEL_0_0_WORD_COUNT                    0x1
#define EMC_AUTO_CAL_VREF_SEL_0_0_RESET_VAL                     _MK_MASK_CONST(0x3c3c3c3c)
#define EMC_AUTO_CAL_VREF_SEL_0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_AUTO_CAL_VREF_SEL_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_AUTO_CAL_VREF_SEL_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_FIELD                   _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_RANGE                   6:0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_DEFAULT                 _MK_MASK_CONST(0x3c)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_SHIFT                      _MK_SHIFT_CONST(7)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_RANGE                      7:7
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_WOFFSET                    0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF0_CAL_MODE_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_FIELD                   _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_RANGE                   14:8
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_DEFAULT                 _MK_MASK_CONST(0x3c)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_SHIFT                      _MK_SHIFT_CONST(15)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_RANGE                      15:15
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_WOFFSET                    0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF0_CAL_MODE_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_FIELD                   _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_RANGE                   22:16
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_DEFAULT                 _MK_MASK_CONST(0x3c)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_SHIFT                      _MK_SHIFT_CONST(23)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_RANGE                      23:23
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_WOFFSET                    0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PU_VREF1_CAL_MODE_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_FIELD                   _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_RANGE                   30:24
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_DEFAULT                 _MK_MASK_CONST(0x3c)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_SHIFT                      _MK_SHIFT_CONST(31)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_RANGE                      31:31
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_WOFFSET                    0x0
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_VREF_SEL_0_0_AUTO_CAL_PD_VREF1_CAL_MODE_ENABLE                     _MK_ENUM_CONST(1)


// Register EMC_AUTO_CAL_VREF_SEL_1_0
#define EMC_AUTO_CAL_VREF_SEL_1_0                       _MK_ADDR_CONST(0x300)
#define EMC_AUTO_CAL_VREF_SEL_1_0_SECURE                        0x0
#define EMC_AUTO_CAL_VREF_SEL_1_0_SCR                   0
#define EMC_AUTO_CAL_VREF_SEL_1_0_WORD_COUNT                    0x1
#define EMC_AUTO_CAL_VREF_SEL_1_0_RESET_VAL                     _MK_MASK_CONST(0x3c3c)
#define EMC_AUTO_CAL_VREF_SEL_1_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_AUTO_CAL_VREF_SEL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_AUTO_CAL_VREF_SEL_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_FIELD                   _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_RANGE                   6:0
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_DEFAULT                 _MK_MASK_CONST(0x3c)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_SHIFT                      _MK_SHIFT_CONST(7)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_RANGE                      7:7
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_WOFFSET                    0x0
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PU_VREF2_CAL_MODE_ENABLE                     _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_FIELD                   _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_RANGE                   14:8
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_WOFFSET                 0x0
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_DEFAULT                 _MK_MASK_CONST(0x3c)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_SHIFT                      _MK_SHIFT_CONST(15)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_SHIFT)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_RANGE                      15:15
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_WOFFSET                    0x0
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_INIT_ENUM                  DISABLE
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_DISABLE                    _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_VREF_SEL_1_0_AUTO_CAL_PD_VREF2_CAL_MODE_ENABLE                     _MK_ENUM_CONST(1)


// Register EMC_AUTO_CAL_INTERVAL_0
#define EMC_AUTO_CAL_INTERVAL_0                 _MK_ADDR_CONST(0x2a8)
#define EMC_AUTO_CAL_INTERVAL_0_SECURE                  0x0
#define EMC_AUTO_CAL_INTERVAL_0_SCR                     0
#define EMC_AUTO_CAL_INTERVAL_0_WORD_COUNT                      0x1
#define EMC_AUTO_CAL_INTERVAL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_RESET_MASK                      _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_READ_MASK                       _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_WRITE_MASK                      _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_FIELD                 _MK_FIELD_CONST(0x1fffff, EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_SHIFT)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_RANGE                 20:0
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_WOFFSET                       0x0
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_DEFAULT_MASK                  _MK_MASK_CONST(0x1fffff)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_STATUS_0
#define EMC_AUTO_CAL_STATUS_0                   _MK_ADDR_CONST(0x2ac)
#define EMC_AUTO_CAL_STATUS_0_SECURE                    0x0
#define EMC_AUTO_CAL_STATUS_0_SCR                       0
#define EMC_AUTO_CAL_STATUS_0_WORD_COUNT                        0x1
#define EMC_AUTO_CAL_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x3f3f031f)
#define EMC_AUTO_CAL_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_FIELD                     _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_RANGE                     0:0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_WOFFSET                   0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_MEASURE_ACTIVE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_SHIFT                     _MK_SHIFT_CONST(1)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_FIELD                     _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_RANGE                     1:1
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_WOFFSET                   0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_COMPUTE_ACTIVE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_FIELD                    _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_RANGE                    2:2
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_WOFFSET                  0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_TRANSFER_ACTIVE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_FIELD                      _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_RANGE                      3:3
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_WOFFSET                    0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_UPDATE_ACTIVE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_FIELD                     _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_RANGE                     4:4
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_WOFFSET                   0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_ACTIVE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_FIELD                  _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_RANGE                  8:8
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_WOFFSET                        0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PU_CAL_ZI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_SHIFT                  _MK_SHIFT_CONST(9)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_FIELD                  _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_RANGE                  9:9
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_WOFFSET                        0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_PD_CAL_ZI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_FIELD                        _MK_FIELD_CONST(0x3f, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_RANGE                        21:16
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_WOFFSET                      0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVUP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_FIELD                        _MK_FIELD_CONST(0x3f, EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_SHIFT)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_RANGE                        29:24
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_WOFFSET                      0x0
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS_0_AUTO_CAL_VREF0_DRVDN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_STATUS2_0
#define EMC_AUTO_CAL_STATUS2_0                  _MK_ADDR_CONST(0x3d4)
#define EMC_AUTO_CAL_STATUS2_0_SECURE                   0x0
#define EMC_AUTO_CAL_STATUS2_0_SCR                      0
#define EMC_AUTO_CAL_STATUS2_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_STATUS2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_READ_MASK                        _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_AUTO_CAL_STATUS2_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_FIELD                       _MK_FIELD_CONST(0x3f, EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_SHIFT)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_RANGE                       5:0
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_WOFFSET                     0x0
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_FIELD                       _MK_FIELD_CONST(0x3f, EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_SHIFT)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_RANGE                       13:8
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_WOFFSET                     0x0
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF1_DRVDN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_FIELD                       _MK_FIELD_CONST(0x3f, EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_SHIFT)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_RANGE                       21:16
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_WOFFSET                     0x0
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_FIELD                       _MK_FIELD_CONST(0x3f, EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_SHIFT)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_RANGE                       29:24
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_WOFFSET                     0x0
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_STATUS2_0_AUTO_CAL_VREF2_DRVDN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_AUTO_CAL_CHANNEL_0
#define EMC_AUTO_CAL_CHANNEL_0                  _MK_ADDR_CONST(0x464)
#define EMC_AUTO_CAL_CHANNEL_0_SECURE                   0x0
#define EMC_AUTO_CAL_CHANNEL_0_SCR                      0
#define EMC_AUTO_CAL_CHANNEL_0_WORD_COUNT                       0x1
#define EMC_AUTO_CAL_CHANNEL_0_RESET_VAL                        _MK_MASK_CONST(0xc280030a)
#define EMC_AUTO_CAL_CHANNEL_0_RESET_MASK                       _MK_MASK_CONST(0xefff0f3f)
#define EMC_AUTO_CAL_CHANNEL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_READ_MASK                        _MK_MASK_CONST(0xefff0f3f)
#define EMC_AUTO_CAL_CHANNEL_0_WRITE_MASK                       _MK_MASK_CONST(0xcfff0f3f)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_FIELD                  _MK_FIELD_CONST(0x3f, EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_SHIFT)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_RANGE                  5:0
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_WOFFSET                        0x0
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_DEFAULT                        _MK_MASK_CONST(0xa)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_NUM_STALL_CYCLES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_FIELD                        _MK_FIELD_CONST(0xf, EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_SHIFT)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_RANGE                        11:8
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_WOFFSET                      0x0
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_WAIT_BEFORE_UPDATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_FIELD                    _MK_FIELD_CONST(0x1f, EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_SHIFT)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_RANGE                    20:16
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_WOFFSET                  0x0
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_TIMEOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_SHIFT                        _MK_SHIFT_CONST(21)
#define EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_FIELD                        _MK_FIELD_CONST(0x7f, EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_SHIFT)
#define EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_RANGE                        27:21
#define EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_WOFFSET                      0x0
#define EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_DEFAULT                      _MK_MASK_CONST(0x14)
#define EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_CAL_WAIT_AFTER_DVFS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_SHIFT                        _MK_SHIFT_CONST(29)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_FIELD                        _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_SHIFT)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_RANGE                        29:29
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_WOFFSET                      0x0
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_INIT_ENUM                    DISABLE
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_COMPUTE_START_DVFS_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_FIELD                 _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_SHIFT)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_RANGE                 30:30
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_WOFFSET                       0x0
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_INIT_ENUM                     ENABLE
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_STALL_ALL_TRAFFIC_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_SHIFT                       _MK_SHIFT_CONST(31)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_FIELD                       _MK_FIELD_CONST(0x1, EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_SHIFT)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_RANGE                       31:31
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_WOFFSET                     0x0
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_INIT_ENUM                   ENABLE
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_AUTO_CAL_CHANNEL_0_AUTO_CAL_UPDATE_IDLE_ENABLE                      _MK_ENUM_CONST(1)


// Register EMC_PMACRO_RX_TERM_0
#define EMC_PMACRO_RX_TERM_0                    _MK_ADDR_CONST(0xc48)
#define EMC_PMACRO_RX_TERM_0_SECURE                     0x0
#define EMC_PMACRO_RX_TERM_0_SCR                        0
#define EMC_PMACRO_RX_TERM_0_WORD_COUNT                         0x1
#define EMC_PMACRO_RX_TERM_0_RESET_VAL                  _MK_MASK_CONST(0x1f1f1f1f)
#define EMC_PMACRO_RX_TERM_0_RESET_MASK                         _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_RX_TERM_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_RX_TERM_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_RX_TERM_0_READ_MASK                  _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_RX_TERM_0_WRITE_MASK                         _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_FIELD                     _MK_FIELD_CONST(0x3f, EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_SHIFT)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_RANGE                     5:0
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_WOFFSET                   0x0
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVUP_TERM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_FIELD                     _MK_FIELD_CONST(0x3f, EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_SHIFT)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_RANGE                     13:8
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_WOFFSET                   0x0
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_RX_TERM_0_DQ_RX_DRVDN_TERM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_FIELD                    _MK_FIELD_CONST(0x3f, EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_SHIFT)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_RANGE                    21:16
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_WOFFSET                  0x0
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVUP_TERM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_FIELD                    _MK_FIELD_CONST(0x3f, EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_SHIFT)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_RANGE                    29:24
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_WOFFSET                  0x0
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_RX_TERM_0_DQS_RX_DRVDN_TERM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DQ_TX_DRV_0
#define EMC_PMACRO_DQ_TX_DRV_0                  _MK_ADDR_CONST(0xc70)
#define EMC_PMACRO_DQ_TX_DRV_0_SECURE                   0x0
#define EMC_PMACRO_DQ_TX_DRV_0_SCR                      0
#define EMC_PMACRO_DQ_TX_DRV_0_WORD_COUNT                       0x1
#define EMC_PMACRO_DQ_TX_DRV_0_RESET_VAL                        _MK_MASK_CONST(0x1f1f1f1f)
#define EMC_PMACRO_DQ_TX_DRV_0_RESET_MASK                       _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_DQ_TX_DRV_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DQ_TX_DRV_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DQ_TX_DRV_0_READ_MASK                        _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_DQ_TX_DRV_0_WRITE_MASK                       _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_FIELD                   _MK_FIELD_CONST(0x3f, EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_SHIFT)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_RANGE                   5:0
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_WOFFSET                 0x0
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_DEFAULT                 _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_FIELD                   _MK_FIELD_CONST(0x3f, EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_SHIFT)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_RANGE                   13:8
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_WOFFSET                 0x0
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_DEFAULT                 _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQ_TX_DRVDN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_FIELD                  _MK_FIELD_CONST(0x3f, EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_SHIFT)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_RANGE                  21:16
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_WOFFSET                        0x0
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_FIELD                  _MK_FIELD_CONST(0x3f, EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_SHIFT)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_RANGE                  29:24
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_WOFFSET                        0x0
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_DEFAULT                        _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DQ_TX_DRV_0_DATA_DQS_TX_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CA_TX_DRV_0
#define EMC_PMACRO_CA_TX_DRV_0                  _MK_ADDR_CONST(0xc74)
#define EMC_PMACRO_CA_TX_DRV_0_SECURE                   0x0
#define EMC_PMACRO_CA_TX_DRV_0_SCR                      0
#define EMC_PMACRO_CA_TX_DRV_0_WORD_COUNT                       0x1
#define EMC_PMACRO_CA_TX_DRV_0_RESET_VAL                        _MK_MASK_CONST(0x1f1f1f1f)
#define EMC_PMACRO_CA_TX_DRV_0_RESET_MASK                       _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CA_TX_DRV_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CA_TX_DRV_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CA_TX_DRV_0_READ_MASK                        _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CA_TX_DRV_0_WRITE_MASK                       _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_FIELD                    _MK_FIELD_CONST(0x3f, EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_SHIFT)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_RANGE                    5:0
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_WOFFSET                  0x0
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_FIELD                    _MK_FIELD_CONST(0x3f, EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_SHIFT)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_RANGE                    13:8
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_WOFFSET                  0x0
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQ_TX_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_FIELD                   _MK_FIELD_CONST(0x3f, EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_SHIFT)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_RANGE                   21:16
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_WOFFSET                 0x0
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_DEFAULT                 _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVUP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_FIELD                   _MK_FIELD_CONST(0x3f, EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_SHIFT)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_RANGE                   29:24
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_WOFFSET                 0x0
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_DEFAULT                 _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CA_TX_DRV_0_CMD_DQS_TX_DRVDN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CMD_TX_DRV_0
#define EMC_PMACRO_CMD_TX_DRV_0                 _MK_ADDR_CONST(0xc4c)
#define EMC_PMACRO_CMD_TX_DRV_0_SECURE                  0x0
#define EMC_PMACRO_CMD_TX_DRV_0_SCR                     0
#define EMC_PMACRO_CMD_TX_DRV_0_WORD_COUNT                      0x1
#define EMC_PMACRO_CMD_TX_DRV_0_RESET_VAL                       _MK_MASK_CONST(0x1f1f)
#define EMC_PMACRO_CMD_TX_DRV_0_RESET_MASK                      _MK_MASK_CONST(0x3f3f)
#define EMC_PMACRO_CMD_TX_DRV_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_TX_DRV_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_TX_DRV_0_READ_MASK                       _MK_MASK_CONST(0x3f3f)
#define EMC_PMACRO_CMD_TX_DRV_0_WRITE_MASK                      _MK_MASK_CONST(0x3f3f)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_FIELD                      _MK_FIELD_CONST(0x3f, EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_SHIFT)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_RANGE                      5:0
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_WOFFSET                    0x0
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_DEFAULT                    _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_FIELD                      _MK_FIELD_CONST(0x3f, EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_SHIFT)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_RANGE                      13:8
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_WOFFSET                    0x0
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_DEFAULT                    _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_TX_DRV_0_CMD_TX_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_AUTOCAL_CFG_0_0
#define EMC_PMACRO_AUTOCAL_CFG_0_0                      _MK_ADDR_CONST(0x700)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_SECURE                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_SCR                  0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_AUTOCAL_CFG_0_0_RESET_VAL                    _MK_MASK_CONST(0x4040404)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_RESET_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_READ_MASK                    _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_WRITE_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_RANGE                      0:0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_INIT_ENUM                  CMD
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_CMD                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE0_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_RANGE                      1:1
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_INIT_ENUM                  DQS
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_DQS                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE0_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_RANGE                 2:2
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_INIT_ENUM                     ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE0_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_RANGE                 3:3
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE0_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_RANGE                      8:8
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_INIT_ENUM                  CMD
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_CMD                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE1_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_SHIFT                      _MK_SHIFT_CONST(9)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_RANGE                      9:9
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_INIT_ENUM                  DQS
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_DQS                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE1_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_RANGE                 10:10
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_INIT_ENUM                     ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE1_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_SHIFT                 _MK_SHIFT_CONST(11)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_RANGE                 11:11
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE1_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_RANGE                      16:16
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_INIT_ENUM                  CMD
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_CMD                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE2_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_SHIFT                      _MK_SHIFT_CONST(17)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_RANGE                      17:17
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_INIT_ENUM                  DQS
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_DQS                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE2_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_SHIFT                 _MK_SHIFT_CONST(18)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_RANGE                 18:18
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_INIT_ENUM                     ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE2_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_SHIFT                 _MK_SHIFT_CONST(19)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_RANGE                 19:19
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE2_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_RANGE                      24:24
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_INIT_ENUM                  CMD
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_CMD                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CMD_DRV_SEL_BYTE3_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_SHIFT                      _MK_SHIFT_CONST(25)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_RANGE                      25:25
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_INIT_ENUM                  DQS
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_DQS                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_DRV_SEL_BYTE3_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_RANGE                 26:26
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_INIT_ENUM                     ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_BYPASS_BYTE3_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_SHIFT                 _MK_SHIFT_CONST(27)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_RANGE                 27:27
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_0_0_DQS_E_CAL_UPDATE_BYTE3_ENABLE                        _MK_ENUM_CONST(1)


// Register EMC_PMACRO_AUTOCAL_CFG_1_0
#define EMC_PMACRO_AUTOCAL_CFG_1_0                      _MK_ADDR_CONST(0x704)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_SECURE                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_SCR                  0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_AUTOCAL_CFG_1_0_RESET_VAL                    _MK_MASK_CONST(0x4040404)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_RESET_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_READ_MASK                    _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_WRITE_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_RANGE                      0:0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_INIT_ENUM                  CMD
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_CMD                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE4_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_RANGE                      1:1
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_INIT_ENUM                  DQS
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_DQS                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE4_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_RANGE                 2:2
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_INIT_ENUM                     ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE4_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_RANGE                 3:3
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE4_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_RANGE                      8:8
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_INIT_ENUM                  CMD
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_CMD                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE5_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_SHIFT                      _MK_SHIFT_CONST(9)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_RANGE                      9:9
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_INIT_ENUM                  DQS
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_DQS                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE5_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_RANGE                 10:10
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_INIT_ENUM                     ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE5_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_SHIFT                 _MK_SHIFT_CONST(11)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_RANGE                 11:11
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE5_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_RANGE                      16:16
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_INIT_ENUM                  CMD
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_CMD                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE6_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_SHIFT                      _MK_SHIFT_CONST(17)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_RANGE                      17:17
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_INIT_ENUM                  DQS
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_DQS                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE6_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_SHIFT                 _MK_SHIFT_CONST(18)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_RANGE                 18:18
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_INIT_ENUM                     ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE6_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_SHIFT                 _MK_SHIFT_CONST(19)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_RANGE                 19:19
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE6_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_RANGE                      24:24
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_INIT_ENUM                  CMD
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_CMD                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CMD_DRV_SEL_BYTE7_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_SHIFT                      _MK_SHIFT_CONST(25)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_RANGE                      25:25
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_WOFFSET                    0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_INIT_ENUM                  DQS
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_DQS                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_DRV_SEL_BYTE7_CA                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_RANGE                 26:26
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_INIT_ENUM                     ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_BYPASS_BYTE7_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_SHIFT                 _MK_SHIFT_CONST(27)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_RANGE                 27:27
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_1_0_DQS_E_CAL_UPDATE_BYTE7_ENABLE                        _MK_ENUM_CONST(1)


// Register EMC_PMACRO_AUTOCAL_CFG_2_0
#define EMC_PMACRO_AUTOCAL_CFG_2_0                      _MK_ADDR_CONST(0x708)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_SECURE                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_SCR                  0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_AUTOCAL_CFG_2_0_RESET_VAL                    _MK_MASK_CONST(0x4040404)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_RESET_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_READ_MASK                    _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_WRITE_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_RANGE                       0:0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_INIT_ENUM                   CMD
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_CMD                 _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD0_CA                  _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_RANGE                       1:1
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_INIT_ENUM                   DQS
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_DQS                 _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD0_CA                  _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_SHIFT                  _MK_SHIFT_CONST(2)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_RANGE                  2:2
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_WOFFSET                        0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_INIT_ENUM                      ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD0_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_RANGE                  3:3
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_WOFFSET                        0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_INIT_ENUM                      DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD0_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_RANGE                       8:8
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_INIT_ENUM                   CMD
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_CMD                 _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD1_CA                  _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_SHIFT                       _MK_SHIFT_CONST(9)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_RANGE                       9:9
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_INIT_ENUM                   DQS
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_DQS                 _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD1_CA                  _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_SHIFT                  _MK_SHIFT_CONST(10)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_RANGE                  10:10
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_WOFFSET                        0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_INIT_ENUM                      ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD1_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_RANGE                  11:11
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_WOFFSET                        0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_INIT_ENUM                      DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD1_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_RANGE                       16:16
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_INIT_ENUM                   CMD
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_CMD                 _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD2_CA                  _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_SHIFT                       _MK_SHIFT_CONST(17)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_RANGE                       17:17
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_INIT_ENUM                   DQS
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_DQS                 _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD2_CA                  _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_SHIFT                  _MK_SHIFT_CONST(18)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_RANGE                  18:18
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_WOFFSET                        0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_INIT_ENUM                      ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD2_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_RANGE                  19:19
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_WOFFSET                        0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_INIT_ENUM                      DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD2_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_RANGE                       24:24
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_INIT_ENUM                   CMD
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_CMD                 _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CMD_DRV_SEL_CMD3_CA                  _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_SHIFT                       _MK_SHIFT_CONST(25)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_RANGE                       25:25
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_INIT_ENUM                   DQS
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_DQS                 _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_DRV_SEL_CMD3_CA                  _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_SHIFT                  _MK_SHIFT_CONST(26)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_RANGE                  26:26
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_WOFFSET                        0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_INIT_ENUM                      ENABLE
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_BYPASS_CMD3_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_SHIFT                  _MK_SHIFT_CONST(27)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_RANGE                  27:27
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_WOFFSET                        0x0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_INIT_ENUM                      DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_2_0_DQS_E_CAL_UPDATE_CMD3_ENABLE                 _MK_ENUM_CONST(1)


// Register EMC_PMACRO_AUTOCAL_CFG_COMMON_0
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0                 _MK_ADDR_CONST(0xc78)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_SECURE                  0x0
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_SCR                     0
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_WORD_COUNT                      0x1
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_RESET_VAL                       _MK_MASK_CONST(0x810)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_RESET_MASK                      _MK_MASK_CONST(0x13f3f)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_READ_MASK                       _MK_MASK_CONST(0x13f3f)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_WRITE_MASK                      _MK_MASK_CONST(0x13f3f)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_FIELD                        _MK_FIELD_CONST(0x3f, EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_RANGE                        5:0
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_WOFFSET                      0x0
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_DEFAULT                      _MK_MASK_CONST(0x10)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_DELAY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_FIELD                 _MK_FIELD_CONST(0x3f, EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_RANGE                 13:8
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_UPDATE_HIGH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_SHIFT)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_RANGE                 16:16
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_WOFFSET                       0x0
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_INIT_ENUM                     DISABLE
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_E_CAL_BYPASS_DVFS_ENABLE                        _MK_ENUM_CONST(1)


// Register EMC_PMACRO_ZCTRL_0
#define EMC_PMACRO_ZCTRL_0                      _MK_ADDR_CONST(0xc44)
#define EMC_PMACRO_ZCTRL_0_SECURE                       0x0
#define EMC_PMACRO_ZCTRL_0_SCR                  0
#define EMC_PMACRO_ZCTRL_0_WORD_COUNT                   0x1
#define EMC_PMACRO_ZCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xfffffff)
#define EMC_PMACRO_ZCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_READ_MASK                    _MK_MASK_CONST(0xfffffff)
#define EMC_PMACRO_ZCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffff)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_RANGE                     1:0
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_WOFFSET                   0x0
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVUP_ZCTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_RANGE                     3:2
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_WOFFSET                   0x0
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_TX_DRVDN_ZCTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_FIELD                 _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_RANGE                 5:4
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_WOFFSET                       0x0
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVUP_TERM_ZCTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_SHIFT                        _MK_SHIFT_CONST(6)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_FIELD                        _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_RANGE                        7:6
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_WOFFSET                      0x0
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVUP_TERM_ZCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_FIELD                 _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_RANGE                 9:8
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_WOFFSET                       0x0
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DQ_RX_DRVDN_TERM_ZCTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_FIELD                        _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_RANGE                        11:10
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_WOFFSET                      0x0
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DQS_RX_DRVDN_TERM_ZCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_SHIFT                  _MK_SHIFT_CONST(12)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_RANGE                  13:12
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_WOFFSET                        0x0
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVUP_ZCTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_SHIFT                 _MK_SHIFT_CONST(14)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_FIELD                 _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_RANGE                 15:14
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_WOFFSET                       0x0
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVUP_ZCTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_RANGE                  17:16
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_WOFFSET                        0x0
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_DQ_TX_DRVDN_ZCTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_SHIFT                 _MK_SHIFT_CONST(18)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_FIELD                 _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_RANGE                 19:18
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_WOFFSET                       0x0
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_CMD_DQS_TX_DRVDN_ZCTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_FIELD                 _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_RANGE                 21:20
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_WOFFSET                       0x0
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVUP_ZCTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_SHIFT                        _MK_SHIFT_CONST(22)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_FIELD                        _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_RANGE                        23:22
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_WOFFSET                      0x0
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVUP_ZCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_FIELD                 _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_RANGE                 25:24
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_WOFFSET                       0x0
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DATA_DQ_TX_DRVDN_ZCTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_FIELD                        _MK_FIELD_CONST(0x3, EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_SHIFT)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_RANGE                        27:26
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_WOFFSET                      0x0
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_ZCTRL_0_DATA_DQS_TX_DRVDN_ZCTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_XM2COMPPADCTRL_0
#define EMC_XM2COMPPADCTRL_0                    _MK_ADDR_CONST(0x30c)
#define EMC_XM2COMPPADCTRL_0_SECURE                     0x0
#define EMC_XM2COMPPADCTRL_0_SCR                        0
#define EMC_XM2COMPPADCTRL_0_WORD_COUNT                         0x1
#define EMC_XM2COMPPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0x200032)
#define EMC_XM2COMPPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xff3ffa7b)
#define EMC_XM2COMPPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xff3ffa7b)
#define EMC_XM2COMPPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xff3ffa7b)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_FIELD                 _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_RANGE                 1:0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_WOFFSET                       0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_INIT_ENUM                     LPDDR4
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_LPDDR23                       _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_SDDR3                 _MK_ENUM_CONST(1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_LPDDR4                        _MK_ENUM_CONST(2)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_MEM_MODE_RFU                   _MK_ENUM_CONST(3)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_RANGE                  3:3
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_INIT_ENUM                      HIGHPERF
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_HIGHPERF                       _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_MODE_LOWPOWER                       _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_FIELD                 _MK_FIELD_CONST(0x7, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_RANGE                 6:4
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_WOFFSET                       0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_DEFAULT                       _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_BG_SETUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_FIELD                   _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_RANGE                   9:9
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_WOFFSET                 0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_INIT_ENUM                       DISABLE
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_PWRD_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_SHIFT                        _MK_SHIFT_CONST(11)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_FIELD                        _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_RANGE                        11:11
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_WOFFSET                      0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_INIT_ENUM                    DISABLE
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_E_TESTOUT_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_FIELD                      _MK_FIELD_CONST(0xff, EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_SHIFT)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_RANGE                      19:12
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_WOFFSET                    0x0
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_EMC2TMC_CFG_XM2COMP_RFU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_FIELD                    _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_SHIFT)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_RANGE                    20:20
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_WOFFSET                  0x0
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_INIT_ENUM                        DISABLE
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BG_E_PWRD_ENABLE                   _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_SHIFT                  _MK_SHIFT_CONST(21)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_FIELD                  _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_SHIFT)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_RANGE                  21:21
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_INIT_ENUM                      ENABLE
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_BGLP_E_PWRD_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_FIELD                      _MK_FIELD_CONST(0xff, EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_SHIFT)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_RANGE                      31:24
#define EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_WOFFSET                    0x0
#define EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL_0_XM2COMP_VTTLP_VDDA_LOAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_XM2COMPPADCTRL2_0
#define EMC_XM2COMPPADCTRL2_0                   _MK_ADDR_CONST(0x578)
#define EMC_XM2COMPPADCTRL2_0_SECURE                    0x0
#define EMC_XM2COMPPADCTRL2_0_SCR                       0
#define EMC_XM2COMPPADCTRL2_0_WORD_COUNT                        0x1
#define EMC_XM2COMPPADCTRL2_0_RESET_VAL                         _MK_MASK_CONST(0x100000)
#define EMC_XM2COMPPADCTRL2_0_RESET_MASK                        _MK_MASK_CONST(0x1ff3ffff)
#define EMC_XM2COMPPADCTRL2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_READ_MASK                         _MK_MASK_CONST(0x1ff3ffff)
#define EMC_XM2COMPPADCTRL2_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff3ffff)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_FIELD                      _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_RANGE                      1:0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_WOFFSET                    0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_INIT_ENUM                  SCHMITT
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_SCHMITT                    _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_RFU0                       _MK_ENUM_CONST(1)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_DIFFAMP                    _MK_ENUM_CONST(2)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_RX_MODE_RFU1                       _MK_ENUM_CONST(3)

#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_FIELD                    _MK_FIELD_CONST(0xf, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_RANGE                    5:2
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_WOFFSET                  0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_TEST_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_FIELD                  _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_RANGE                  7:6
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VCLAMP_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_FIELD                   _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_RANGE                   9:8
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_WOFFSET                 0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VAUXP_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_SHIFT                    _MK_SHIFT_CONST(10)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_RANGE                    11:10
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_WOFFSET                  0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_VDDA_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_SHIFT                  _MK_SHIFT_CONST(12)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_RANGE                  13:12
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVUP_ZCTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_SHIFT                  _MK_SHIFT_CONST(14)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_RANGE                  15:14
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_DRVDN_ZCTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_RANGE                       16:16
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_WOFFSET                     0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_INIT_ENUM                   DISABLE
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPU_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_SHIFT                       _MK_SHIFT_CONST(17)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_RANGE                       17:17
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_WOFFSET                     0x0
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_INIT_ENUM                   DISABLE
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL2_0_EMC2TMC_CFG_XM2COMP_PU_E_WKPD_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_RANGE                  21:20
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_WB_CTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_SHIFT                 _MK_SHIFT_CONST(22)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_FIELD                 _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_RANGE                 23:22
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_WOFFSET                       0x0
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_SPARE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_FIELD                     _MK_FIELD_CONST(0x1f, EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_SHIFT)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_RANGE                     28:24
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_WOFFSET                   0x0
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL2_0_XM2COMP_VTTLP_VDDA_CTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_XM2COMPPADCTRL3_0
#define EMC_XM2COMPPADCTRL3_0                   _MK_ADDR_CONST(0x2f4)
#define EMC_XM2COMPPADCTRL3_0_SECURE                    0x0
#define EMC_XM2COMPPADCTRL3_0_SCR                       0
#define EMC_XM2COMPPADCTRL3_0_WORD_COUNT                        0x1
#define EMC_XM2COMPPADCTRL3_0_RESET_VAL                         _MK_MASK_CONST(0x200000)
#define EMC_XM2COMPPADCTRL3_0_RESET_MASK                        _MK_MASK_CONST(0xf3ffff)
#define EMC_XM2COMPPADCTRL3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_READ_MASK                         _MK_MASK_CONST(0xf3ffff)
#define EMC_XM2COMPPADCTRL3_0_WRITE_MASK                        _MK_MASK_CONST(0xf3ffff)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_FIELD                      _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_RANGE                      1:0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_WOFFSET                    0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_INIT_ENUM                  SCHMITT
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_SCHMITT                    _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_RFU0                       _MK_ENUM_CONST(1)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_DIFFAMP                    _MK_ENUM_CONST(2)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_RX_MODE_RFU1                       _MK_ENUM_CONST(3)

#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_FIELD                    _MK_FIELD_CONST(0xf, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_RANGE                    5:2
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_WOFFSET                  0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_TEST_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_FIELD                  _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_RANGE                  7:6
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VCLAMP_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_FIELD                   _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_RANGE                   9:8
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_WOFFSET                 0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VAUXP_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_SHIFT                    _MK_SHIFT_CONST(10)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_RANGE                    11:10
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_WOFFSET                  0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_VDDA_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_SHIFT                  _MK_SHIFT_CONST(12)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_RANGE                  13:12
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVUP_ZCTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_SHIFT                  _MK_SHIFT_CONST(14)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_RANGE                  15:14
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_WOFFSET                        0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_DRVDN_ZCTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_RANGE                       16:16
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_WOFFSET                     0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_INIT_ENUM                   DISABLE
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPU_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_SHIFT                       _MK_SHIFT_CONST(17)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_FIELD                       _MK_FIELD_CONST(0x1, EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_RANGE                       17:17
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_WOFFSET                     0x0
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_INIT_ENUM                   DISABLE
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_XM2COMPPADCTRL3_0_EMC2TMC_CFG_XM2COMP_PD_E_WKPD_ENABLE                      _MK_ENUM_CONST(1)

#define EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_FIELD                      _MK_FIELD_CONST(0xf, EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_SHIFT)
#define EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_RANGE                      23:20
#define EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_WOFFSET                    0x0
#define EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_DEFAULT                    _MK_MASK_CONST(0x2)
#define EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_XM2COMPPADCTRL3_0_XM2COMP_VTTLP_VDDA_LVL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_COMP_PAD_SW_CTRL_0
#define EMC_COMP_PAD_SW_CTRL_0                  _MK_ADDR_CONST(0x57c)
#define EMC_COMP_PAD_SW_CTRL_0_SECURE                   0x0
#define EMC_COMP_PAD_SW_CTRL_0_SCR                      0
#define EMC_COMP_PAD_SW_CTRL_0_WORD_COUNT                       0x1
#define EMC_COMP_PAD_SW_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x738000f0)
#define EMC_COMP_PAD_SW_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x7bfffdff)
#define EMC_COMP_PAD_SW_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x7bfffdff)
#define EMC_COMP_PAD_SW_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x7bfffdff)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_FIELD                   _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_RANGE                   0:0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_WOFFSET                 0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_INIT_ENUM                       DISABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DISABLE                 _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_ENABLE                  _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_SHIFT                 _MK_SHIFT_CONST(1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_FIELD                 _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_RANGE                 1:1
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_WOFFSET                       0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_INIT_ENUM                     DISABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_DISABLE                       _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_BG_E_PWRD_ENABLE                        _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_FIELD                 _MK_FIELD_CONST(0x7f, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_RANGE                 8:2
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_WOFFSET                       0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_DEFAULT                       _MK_MASK_CONST(0x3c)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_IVREF_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_SHIFT                     _MK_SHIFT_CONST(10)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_FIELD                     _MK_FIELD_CONST(0x3f, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_RANGE                     15:10
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_WOFFSET                   0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_FIELD                     _MK_FIELD_CONST(0x3f, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_RANGE                     21:16
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_WOFFSET                   0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_DRVDN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_SHIFT                 _MK_SHIFT_CONST(22)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_RANGE                 22:22
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_WOFFSET                       0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_INIT_ENUM                     ENABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_ENABLE                        _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_EN_DISABLE                       _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_RANGE                    23:23
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_WOFFSET                  0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_INIT_ENUM                        ENABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_FIELD                    _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_RANGE                    24:24
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_WOFFSET                  0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_INIT_ENUM                        ENABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_E_IVREF_ENABLE                   _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_SHIFT                  _MK_SHIFT_CONST(25)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_FIELD                  _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_RANGE                  25:25
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_WOFFSET                        0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_INIT_ENUM                      ENABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PU_CAL_IVREF_CAL_ENABLE                 _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_SHIFT                 _MK_SHIFT_CONST(27)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_RANGE                 27:27
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_WOFFSET                       0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_INIT_ENUM                     ENABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_ENABLE                        _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_EN_DISABLE                       _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_SHIFT                    _MK_SHIFT_CONST(28)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_RANGE                    28:28
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_WOFFSET                  0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_INIT_ENUM                        ENABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_SHIFT                    _MK_SHIFT_CONST(29)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_FIELD                    _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_RANGE                    29:29
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_WOFFSET                  0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_INIT_ENUM                        ENABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_DISABLE                  _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_E_IVREF_ENABLE                   _MK_ENUM_CONST(1)

#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_SHIFT                  _MK_SHIFT_CONST(30)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_FIELD                  _MK_FIELD_CONST(0x1, EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_SHIFT)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_RANGE                  30:30
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_WOFFSET                        0x0
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_INIT_ENUM                      ENABLE
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_DISABLE                        _MK_ENUM_CONST(0)
#define EMC_COMP_PAD_SW_CTRL_0_AUTO_CAL_SW_CTRL_PD_CAL_IVREF_CAL_ENABLE                 _MK_ENUM_CONST(1)


// Register EMC_REQ_CTRL_0
#define EMC_REQ_CTRL_0                  _MK_ADDR_CONST(0x2b0)
#define EMC_REQ_CTRL_0_SECURE                   0x0
#define EMC_REQ_CTRL_0_SCR                      0
#define EMC_REQ_CTRL_0_WORD_COUNT                       0x1
#define EMC_REQ_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x103)
#define EMC_REQ_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x103)
#define EMC_REQ_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x103)
#define EMC_REQ_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x103)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_FIELD                    _MK_FIELD_CONST(0x1, EMC_REQ_CTRL_0_STALL_ALL_READS_SHIFT)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_RANGE                    0:0
#define EMC_REQ_CTRL_0_STALL_ALL_READS_WOFFSET                  0x0
#define EMC_REQ_CTRL_0_STALL_ALL_READS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_STALL_ALL_READS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)

#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_SHIFT                   _MK_SHIFT_CONST(1)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_FIELD                   _MK_FIELD_CONST(0x1, EMC_REQ_CTRL_0_STALL_ALL_WRITES_SHIFT)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_RANGE                   1:1
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_WOFFSET                 0x0
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_STALL_ALL_WRITES_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define EMC_REQ_CTRL_0_KILL_DECERR_READS_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_REQ_CTRL_0_KILL_DECERR_READS_FIELD                  _MK_FIELD_CONST(0x1, EMC_REQ_CTRL_0_KILL_DECERR_READS_SHIFT)
#define EMC_REQ_CTRL_0_KILL_DECERR_READS_RANGE                  8:8
#define EMC_REQ_CTRL_0_KILL_DECERR_READS_WOFFSET                        0x0
#define EMC_REQ_CTRL_0_KILL_DECERR_READS_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_KILL_DECERR_READS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_REQ_CTRL_0_KILL_DECERR_READS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_REQ_CTRL_0_KILL_DECERR_READS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)


// Register EMC_EMC_STATUS_0
#define EMC_EMC_STATUS_0                        _MK_ADDR_CONST(0x2b4)
#define EMC_EMC_STATUS_0_SECURE                         0x0
#define EMC_EMC_STATUS_0_SCR                    0
#define EMC_EMC_STATUS_0_WORD_COUNT                     0x1
#define EMC_EMC_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xfff3f35)
#define EMC_EMC_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_FIELD                       _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_SHIFT)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_RANGE                       0:0
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_WOFFSET                     0x0
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_EMC_REQ_FIFO_EMPTY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_SHIFT                      _MK_SHIFT_CONST(2)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_FIELD                      _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_SHIFT)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_RANGE                      2:2
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_WOFFSET                    0x0
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_NO_OUTSTANDING_TRANSACTIONS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_FIELD                        _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_SHIFT)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_RANGE                        5:4
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_WOFFSET                      0x0
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_POWERDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_FIELD                     _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_SHIFT)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_RANGE                     9:8
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_WOFFSET                   0x0
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_SELF_REFRESH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_SHIFT                      _MK_SHIFT_CONST(10)
#define EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_FIELD                      _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_SHIFT)
#define EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_RANGE                      11:10
#define EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_WOFFSET                    0x0
#define EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_ACTIVE_SELF_REFRESH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_DRAM_IN_DPD_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_FIELD                      _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_DRAM_IN_DPD_SHIFT)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_RANGE                      13:12
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_WOFFSET                    0x0
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DRAM_IN_DPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_FIELD                   _MK_FIELD_CONST(0xf, EMC_EMC_STATUS_0_MRR_FIFO_SPACE_SHIFT)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_RANGE                   19:16
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_WOFFSET                 0x0
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_FIFO_SPACE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_MRR_DIVLD_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_EMC_STATUS_0_MRR_DIVLD_FIELD                        _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_MRR_DIVLD_SHIFT)
#define EMC_EMC_STATUS_0_MRR_DIVLD_RANGE                        20:20
#define EMC_EMC_STATUS_0_MRR_DIVLD_WOFFSET                      0x0
#define EMC_EMC_STATUS_0_MRR_DIVLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_DIVLD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_DIVLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_MRR_DIVLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_SHIFT                    _MK_SHIFT_CONST(21)
#define EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_FIELD                    _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_SHIFT)
#define EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_RANGE                    21:21
#define EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_WOFFSET                  0x0
#define EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_CFG_ZQ_ACTIVE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_ZQ_FSM_IDLE_SHIFT                      _MK_SHIFT_CONST(22)
#define EMC_EMC_STATUS_0_ZQ_FSM_IDLE_FIELD                      _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_ZQ_FSM_IDLE_SHIFT)
#define EMC_EMC_STATUS_0_ZQ_FSM_IDLE_RANGE                      22:22
#define EMC_EMC_STATUS_0_ZQ_FSM_IDLE_WOFFSET                    0x0
#define EMC_EMC_STATUS_0_ZQ_FSM_IDLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_ZQ_FSM_IDLE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_ZQ_FSM_IDLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_ZQ_FSM_IDLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_FIELD                    _MK_FIELD_CONST(0x1, EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_SHIFT)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_RANGE                    23:23
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_WOFFSET                  0x0
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_TIMING_UPDATE_STALLED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_DSR_FSM_IDLE_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_EMC_STATUS_0_DSR_FSM_IDLE_FIELD                     _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_DSR_FSM_IDLE_SHIFT)
#define EMC_EMC_STATUS_0_DSR_FSM_IDLE_RANGE                     25:24
#define EMC_EMC_STATUS_0_DSR_FSM_IDLE_WOFFSET                   0x0
#define EMC_EMC_STATUS_0_DSR_FSM_IDLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DSR_FSM_IDLE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DSR_FSM_IDLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_DSR_FSM_IDLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_EMC_STATUS_0_ACPD_FSM_IDLE_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_EMC_STATUS_0_ACPD_FSM_IDLE_FIELD                    _MK_FIELD_CONST(0x3, EMC_EMC_STATUS_0_ACPD_FSM_IDLE_SHIFT)
#define EMC_EMC_STATUS_0_ACPD_FSM_IDLE_RANGE                    27:26
#define EMC_EMC_STATUS_0_ACPD_FSM_IDLE_WOFFSET                  0x0
#define EMC_EMC_STATUS_0_ACPD_FSM_IDLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_ACPD_FSM_IDLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_ACPD_FSM_IDLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_EMC_STATUS_0_ACPD_FSM_IDLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_CFG_2_0
#define EMC_CFG_2_0                     _MK_ADDR_CONST(0x2b8)
#define EMC_CFG_2_0_SECURE                      0x0
#define EMC_CFG_2_0_SCR                         0
#define EMC_CFG_2_0_WORD_COUNT                  0x1
#define EMC_CFG_2_0_RESET_VAL                   _MK_MASK_CONST(0x8017)
#define EMC_CFG_2_0_RESET_MASK                  _MK_MASK_CONST(0xffd1cfff)
#define EMC_CFG_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_READ_MASK                   _MK_MASK_CONST(0xffd1cfff)
#define EMC_CFG_2_0_WRITE_MASK                  _MK_MASK_CONST(0xffd1cfff)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_SHIFT)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_RANGE                  0:0
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_WOFFSET                        0x0
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_INIT_ENUM                      ENABLED
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_CLKCHANGE_REQ_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_SHIFT)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_RANGE                   1:1
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_WOFFSET                 0x0
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_INIT_ENUM                       ENABLED
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_CLKCHANGE_PD_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_REF_AFTER_SREF_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_CFG_2_0_REF_AFTER_SREF_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_2_0_REF_AFTER_SREF_SHIFT)
#define EMC_CFG_2_0_REF_AFTER_SREF_RANGE                        2:2
#define EMC_CFG_2_0_REF_AFTER_SREF_WOFFSET                      0x0
#define EMC_CFG_2_0_REF_AFTER_SREF_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_REF_AFTER_SREF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_REF_AFTER_SREF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_REF_AFTER_SREF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_ZQ_EXTRA_DELAY_SHIFT                        _MK_SHIFT_CONST(3)
#define EMC_CFG_2_0_ZQ_EXTRA_DELAY_FIELD                        _MK_FIELD_CONST(0x7, EMC_CFG_2_0_ZQ_EXTRA_DELAY_SHIFT)
#define EMC_CFG_2_0_ZQ_EXTRA_DELAY_RANGE                        5:3
#define EMC_CFG_2_0_ZQ_EXTRA_DELAY_WOFFSET                      0x0
#define EMC_CFG_2_0_ZQ_EXTRA_DELAY_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_CFG_2_0_ZQ_EXTRA_DELAY_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_CFG_2_0_ZQ_EXTRA_DELAY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ZQ_EXTRA_DELAY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_FIELD                  _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_SHIFT)
#define EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_RANGE                  6:6
#define EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_WOFFSET                        0x0
#define EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DIS_STP_OB_CLK_DURING_NON_WR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_SHIFT                      _MK_SHIFT_CONST(7)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_2_0_EARLY_TRFC_8_CLK_SHIFT)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_RANGE                      7:7
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_WOFFSET                    0x0
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_EARLY_TRFC_8_CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_PIN_CONFIG_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_CFG_2_0_PIN_CONFIG_FIELD                    _MK_FIELD_CONST(0x3, EMC_CFG_2_0_PIN_CONFIG_SHIFT)
#define EMC_CFG_2_0_PIN_CONFIG_RANGE                    9:8
#define EMC_CFG_2_0_PIN_CONFIG_WOFFSET                  0x0
#define EMC_CFG_2_0_PIN_CONFIG_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_PIN_CONFIG_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_PIN_CONFIG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_PIN_CONFIG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_PIN_CONFIG_INIT_ENUM                        LPDDR2
#define EMC_CFG_2_0_PIN_CONFIG_LPDDR2                   _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_PIN_CONFIG_LPDDR2_POP                       _MK_ENUM_CONST(1)
#define EMC_CFG_2_0_PIN_CONFIG_RESERVED                 _MK_ENUM_CONST(2)

#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_SHIFT                      _MK_SHIFT_CONST(10)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_SHIFT)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_RANGE                      10:10
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_WOFFSET                    0x0
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_GEN_EARLY_TRFC_DONE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_SHIFT                       _MK_SHIFT_CONST(11)
#define EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_SHIFT)
#define EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_RANGE                       11:11
#define EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_WOFFSET                     0x0
#define EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DIS_CNTR_WITH_CFG_TIMING_UPDATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_SHIFT                       _MK_SHIFT_CONST(14)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_SHIFT)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_RANGE                       14:14
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_WOFFSET                     0x0
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_GEN_EARLY_MRS_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_REF_B4_SREF_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_CFG_2_0_REF_B4_SREF_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_2_0_REF_B4_SREF_SHIFT)
#define EMC_CFG_2_0_REF_B4_SREF_RANGE                   15:15
#define EMC_CFG_2_0_REF_B4_SREF_WOFFSET                 0x0
#define EMC_CFG_2_0_REF_B4_SREF_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_REF_B4_SREF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_REF_B4_SREF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_REF_B4_SREF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_SHIFT)
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_RANGE                   16:16
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_WOFFSET                 0x0
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_INIT_ENUM                       DISABLED
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_CLKCHANGE_ACTIVE_SR_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_SHIFT)
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_RANGE                       20:20
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_WOFFSET                     0x0
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_INIT_ENUM                   DISABLED
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_COMBINED_INTERRUPT_MODE_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_SHIFT                       _MK_SHIFT_CONST(22)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_SHIFT)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_RANGE                       22:22
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_WOFFSET                     0x0
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ISSUE_PCHGALL_AFTER_REF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_SHIFT                       _MK_SHIFT_CONST(23)
#define EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_SHIFT)
#define EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_RANGE                       23:23
#define EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_WOFFSET                     0x0
#define EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CHK_PDEX2RD_TO_START_WR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DSR_STUTTER_ENABLE_SHIFT)
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_RANGE                    24:24
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_WOFFSET                  0x0
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_INIT_ENUM                        DISABLED
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_DSR_STUTTER_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_SHIFT                   _MK_SHIFT_CONST(25)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_SHIFT)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_RANGE                   25:25
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_WOFFSET                 0x0
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_INIT_ENUM                       DISABLED
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_ALLOW_REF_DURING_CC_PRE_EXE_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_SHIFT                   _MK_SHIFT_CONST(26)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_FIELD                   _MK_FIELD_CONST(0x3, EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_SHIFT)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_RANGE                   27:26
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_WOFFSET                 0x0
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_WD_CHK_POLICY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_SHIFT)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_RANGE                        28:28
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_WOFFSET                      0x0
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_INIT_ENUM                    DISABLED
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_DONT_CLR_TIMING_COUNTER_WHEN_CLKCHANGE_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_SHIFT                    _MK_SHIFT_CONST(29)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_SHIFT)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_RANGE                    29:29
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_WOFFSET                  0x0
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_INIT_ENUM                        DISABLED
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_CLR_ACT_BANK_INUSE_WHEN_BANK_CLOSE_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_IGNORE_MC_A_BUS_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_2_0_IGNORE_MC_A_BUS_SHIFT)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_RANGE                       30:30
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_WOFFSET                     0x0
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_INIT_ENUM                   DISABLED
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_IGNORE_MC_A_BUS_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_SHIFT                      _MK_SHIFT_CONST(31)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_2_0_DRAMC_PRE_B4_ACT_SHIFT)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_RANGE                      31:31
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_WOFFSET                    0x0
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_INIT_ENUM                  DISABLED
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CFG_2_0_DRAMC_PRE_B4_ACT_ENABLED                    _MK_ENUM_CONST(1)


// Register EMC_CFG_DIG_DLL_0
#define EMC_CFG_DIG_DLL_0                       _MK_ADDR_CONST(0x2bc)
#define EMC_CFG_DIG_DLL_0_SECURE                        0x0
#define EMC_CFG_DIG_DLL_0_SCR                   0
#define EMC_CFG_DIG_DLL_0_WORD_COUNT                    0x1
#define EMC_CFG_DIG_DLL_0_RESET_VAL                     _MK_MASK_CONST(0x6c)
#define EMC_CFG_DIG_DLL_0_RESET_MASK                    _MK_MASK_CONST(0x4bfff7ed)
#define EMC_CFG_DIG_DLL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_READ_MASK                     _MK_MASK_CONST(0xcffff7ff)
#define EMC_CFG_DIG_DLL_0_WRITE_MASK                    _MK_MASK_CONST(0xbfff7ed)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_EN_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_RANGE                      0:0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_WOFFSET                    0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_INIT_ENUM                  DISABLED
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_EN_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_SHIFT                    _MK_SHIFT_CONST(1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_RANGE                    1:1
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_WOFFSET                  0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_UNTIL_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_RANGE                     2:2
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_WOFFSET                   0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_INIT_ENUM                 ENABLED
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_EN_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_SHIFT                       _MK_SHIFT_CONST(3)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_RANGE                       3:3
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_WOFFSET                     0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_ALL_TRAFFIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_RANGE                     4:4
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_WOFFSET                   0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_STALL_RW_UNTIL_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_SHIFT                        _MK_SHIFT_CONST(5)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_RANGE                        5:5
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_WOFFSET                      0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOWSPEED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RANGE                    7:6
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_WOFFSET                  0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_INIT_ENUM                        RUN_TIL_LOCK
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RUN_CONTINUOUS                   _MK_ENUM_CONST(0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RUN_TIL_LOCK                     _MK_ENUM_CONST(1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RUN_PERIODIC                     _MK_ENUM_CONST(2)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_MODE_RUN_PRELOCK                      _MK_ENUM_CONST(3)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_FIELD                      _MK_FIELD_CONST(0x7, EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_RANGE                      10:8
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_WOFFSET                    0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_LOCK_LIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_FIELD                 _MK_FIELD_CONST(0x3, EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_RANGE                 13:12
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_WOFFSET                       0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTSEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_SHIFT                    _MK_SHIFT_CONST(14)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_RANGE                    14:14
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_WOFFSET                  0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_QUSE_TESTOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_SHIFT                  _MK_SHIFT_CONST(15)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_FIELD                  _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_RANGE                  15:15
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_WOFFSET                        0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_TESTEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_RANGE                    25:16
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_WOFFSET                  0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_OVERRIDE_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_SHIFT                   _MK_SHIFT_CONST(26)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_RANGE                   26:26
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_WOFFSET                 0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_UPDATE_AT_NXT_REFRESH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_SHIFT                   _MK_SHIFT_CONST(27)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_RANGE                   27:27
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_WOFFSET                 0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_ALARM_DISABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_DLL_RESET_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_DLL_RESET_SHIFT)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_RANGE                       30:30
#define EMC_CFG_DIG_DLL_0_DLL_RESET_WOFFSET                     0x0
#define EMC_CFG_DIG_DLL_0_DLL_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_DLL_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_FIELD                 _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_SHIFT)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_RANGE                 31:31
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_WOFFSET                       0x0
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_0_CFG_DLL_USE_OVERRIDE_UNTIL_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_CFG_DIG_DLL_PERIOD_0
#define EMC_CFG_DIG_DLL_PERIOD_0                        _MK_ADDR_CONST(0x2c0)
#define EMC_CFG_DIG_DLL_PERIOD_0_SECURE                         0x0
#define EMC_CFG_DIG_DLL_PERIOD_0_SCR                    0
#define EMC_CFG_DIG_DLL_PERIOD_0_WORD_COUNT                     0x1
#define EMC_CFG_DIG_DLL_PERIOD_0_RESET_VAL                      _MK_MASK_CONST(0x8000)
#define EMC_CFG_DIG_DLL_PERIOD_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_PERIOD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_PERIOD_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_FIELD                       _MK_FIELD_CONST(0xffff, EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_SHIFT)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_RANGE                       15:0
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_WOFFSET                     0x0
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_DEFAULT                     _MK_MASK_CONST(0x8000)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_DIG_DLL_STATUS_0
#define EMC_DIG_DLL_STATUS_0                    _MK_ADDR_CONST(0x2c4)
#define EMC_DIG_DLL_STATUS_0_SECURE                     0x0
#define EMC_DIG_DLL_STATUS_0_SCR                        0
#define EMC_DIG_DLL_STATUS_0_WORD_COUNT                         0x1
#define EMC_DIG_DLL_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x7e7ff)
#define EMC_DIG_DLL_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_DIG_DLL_STATUS_0_DLL_OUT_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_RANGE                      10:0
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_WOFFSET                    0x0
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_OUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(13)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_RANGE                     13:13
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_WOFFSET                   0x0
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_SHIFT                    _MK_SHIFT_CONST(14)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_FIELD                    _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLL_ALARM_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_RANGE                    14:14
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_WOFFSET                  0x0
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_FIELD                     _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLL_LOCK_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_RANGE                     15:15
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_WOFFSET                   0x0
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_FIELD                   _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_RANGE                   16:16
#define EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_WOFFSET                 0x0
#define EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLLCAL_IN_PROGRESS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_SHIFT                     _MK_SHIFT_CONST(17)
#define EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_FIELD                     _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_RANGE                     17:17
#define EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_WOFFSET                   0x0
#define EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_PRIV_UPDATED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_SHIFT                        _MK_SHIFT_CONST(18)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_FIELD                        _MK_FIELD_CONST(0x1, EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_SHIFT)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_RANGE                        18:18
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_WOFFSET                      0x0
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DIG_DLL_STATUS_0_DLL_ALARM_MIN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_CFG_DIG_DLL_1_0
#define EMC_CFG_DIG_DLL_1_0                     _MK_ADDR_CONST(0x2c8)
#define EMC_CFG_DIG_DLL_1_0_SECURE                      0x0
#define EMC_CFG_DIG_DLL_1_0_SCR                         0
#define EMC_CFG_DIG_DLL_1_0_WORD_COUNT                  0x1
#define EMC_CFG_DIG_DLL_1_0_RESET_VAL                   _MK_MASK_CONST(0x3801)
#define EMC_CFG_DIG_DLL_1_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_1_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_SHIFT)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_RANGE                   0:0
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_WOFFSET                 0x0
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_IDLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_FIELD                        _MK_FIELD_CONST(0x1f, EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_SHIFT)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_RANGE                        5:1
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_WOFFSET                      0x0
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_UPDATE_TIMEOUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_FIELD                  _MK_FIELD_CONST(0x3f, EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_SHIFT)
#define EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_RANGE                  11:6
#define EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_WOFFSET                        0x0
#define EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_DEFAULT                        _MK_MASK_CONST(0x20)
#define EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_1_0_DLL_NUM_STALL_CYCLES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_SHIFT                    _MK_SHIFT_CONST(12)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_FIELD                    _MK_FIELD_CONST(0xf, EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_SHIFT)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_RANGE                    15:12
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_WOFFSET                  0x0
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_DEFAULT                  _MK_MASK_CONST(0x3)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_DIG_DLL_1_0_CFG_DLL_WAIT_BEFORE_UPDATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_RDV_MASK_0
#define EMC_RDV_MASK_0                  _MK_ADDR_CONST(0x2cc)
#define EMC_RDV_MASK_0_SECURE                   0x0
#define EMC_RDV_MASK_0_SCR                      0
#define EMC_RDV_MASK_0_WORD_COUNT                       0x1
#define EMC_RDV_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x3f)
#define EMC_RDV_MASK_0_RESET_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_RDV_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_RDV_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_RDV_MASK_0_READ_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_RDV_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_RDV_MASK_0_RDV_MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_RDV_MASK_0_RDV_MASK_FIELD                   _MK_FIELD_CONST(0x7f, EMC_RDV_MASK_0_RDV_MASK_SHIFT)
#define EMC_RDV_MASK_0_RDV_MASK_RANGE                   6:0
#define EMC_RDV_MASK_0_RDV_MASK_WOFFSET                 0x0
#define EMC_RDV_MASK_0_RDV_MASK_DEFAULT                 _MK_MASK_CONST(0x3f)
#define EMC_RDV_MASK_0_RDV_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_RDV_MASK_0_RDV_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_RDV_MASK_0_RDV_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_WDV_MASK_0
#define EMC_WDV_MASK_0                  _MK_ADDR_CONST(0x2d0)
#define EMC_WDV_MASK_0_SECURE                   0x0
#define EMC_WDV_MASK_0_SCR                      0
#define EMC_WDV_MASK_0_WORD_COUNT                       0x1
#define EMC_WDV_MASK_0_RESET_VAL                        _MK_MASK_CONST(0xf)
#define EMC_WDV_MASK_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_WDV_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_WDV_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_WDV_MASK_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_WDV_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_WDV_MASK_0_WDV_MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_WDV_MASK_0_WDV_MASK_FIELD                   _MK_FIELD_CONST(0x3f, EMC_WDV_MASK_0_WDV_MASK_SHIFT)
#define EMC_WDV_MASK_0_WDV_MASK_RANGE                   5:0
#define EMC_WDV_MASK_0_WDV_MASK_WOFFSET                 0x0
#define EMC_WDV_MASK_0_WDV_MASK_DEFAULT                 _MK_MASK_CONST(0xf)
#define EMC_WDV_MASK_0_WDV_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_WDV_MASK_0_WDV_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_WDV_MASK_0_WDV_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_RDV_EARLY_MASK_0
#define EMC_RDV_EARLY_MASK_0                    _MK_ADDR_CONST(0x2d4)
#define EMC_RDV_EARLY_MASK_0_SECURE                     0x0
#define EMC_RDV_EARLY_MASK_0_SCR                        0
#define EMC_RDV_EARLY_MASK_0_WORD_COUNT                         0x1
#define EMC_RDV_EARLY_MASK_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define EMC_RDV_EARLY_MASK_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_RDV_EARLY_MASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_RDV_EARLY_MASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_RDV_EARLY_MASK_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_RDV_EARLY_MASK_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_FIELD                       _MK_FIELD_CONST(0x7f, EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_SHIFT)
#define EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_RANGE                       6:0
#define EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_WOFFSET                     0x0
#define EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_DEFAULT                     _MK_MASK_CONST(0x3f)
#define EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_RDV_EARLY_0
#define EMC_RDV_EARLY_0                 _MK_ADDR_CONST(0x2d8)
#define EMC_RDV_EARLY_0_SECURE                  0x0
#define EMC_RDV_EARLY_0_SCR                     0
#define EMC_RDV_EARLY_0_WORD_COUNT                      0x1
#define EMC_RDV_EARLY_0_RESET_VAL                       _MK_MASK_CONST(0x8)
#define EMC_RDV_EARLY_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_RDV_EARLY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_RDV_EARLY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_RDV_EARLY_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_RDV_EARLY_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_RDV_EARLY_0_RDV_EARLY_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_RDV_EARLY_0_RDV_EARLY_FIELD                 _MK_FIELD_CONST(0x7f, EMC_RDV_EARLY_0_RDV_EARLY_SHIFT)
#define EMC_RDV_EARLY_0_RDV_EARLY_RANGE                 6:0
#define EMC_RDV_EARLY_0_RDV_EARLY_WOFFSET                       0x0
#define EMC_RDV_EARLY_0_RDV_EARLY_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_RDV_EARLY_0_RDV_EARLY_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_RDV_EARLY_0_RDV_EARLY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_RDV_EARLY_0_RDV_EARLY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_RDV_EARLY_0_RDV_EARLY_MAX_1TO1                      _MK_ENUM_CONST(60)
#define EMC_RDV_EARLY_0_RDV_EARLY_MAX_2TO1                      _MK_ENUM_CONST(120)


// Register EMC_WDV_CHK_0
#define EMC_WDV_CHK_0                   _MK_ADDR_CONST(0x4e0)
#define EMC_WDV_CHK_0_SECURE                    0x0
#define EMC_WDV_CHK_0_SCR                       0
#define EMC_WDV_CHK_0_WORD_COUNT                        0x1
#define EMC_WDV_CHK_0_RESET_VAL                         _MK_MASK_CONST(0x6)
#define EMC_WDV_CHK_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_WDV_CHK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_WDV_CHK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_WDV_CHK_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define EMC_WDV_CHK_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define EMC_WDV_CHK_0_WDV_CHK_BASE_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_WDV_CHK_0_WDV_CHK_BASE_FIELD                        _MK_FIELD_CONST(0x3f, EMC_WDV_CHK_0_WDV_CHK_BASE_SHIFT)
#define EMC_WDV_CHK_0_WDV_CHK_BASE_RANGE                        5:0
#define EMC_WDV_CHK_0_WDV_CHK_BASE_WOFFSET                      0x0
#define EMC_WDV_CHK_0_WDV_CHK_BASE_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_WDV_CHK_0_WDV_CHK_BASE_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define EMC_WDV_CHK_0_WDV_CHK_BASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_WDV_CHK_0_WDV_CHK_BASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_ZCAL_INTERVAL_0
#define EMC_ZCAL_INTERVAL_0                     _MK_ADDR_CONST(0x2e0)
#define EMC_ZCAL_INTERVAL_0_SECURE                      0x0
#define EMC_ZCAL_INTERVAL_0_SCR                         0
#define EMC_ZCAL_INTERVAL_0_WORD_COUNT                  0x1
#define EMC_ZCAL_INTERVAL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_ZCAL_INTERVAL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define EMC_ZCAL_INTERVAL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_SHIFT                      _MK_SHIFT_CONST(10)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_FIELD                      _MK_FIELD_CONST(0x3fff, EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_SHIFT)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_RANGE                      23:10
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_WOFFSET                    0x0
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_DEFAULT_MASK                       _MK_MASK_CONST(0x3fff)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_FIELD                      _MK_FIELD_CONST(0x3ff, EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_SHIFT)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_RANGE                      9:0
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_WOFFSET                    0x0
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZCAL_INTERVAL_0_ZCAL_INTERVAL_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_ZCAL_WAIT_CNT_0
#define EMC_ZCAL_WAIT_CNT_0                     _MK_ADDR_CONST(0x2e4)
#define EMC_ZCAL_WAIT_CNT_0_SECURE                      0x0
#define EMC_ZCAL_WAIT_CNT_0_SCR                         0
#define EMC_ZCAL_WAIT_CNT_0_WORD_COUNT                  0x1
#define EMC_ZCAL_WAIT_CNT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_RESET_MASK                  _MK_MASK_CONST(0x803f07ff)
#define EMC_ZCAL_WAIT_CNT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_READ_MASK                   _MK_MASK_CONST(0x803f07ff)
#define EMC_ZCAL_WAIT_CNT_0_WRITE_MASK                  _MK_MASK_CONST(0x803f07ff)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_SHIFT)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_RANGE                 10:0
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_WOFFSET                       0x0
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_FIELD                        _MK_FIELD_CONST(0x3f, EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_SHIFT)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_RANGE                        21:16
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_WOFFSET                      0x0
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_SHIFT                  _MK_SHIFT_CONST(31)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_FIELD                  _MK_FIELD_CONST(0x1, EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_SHIFT)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_RANGE                  31:31
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_WOFFSET                        0x0
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_INIT_ENUM                      DISABLED
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_ENABLED                        _MK_ENUM_CONST(1)


// Register EMC_ZCAL_MRW_CMD_0
#define EMC_ZCAL_MRW_CMD_0                      _MK_ADDR_CONST(0x2e8)
#define EMC_ZCAL_MRW_CMD_0_SECURE                       0x0
#define EMC_ZCAL_MRW_CMD_0_SCR                  0
#define EMC_ZCAL_MRW_CMD_0_WORD_COUNT                   0x1
#define EMC_ZCAL_MRW_CMD_0_RESET_VAL                    _MK_MASK_CONST(0xc0000000)
#define EMC_ZCAL_MRW_CMD_0_RESET_MASK                   _MK_MASK_CONST(0xc0ff00ff)
#define EMC_ZCAL_MRW_CMD_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_READ_MASK                    _MK_MASK_CONST(0xc0ff00ff)
#define EMC_ZCAL_MRW_CMD_0_WRITE_MASK                   _MK_MASK_CONST(0xc0ff00ff)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_FIELD                      _MK_FIELD_CONST(0xff, EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_SHIFT)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_RANGE                      7:0
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_WOFFSET                    0x0
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_FIELD                      _MK_FIELD_CONST(0xff, EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_SHIFT)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_RANGE                      23:16
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_WOFFSET                    0x0
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_SHIFT                     _MK_SHIFT_CONST(30)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_FIELD                     _MK_FIELD_CONST(0x3, EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_SHIFT)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_RANGE                     31:30
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_WOFFSET                   0x0
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_DEFAULT                   _MK_MASK_CONST(0x3)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_ZQ_CAL_0
#define EMC_ZQ_CAL_0                    _MK_ADDR_CONST(0x2ec)
#define EMC_ZQ_CAL_0_SECURE                     0x0
#define EMC_ZQ_CAL_0_SCR                        0
#define EMC_ZQ_CAL_0_WORD_COUNT                         0x1
#define EMC_ZQ_CAL_0_RESET_VAL                  _MK_MASK_CONST(0x10)
#define EMC_ZQ_CAL_0_RESET_MASK                         _MK_MASK_CONST(0xc0000013)
#define EMC_ZQ_CAL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x10)
#define EMC_ZQ_CAL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xc0000013)
#define EMC_ZQ_CAL_0_READ_MASK                  _MK_MASK_CONST(0xc0000013)
#define EMC_ZQ_CAL_0_WRITE_MASK                         _MK_MASK_CONST(0xc0000013)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_FIELD                   _MK_FIELD_CONST(0x1, EMC_ZQ_CAL_0_ZQ_CAL_CMD_SHIFT)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_RANGE                   0:0
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_WOFFSET                 0x0
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_CAL_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)

#define EMC_ZQ_CAL_0_ZQ_LATCH_CMD_SHIFT                 _MK_SHIFT_CONST(1)
#define EMC_ZQ_CAL_0_ZQ_LATCH_CMD_FIELD                 _MK_FIELD_CONST(0x1, EMC_ZQ_CAL_0_ZQ_LATCH_CMD_SHIFT)
#define EMC_ZQ_CAL_0_ZQ_LATCH_CMD_RANGE                 1:1
#define EMC_ZQ_CAL_0_ZQ_LATCH_CMD_WOFFSET                       0x0
#define EMC_ZQ_CAL_0_ZQ_LATCH_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_LATCH_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_LATCH_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_LATCH_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)

#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_FIELD                        _MK_FIELD_CONST(0x1, EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SHIFT)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_RANGE                        4:4
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_WOFFSET                      0x0
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_INIT_ENUM                    LONG
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_SHORT                        _MK_ENUM_CONST(0)
#define EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_LONG                 _MK_ENUM_CONST(1)

#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_SHIFT                   _MK_SHIFT_CONST(30)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_FIELD                   _MK_FIELD_CONST(0x3, EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_SHIFT)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_RANGE                   31:30
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_WOFFSET                 0x0
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x3)


// Register EMC_SCRATCH0_0
#define EMC_SCRATCH0_0                  _MK_ADDR_CONST(0x324)
#define EMC_SCRATCH0_0_SECURE                   0x0
#define EMC_SCRATCH0_0_SCR                      0
#define EMC_SCRATCH0_0_WORD_COUNT                       0x1
#define EMC_SCRATCH0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SCRATCH0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_SCRATCH0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_SCRATCH_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_SCRATCH0_0_SCRATCH_FIELD                    _MK_FIELD_CONST(0xffffffff, EMC_SCRATCH0_0_SCRATCH_SHIFT)
#define EMC_SCRATCH0_0_SCRATCH_RANGE                    31:0
#define EMC_SCRATCH0_0_SCRATCH_WOFFSET                  0x0
#define EMC_SCRATCH0_0_SCRATCH_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_SCRATCH0_0_SCRATCH_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_SCRATCH0_0_SCRATCH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SCRATCH0_0_SCRATCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)


// Register EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0                   _MK_ADDR_CONST(0x3c8)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_SECURE                    0x0
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_SCR                       0
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_WORD_COUNT                        0x1
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_FIELD                     _MK_FIELD_CONST(0x1, EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_SHIFT)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_RANGE                     0:0
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_WOFFSET                   0x0
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0_STALL_THEN_EXE_BEFORE_CLKCHANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)


// Register EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0                    _MK_ADDR_CONST(0x3cc)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_SECURE                     0x0
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_SCR                        0
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_WORD_COUNT                         0x1
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_FIELD                       _MK_FIELD_CONST(0x1, EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_SHIFT)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_RANGE                       0:0
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_WOFFSET                     0x0
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0_STALL_THEN_EXE_AFTER_CLKCHANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)


// Register EMC_UNSTALL_RW_AFTER_CLKCHANGE_0
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0                        _MK_ADDR_CONST(0x3d0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_SECURE                         0x0
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_SCR                    0
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_WORD_COUNT                     0x1
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_FIELD                       _MK_FIELD_CONST(0x1, EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_SHIFT)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_RANGE                       0:0
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_WOFFSET                     0x0
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_UNSTALL_RW_AFTER_CLKCHANGE_0_UNSTALL_RW_AFTER_CLKCHANGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)


// Register EMC_FDPD_CTRL_CMD_NO_RAMP_0
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0                     _MK_ADDR_CONST(0x4d8)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_SECURE                      0x0
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_SCR                         0
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_WORD_COUNT                  0x1
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_SHIFT)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_RANGE                        0:0
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_WOFFSET                      0x0
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_ENABLED                      _MK_ENUM_CONST(1)


// Register EMC_SEL_DPD_CTRL_0
#define EMC_SEL_DPD_CTRL_0                      _MK_ADDR_CONST(0x3d8)
#define EMC_SEL_DPD_CTRL_0_SECURE                       0x0
#define EMC_SEL_DPD_CTRL_0_SCR                  0
#define EMC_SEL_DPD_CTRL_0_WORD_COUNT                   0x1
#define EMC_SEL_DPD_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x40000)
#define EMC_SEL_DPD_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x7013c)
#define EMC_SEL_DPD_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x7013c)
#define EMC_SEL_DPD_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x7013c)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_RANGE                 2:2
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_WOFFSET                       0x0
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_INIT_ENUM                     DISABLED
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_CLK_SEL_DPD_EN_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_FIELD                  _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_RANGE                  3:3
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_WOFFSET                        0x0
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_INIT_ENUM                      DISABLED
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_CA_SEL_DPD_EN_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_SHIFT                       _MK_SHIFT_CONST(4)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_FIELD                       _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_RANGE                       4:4
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_WOFFSET                     0x0
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_INIT_ENUM                   DISABLED
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_RESET_SEL_DPD_EN_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_SHIFT                 _MK_SHIFT_CONST(5)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_RANGE                 5:5
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_WOFFSET                       0x0
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_INIT_ENUM                     DISABLED
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_ODT_SEL_DPD_EN_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_FIELD                        _MK_FIELD_CONST(0x1, EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_SHIFT)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_RANGE                        8:8
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_WOFFSET                      0x0
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_INIT_ENUM                    DISABLED
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_SEL_DPD_CTRL_0_DATA_SEL_DPD_EN_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_FIELD                    _MK_FIELD_CONST(0x7, EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_SHIFT)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_RANGE                    18:16
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_WOFFSET                  0x0
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_DEFAULT                  _MK_MASK_CONST(0x4)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_FDPD_CTRL_DQ_0
#define EMC_FDPD_CTRL_DQ_0                      _MK_ADDR_CONST(0x310)
#define EMC_FDPD_CTRL_DQ_0_SECURE                       0x0
#define EMC_FDPD_CTRL_DQ_0_SCR                  0
#define EMC_FDPD_CTRL_DQ_0_WORD_COUNT                   0x1
#define EMC_FDPD_CTRL_DQ_0_RESET_VAL                    _MK_MASK_CONST(0x8020221f)
#define EMC_FDPD_CTRL_DQ_0_RESET_MASK                   _MK_MASK_CONST(0xdff1ffff)
#define EMC_FDPD_CTRL_DQ_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_READ_MASK                    _MK_MASK_CONST(0xdff1ffff)
#define EMC_FDPD_CTRL_DQ_0_WRITE_MASK                   _MK_MASK_CONST(0xdff1ffff)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_FIELD                     _MK_FIELD_CONST(0xff, EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_SHIFT)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_RANGE                     7:0
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_WOFFSET                   0x0
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_DEFAULT                   _MK_MASK_CONST(0x1f)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_ENTRY_DELAY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_FIELD                      _MK_FIELD_CONST(0xf, EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_SHIFT)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_RANGE                      11:8
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_WOFFSET                    0x0
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_DEFAULT                    _MK_MASK_CONST(0x2)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_HOLD_MIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_FIELD                 _MK_FIELD_CONST(0x1f, EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_SHIFT)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_RANGE                 16:12
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_WOFFSET                       0x0
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_DEFAULT                       _MK_MASK_CONST(0x2)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_OUT_TIME_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_FIELD                  _MK_FIELD_CONST(0xf, EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_SHIFT)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_RANGE                  23:20
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_WOFFSET                        0x0
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_DEFAULT                        _MK_MASK_CONST(0x2)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_RAMP_IN_TIME_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_FIELD                      _MK_FIELD_CONST(0x1f, EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_SHIFT)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_RANGE                      28:24
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_WOFFSET                    0x0
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_DQ_DPD_EXIT_DELAY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_SHIFT                   _MK_SHIFT_CONST(30)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_FIELD                   _MK_FIELD_CONST(0x3, EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_SHIFT)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_RANGE                   31:30
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_WOFFSET                 0x0
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_DEFAULT                 _MK_MASK_CONST(0x2)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_DQ_0_DQ_PHASE_MIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_FDPD_CTRL_CMD_0
#define EMC_FDPD_CTRL_CMD_0                     _MK_ADDR_CONST(0x314)
#define EMC_FDPD_CTRL_CMD_0_SECURE                      0x0
#define EMC_FDPD_CTRL_CMD_0_SCR                         0
#define EMC_FDPD_CTRL_CMD_0_WORD_COUNT                  0x1
#define EMC_FDPD_CTRL_CMD_0_RESET_VAL                   _MK_MASK_CONST(0x220f40f)
#define EMC_FDPD_CTRL_CMD_0_RESET_MASK                  _MK_MASK_CONST(0xfff1ffff)
#define EMC_FDPD_CTRL_CMD_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_READ_MASK                   _MK_MASK_CONST(0xfff1ffff)
#define EMC_FDPD_CTRL_CMD_0_WRITE_MASK                  _MK_MASK_CONST(0xfff1ffff)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_FIELD                   _MK_FIELD_CONST(0xff, EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_SHIFT)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_RANGE                   7:0
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_WOFFSET                 0x0
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_DEFAULT                 _MK_MASK_CONST(0xf)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_ENTRY_DELAY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_FIELD                    _MK_FIELD_CONST(0xf, EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_SHIFT)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_RANGE                    11:8
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_WOFFSET                  0x0
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_DEFAULT                  _MK_MASK_CONST(0x4)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_HOLD_MIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_FIELD                       _MK_FIELD_CONST(0x1f, EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_SHIFT)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_RANGE                       16:12
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_WOFFSET                     0x0
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_DEFAULT                     _MK_MASK_CONST(0xf)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_OUT_TIME_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_FIELD                        _MK_FIELD_CONST(0xf, EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_SHIFT)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_RANGE                        23:20
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_WOFFSET                      0x0
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_RAMP_IN_TIME_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_FIELD                    _MK_FIELD_CONST(0x1f, EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_SHIFT)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_RANGE                    28:24
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_WOFFSET                  0x0
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_DEFAULT                  _MK_MASK_CONST(0x2)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_EXIT_DELAY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_SHIFT                   _MK_SHIFT_CONST(29)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_SHIFT)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_RANGE                   29:29
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_WOFFSET                 0x0
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_DPD_RAMP_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_FIELD                 _MK_FIELD_CONST(0x3, EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_SHIFT)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_RANGE                 31:30
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_WOFFSET                       0x0
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FDPD_CTRL_CMD_0_CMD_PHASE_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PRE_REFRESH_REQ_CNT_0
#define EMC_PRE_REFRESH_REQ_CNT_0                       _MK_ADDR_CONST(0x3dc)
#define EMC_PRE_REFRESH_REQ_CNT_0_SECURE                        0x0
#define EMC_PRE_REFRESH_REQ_CNT_0_SCR                   0
#define EMC_PRE_REFRESH_REQ_CNT_0_WORD_COUNT                    0x1
#define EMC_PRE_REFRESH_REQ_CNT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_FIELD                 _MK_FIELD_CONST(0xffff, EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_SHIFT)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_RANGE                 15:0
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_WOFFSET                       0x0
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_REFCTRL2_0
#define EMC_REFCTRL2_0                  _MK_ADDR_CONST(0x580)
#define EMC_REFCTRL2_0_SECURE                   0x0
#define EMC_REFCTRL2_0_SCR                      0
#define EMC_REFCTRL2_0_WORD_COUNT                       0x1
#define EMC_REFCTRL2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_RESET_MASK                       _MK_MASK_CONST(0x87000001)
#define EMC_REFCTRL2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_READ_MASK                        _MK_MASK_CONST(0x87000001)
#define EMC_REFCTRL2_0_WRITE_MASK                       _MK_MASK_CONST(0x87000001)
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_FIELD                 _MK_FIELD_CONST(0x1, EMC_REFCTRL2_0_REFRESH_PER_DEVICE_SHIFT)
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_RANGE                 0:0
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_WOFFSET                       0x0
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_INIT_ENUM                     DISABLED
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_REFCTRL2_0_REFRESH_PER_DEVICE_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_FIELD                 _MK_FIELD_CONST(0x7, EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_SHIFT)
#define EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_RANGE                 26:24
#define EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_WOFFSET                       0x0
#define EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_REFCTRL2_0_REFPB_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define EMC_REFCTRL2_0_REFPB_VALID_FIELD                        _MK_FIELD_CONST(0x1, EMC_REFCTRL2_0_REFPB_VALID_SHIFT)
#define EMC_REFCTRL2_0_REFPB_VALID_RANGE                        31:31
#define EMC_REFCTRL2_0_REFPB_VALID_WOFFSET                      0x0
#define EMC_REFCTRL2_0_REFPB_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_REFPB_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_REFCTRL2_0_REFPB_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_REFPB_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_REFCTRL2_0_REFPB_VALID_INIT_ENUM                    DISABLED
#define EMC_REFCTRL2_0_REFPB_VALID_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_REFCTRL2_0_REFPB_VALID_ENABLED                      _MK_ENUM_CONST(1)


// Register EMC_FBIO_CFG7_0
#define EMC_FBIO_CFG7_0                 _MK_ADDR_CONST(0x584)
#define EMC_FBIO_CFG7_0_SECURE                  0x0
#define EMC_FBIO_CFG7_0_SCR                     0
#define EMC_FBIO_CFG7_0_WORD_COUNT                      0x1
#define EMC_FBIO_CFG7_0_RESET_VAL                       _MK_MASK_CONST(0x2a)
#define EMC_FBIO_CFG7_0_RESET_MASK                      _MK_MASK_CONST(0xfff7ffff)
#define EMC_FBIO_CFG7_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_READ_MASK                       _MK_MASK_CONST(0xfff7ffff)
#define EMC_FBIO_CFG7_0_WRITE_MASK                      _MK_MASK_CONST(0xfff7ffff)
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_FIELD                  _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_SHIFT)
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_RANGE                  0:0
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_WOFFSET                        0x0
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_INIT_ENUM                      ONEX
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_ONEX                   _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_DRAM_EMCCLK_2TO1_TWOX                   _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_CH0_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_FBIO_CFG7_0_CH0_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_CH0_ENABLE_SHIFT)
#define EMC_FBIO_CFG7_0_CH0_ENABLE_RANGE                        1:1
#define EMC_FBIO_CFG7_0_CH0_ENABLE_WOFFSET                      0x0
#define EMC_FBIO_CFG7_0_CH0_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_CH0_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_CH0_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_CH0_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_CH0_ENABLE_INIT_ENUM                    ENABLE
#define EMC_FBIO_CFG7_0_CH0_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_CH0_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_CH1_ENABLE_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_FBIO_CFG7_0_CH1_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_CH1_ENABLE_SHIFT)
#define EMC_FBIO_CFG7_0_CH1_ENABLE_RANGE                        2:2
#define EMC_FBIO_CFG7_0_CH1_ENABLE_WOFFSET                      0x0
#define EMC_FBIO_CFG7_0_CH1_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_CH1_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_CH1_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_CH1_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_CH1_ENABLE_INIT_ENUM                    DISABLE
#define EMC_FBIO_CFG7_0_CH1_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_CH1_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_FIELD                 _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_SHIFT)
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_RANGE                 3:3
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_WOFFSET                       0x0
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_INIT_ENUM                     ENABLED
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_QUSE_CCDP1_EXTEND_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_FIELD                    _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_SHIFT)
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_RANGE                    4:4
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_WOFFSET                  0x0
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_INIT_ENUM                        DISABLED
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_LPDDR4_CMD_MAP_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_MASKED_WR_SHIFT                 _MK_SHIFT_CONST(5)
#define EMC_FBIO_CFG7_0_MASKED_WR_FIELD                 _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_MASKED_WR_SHIFT)
#define EMC_FBIO_CFG7_0_MASKED_WR_RANGE                 5:5
#define EMC_FBIO_CFG7_0_MASKED_WR_WOFFSET                       0x0
#define EMC_FBIO_CFG7_0_MASKED_WR_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_MASKED_WR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_MASKED_WR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_MASKED_WR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_MASKED_WR_INIT_ENUM                     ENABLED
#define EMC_FBIO_CFG7_0_MASKED_WR_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_MASKED_WR_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_WR_DBI_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_FBIO_CFG7_0_WR_DBI_FIELD                    _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_WR_DBI_SHIFT)
#define EMC_FBIO_CFG7_0_WR_DBI_RANGE                    6:6
#define EMC_FBIO_CFG7_0_WR_DBI_WOFFSET                  0x0
#define EMC_FBIO_CFG7_0_WR_DBI_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_WR_DBI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_WR_DBI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_WR_DBI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_WR_DBI_INIT_ENUM                        DISABLED
#define EMC_FBIO_CFG7_0_WR_DBI_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_WR_DBI_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_RD_DBI_SHIFT                    _MK_SHIFT_CONST(7)
#define EMC_FBIO_CFG7_0_RD_DBI_FIELD                    _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_RD_DBI_SHIFT)
#define EMC_FBIO_CFG7_0_RD_DBI_RANGE                    7:7
#define EMC_FBIO_CFG7_0_RD_DBI_WOFFSET                  0x0
#define EMC_FBIO_CFG7_0_RD_DBI_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_RD_DBI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_RD_DBI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_RD_DBI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_RD_DBI_INIT_ENUM                        DISABLED
#define EMC_FBIO_CFG7_0_RD_DBI_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_RD_DBI_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_MRR_DBI_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_FBIO_CFG7_0_MRR_DBI_FIELD                   _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_MRR_DBI_SHIFT)
#define EMC_FBIO_CFG7_0_MRR_DBI_RANGE                   8:8
#define EMC_FBIO_CFG7_0_MRR_DBI_WOFFSET                 0x0
#define EMC_FBIO_CFG7_0_MRR_DBI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_MRR_DBI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_MRR_DBI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_MRR_DBI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_MRR_DBI_INIT_ENUM                       DISABLED
#define EMC_FBIO_CFG7_0_MRR_DBI_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_MRR_DBI_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_CS_POLARITY_SHIFT                       _MK_SHIFT_CONST(9)
#define EMC_FBIO_CFG7_0_CS_POLARITY_FIELD                       _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_CS_POLARITY_SHIFT)
#define EMC_FBIO_CFG7_0_CS_POLARITY_RANGE                       9:9
#define EMC_FBIO_CFG7_0_CS_POLARITY_WOFFSET                     0x0
#define EMC_FBIO_CFG7_0_CS_POLARITY_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_CS_POLARITY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_CS_POLARITY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_CS_POLARITY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_CS_POLARITY_INIT_ENUM                   ACTIVE_LOW
#define EMC_FBIO_CFG7_0_CS_POLARITY_ACTIVE_LOW                  _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_CS_POLARITY_ACTIVE_HIGH                 _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_SHIFT)
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_RANGE                   10:10
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_WOFFSET                 0x0
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_INIT_ENUM                       DISABLED
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_QPOP_RD_PREAMBLE_TOGGLE_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_SHIFT)
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_RANGE                  11:11
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_WOFFSET                        0x0
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_INIT_ENUM                      DISABLED
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_ZQCAL_MPC_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_SHIFT)
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_RANGE                        12:12
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_WOFFSET                      0x0
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_INIT_ENUM                    DISABLED
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_ZQCAL_LATCH_ENABLE_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_SHIFT                    _MK_SHIFT_CONST(13)
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_FIELD                    _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_SHIFT)
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_RANGE                    13:13
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_WOFFSET                  0x0
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_INIT_ENUM                        X32
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_X32                      _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_SUBP_ADDR_MODE_X16                      _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_SHIFT                  _MK_SHIFT_CONST(14)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_FIELD                  _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_SHIFT)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_RANGE                  14:14
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_WOFFSET                        0x0
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_RD_SPACING_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_SHIFT                  _MK_SHIFT_CONST(15)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_FIELD                  _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_SHIFT)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_RANGE                  15:15
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_WOFFSET                        0x0
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_DISABLE_CCDP1_WR_SPACING_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_FIELD                       _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_SHIFT)
#define EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_RANGE                       16:16
#define EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_WOFFSET                     0x0
#define EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_FORCE_CMD_PHASE_EQ0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_SHIFT                    _MK_SHIFT_CONST(17)
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_FIELD                    _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_SHIFT)
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_RANGE                    17:17
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_WOFFSET                  0x0
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_SEND_RD1_TO_BOTH_RANKS_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_SHIFT                    _MK_SHIFT_CONST(18)
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_FIELD                    _MK_FIELD_CONST(0x1, EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_SHIFT)
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_RANGE                    18:18
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_WOFFSET                  0x0
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG7_0_SEND_WR1_TO_BOTH_RANKS_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG7_0_TEMP_REG_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_FBIO_CFG7_0_TEMP_REG_FIELD                  _MK_FIELD_CONST(0xfff, EMC_FBIO_CFG7_0_TEMP_REG_SHIFT)
#define EMC_FBIO_CFG7_0_TEMP_REG_RANGE                  31:20
#define EMC_FBIO_CFG7_0_TEMP_REG_WOFFSET                        0x0
#define EMC_FBIO_CFG7_0_TEMP_REG_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_TEMP_REG_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define EMC_FBIO_CFG7_0_TEMP_REG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG7_0_TEMP_REG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_FBIO_CFG9_0
#define EMC_FBIO_CFG9_0                 _MK_ADDR_CONST(0x710)
#define EMC_FBIO_CFG9_0_SECURE                  0x0
#define EMC_FBIO_CFG9_0_SCR                     0
#define EMC_FBIO_CFG9_0_WORD_COUNT                      0x1
#define EMC_FBIO_CFG9_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_RESET_MASK                      _MK_MASK_CONST(0x11f)
#define EMC_FBIO_CFG9_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x100)
#define EMC_FBIO_CFG9_0_READ_MASK                       _MK_MASK_CONST(0x117)
#define EMC_FBIO_CFG9_0_WRITE_MASK                      _MK_MASK_CONST(0x11f)
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_FIELD                 _MK_FIELD_CONST(0x1, EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_SHIFT)
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_RANGE                 0:0
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_WOFFSET                       0x0
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_INIT_ENUM                     OFF
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_OFF                   _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG9_0_ECC_CHECK_DISABLE_ON                    _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_FIELD                  _MK_FIELD_CONST(0x1, EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_SHIFT)
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_RANGE                  1:1
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_WOFFSET                        0x0
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_INIT_ENUM                      OFF
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_OFF                    _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG9_0_ECC_ENCR_DISABLE_ON                     _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_FIELD                        _MK_FIELD_CONST(0x1, EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_SHIFT)
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_RANGE                        2:2
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_WOFFSET                      0x0
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_INIT_ENUM                    OFF
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_OFF                  _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG9_0_ECC_DYNAMIC_BYPASS_DISABLE_ON                   _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_FIELD                 _MK_FIELD_CONST(0x1, EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_SHIFT)
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_RANGE                 3:3
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_WOFFSET                       0x0
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_INIT_ENUM                     OFF
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_OFF                   _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG9_0_ECC_ENCR_CFG_LOCK_ON                    _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_SHIFT)
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_RANGE                   4:4
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_WOFFSET                 0x0
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_INIT_ENUM                       OFF
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_OFF                     _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG9_0_ENCR_TWEAK_CHECK_ENABLE_ON                      _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_FIELD                        _MK_FIELD_CONST(0x1, EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_SHIFT)
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_RANGE                        8:8
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_WOFFSET                      0x0
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_INIT_ENUM                    DISABLED
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG9_0_USE_SELF_REF_STATE_ENABLED                      _MK_ENUM_CONST(1)


// Register EMC_ECC_CONTROL_0
#define EMC_ECC_CONTROL_0                       _MK_ADDR_CONST(0xac0)
#define EMC_ECC_CONTROL_0_SECURE                        0x0
#define EMC_ECC_CONTROL_0_SCR                   0
#define EMC_ECC_CONTROL_0_WORD_COUNT                    0x1
#define EMC_ECC_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0xff00)
#define EMC_ECC_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0xff07)
#define EMC_ECC_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0xff07)
#define EMC_ECC_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0xff07)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_FIELD                 _MK_FIELD_CONST(0x1, EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_SHIFT)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_RANGE                 0:0
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_WOFFSET                       0x0
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_INIT_ENUM                     RING
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_RING                  _MK_ENUM_CONST(0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_MODE_WRITESTOP                     _MK_ENUM_CONST(1)

#define EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_FIELD                        _MK_FIELD_CONST(0x1, EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_SHIFT)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_RANGE                        1:1
#define EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_WOFFSET                      0x0
#define EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_FIELD                 _MK_FIELD_CONST(0x1, EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_SHIFT)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_RANGE                 2:2
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_WOFFSET                       0x0
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LOAD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_FIELD                        _MK_FIELD_CONST(0xff, EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_SHIFT)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_RANGE                        15:8
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_WOFFSET                      0x0
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_DEFAULT                      _MK_MASK_CONST(0xff)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_CONTROL_0_ERR_BUFFER_LIMIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_ECC_STATUS_0
#define EMC_ECC_STATUS_0                        _MK_ADDR_CONST(0xac4)
#define EMC_ECC_STATUS_0_SECURE                         0x0
#define EMC_ECC_STATUS_0_SCR                    0
#define EMC_ECC_STATUS_0_WORD_COUNT                     0x1
#define EMC_ECC_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_ECC_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_ECC_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_FIELD                        _MK_FIELD_CONST(0xff, EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_SHIFT)
#define EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_RANGE                        7:0
#define EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_WOFFSET                      0x0
#define EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_RD_PTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_FIELD                        _MK_FIELD_CONST(0xff, EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_SHIFT)
#define EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_RANGE                        15:8
#define EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_WOFFSET                      0x0
#define EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_WR_PTR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_ECC_STATUS_0_ERR_BUFFER_CNT_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_ECC_STATUS_0_ERR_BUFFER_CNT_FIELD                   _MK_FIELD_CONST(0xff, EMC_ECC_STATUS_0_ERR_BUFFER_CNT_SHIFT)
#define EMC_ECC_STATUS_0_ERR_BUFFER_CNT_RANGE                   23:16
#define EMC_ECC_STATUS_0_ERR_BUFFER_CNT_WOFFSET                 0x0
#define EMC_ECC_STATUS_0_ERR_BUFFER_CNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_FIELD                 _MK_FIELD_CONST(0xff, EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_SHIFT)
#define EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_RANGE                 31:24
#define EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_WOFFSET                       0x0
#define EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ECC_STATUS_0_ERR_BUFFER_DEPTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_ECC_ERR_SP0_0
#define EMC_ECC_ERR_SP0_0                       _MK_ADDR_CONST(0xac8)
#define EMC_ECC_ERR_SP0_0_SECURE                        0x0
#define EMC_ECC_ERR_SP0_0_SCR                   0
#define EMC_ECC_ERR_SP0_0_WORD_COUNT                    0x1
#define EMC_ECC_ERR_SP0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_READ_MASK                     _MK_MASK_CONST(0xffc3ffcb)
#define EMC_ECC_ERR_SP0_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_FIELD                        _MK_FIELD_CONST(0x3, EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_SHIFT)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_RANGE                        1:0
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_WOFFSET                      0x0
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_NONE                 _MK_ENUM_CONST(0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_CORRECTABLE                  _MK_ENUM_CONST(1)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_PAR_SP0_UNCORRECTABLE                        _MK_ENUM_CONST(2)

#define EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_FIELD                      _MK_FIELD_CONST(0x1, EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_SHIFT)
#define EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_RANGE                      3:3
#define EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_WOFFSET                    0x0
#define EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_ERR_POISON_SP0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_SHIFT                   _MK_SHIFT_CONST(6)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_SHIFT)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_RANGE                   15:6
#define EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_WOFFSET                 0x0
#define EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_DERR_SYNDROME_SP0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_FIELD                        _MK_FIELD_CONST(0x3, EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_SHIFT)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_RANGE                        17:16
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_WOFFSET                      0x0
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_NONE                 _MK_ENUM_CONST(0)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_CORRECTABLE                  _MK_ENUM_CONST(1)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_PAR_SP0_UNCORRECTABLE                        _MK_ENUM_CONST(2)

#define EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_SHIFT                   _MK_SHIFT_CONST(22)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_SHIFT)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_RANGE                   31:22
#define EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_WOFFSET                 0x0
#define EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP0_0_ECC_EERR_SYNDROME_SP0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_ECC_ERR_SP1_0
#define EMC_ECC_ERR_SP1_0                       _MK_ADDR_CONST(0xacc)
#define EMC_ECC_ERR_SP1_0_SECURE                        0x0
#define EMC_ECC_ERR_SP1_0_SCR                   0
#define EMC_ECC_ERR_SP1_0_WORD_COUNT                    0x1
#define EMC_ECC_ERR_SP1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_READ_MASK                     _MK_MASK_CONST(0xffc3ffcb)
#define EMC_ECC_ERR_SP1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_FIELD                        _MK_FIELD_CONST(0x3, EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_SHIFT)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_RANGE                        1:0
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_WOFFSET                      0x0
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_NONE                 _MK_ENUM_CONST(0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_CORRECTABLE                  _MK_ENUM_CONST(1)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_PAR_SP1_UNCORRECTABLE                        _MK_ENUM_CONST(2)

#define EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_FIELD                      _MK_FIELD_CONST(0x1, EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_SHIFT)
#define EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_RANGE                      3:3
#define EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_WOFFSET                    0x0
#define EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_ERR_POISON_SP1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_SHIFT                   _MK_SHIFT_CONST(6)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_SHIFT)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_RANGE                   15:6
#define EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_WOFFSET                 0x0
#define EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_DERR_SYNDROME_SP1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_FIELD                        _MK_FIELD_CONST(0x3, EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_SHIFT)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_RANGE                        17:16
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_WOFFSET                      0x0
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_NONE                 _MK_ENUM_CONST(0)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_CORRECTABLE                  _MK_ENUM_CONST(1)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_PAR_SP1_UNCORRECTABLE                        _MK_ENUM_CONST(2)

#define EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_SHIFT                   _MK_SHIFT_CONST(22)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_SHIFT)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_RANGE                   31:22
#define EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_WOFFSET                 0x0
#define EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_SP1_0_ECC_EERR_SYNDROME_SP1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_ECC_ERR_ADDR_0
#define EMC_ECC_ERR_ADDR_0                      _MK_ADDR_CONST(0xad0)
#define EMC_ECC_ERR_ADDR_0_SECURE                       0x0
#define EMC_ECC_ERR_ADDR_0_SCR                  0
#define EMC_ECC_ERR_ADDR_0_WORD_COUNT                   0x1
#define EMC_ECC_ERR_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_READ_MASK                    _MK_MASK_CONST(0x70ffff3f)
#define EMC_ECC_ERR_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_FIELD                    _MK_FIELD_CONST(0x3f, EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_SHIFT)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_RANGE                    5:0
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_WOFFSET                  0x0
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_GOB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_FIELD                    _MK_FIELD_CONST(0xffff, EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_SHIFT)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_RANGE                    23:8
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_WOFFSET                  0x0
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_ROW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_SHIFT                   _MK_SHIFT_CONST(28)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_FIELD                   _MK_FIELD_CONST(0x7, EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_SHIFT)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_RANGE                   30:28
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_WOFFSET                 0x0
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_ADDR_0_ECC_ERR_BANK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_ECC_ERR_REQ_0
#define EMC_ECC_ERR_REQ_0                       _MK_ADDR_CONST(0xad4)
#define EMC_ECC_ERR_REQ_0_SECURE                        0x0
#define EMC_ECC_ERR_REQ_0_SCR                   0
#define EMC_ECC_ERR_REQ_0_WORD_COUNT                    0x1
#define EMC_ECC_ERR_REQ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_READ_MASK                     _MK_MASK_CONST(0xff3f77c0)
#define EMC_ECC_ERR_REQ_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_FIELD                  _MK_FIELD_CONST(0x3, EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_SHIFT)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_RANGE                  7:6
#define EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_WOFFSET                        0x0
#define EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_EMC_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_FIELD                 _MK_FIELD_CONST(0x7, EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_SHIFT)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_RANGE                 10:8
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_WOFFSET                       0x0
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_FIELD                 _MK_FIELD_CONST(0x7, EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_SHIFT)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_RANGE                 14:12
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_WOFFSET                       0x0
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_COL_SP1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_FIELD                  _MK_FIELD_CONST(0x1, EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_SHIFT)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_RANGE                  16:16
#define EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_WOFFSET                        0x0
#define EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_DEVICE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_SHIFT                    _MK_SHIFT_CONST(17)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_FIELD                    _MK_FIELD_CONST(0x3, EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_SHIFT)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_RANGE                    18:17
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_WOFFSET                  0x0
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_R64B                     _MK_ENUM_CONST(0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_R32B                     _MK_ENUM_CONST(1)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SIZE_R16B                     _MK_ENUM_CONST(2)

#define EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_SHIFT                    _MK_SHIFT_CONST(19)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_FIELD                    _MK_FIELD_CONST(0x1, EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_SHIFT)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_RANGE                    19:19
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_WOFFSET                  0x0
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SWAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_FIELD                     _MK_FIELD_CONST(0x3, EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_SHIFT)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_RANGE                     21:20
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_WOFFSET                   0x0
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_SEQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_FIELD                    _MK_FIELD_CONST(0xff, EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_SHIFT)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_RANGE                    31:24
#define EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_WOFFSET                  0x0
#define EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_ECC_ERR_REQ_0_ECC_ERR_CGID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_EMC_ENCR_KEY_STATUS_0
#define EMC_EMC_ENCR_KEY_STATUS_0                       _MK_ADDR_CONST(0xadc)
#define EMC_EMC_ENCR_KEY_STATUS_0_SECURE                        0x0
#define EMC_EMC_ENCR_KEY_STATUS_0_SCR                   0
#define EMC_EMC_ENCR_KEY_STATUS_0_WORD_COUNT                    0x1
#define EMC_EMC_ENCR_KEY_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0xff000f0f)
#define EMC_EMC_ENCR_KEY_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xff000f0f)
#define EMC_EMC_ENCR_KEY_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xff000f0f)
#define EMC_EMC_ENCR_KEY_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0xf000000)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_FIELD                      _MK_FIELD_CONST(0xf, EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_SHIFT)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_RANGE                      3:0
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_WOFFSET                    0x0
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_ACTIVE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)

#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_FIELD                 _MK_FIELD_CONST(0xf, EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_SHIFT)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_RANGE                 11:8
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_WOFFSET                       0x0
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_DISTRIB_ERR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)

#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_FIELD                 _MK_FIELD_CONST(0xf, EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_SHIFT)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_RANGE                 27:24
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_WOFFSET                       0x0
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_STATE_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xf)

#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_SHIFT                   _MK_SHIFT_CONST(28)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_FIELD                   _MK_FIELD_CONST(0xf, EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_SHIFT)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_RANGE                   31:28
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_WOFFSET                 0x0
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_EMC_ENCR_KEY_STATUS_0_KEY_INIT_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0xf)


// Register EMC_DATA_BRLSHFT_0_0
#define EMC_DATA_BRLSHFT_0_0                    _MK_ADDR_CONST(0x588)
#define EMC_DATA_BRLSHFT_0_0_SECURE                     0x0
#define EMC_DATA_BRLSHFT_0_0_SCR                        0
#define EMC_DATA_BRLSHFT_0_0_WORD_COUNT                         0x1
#define EMC_DATA_BRLSHFT_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define EMC_DATA_BRLSHFT_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_DATA_BRLSHFT_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_RANGE                     2:0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE0_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(3)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_RANGE                     5:3
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE1_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(6)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_RANGE                     8:6
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE2_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(9)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_RANGE                     11:9
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE3_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_RANGE                     14:12
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE4_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_RANGE                     17:15
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE5_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(18)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_RANGE                     20:18
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE6_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(21)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_RANGE                     23:21
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_0_0_RANK0_BYTE7_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_DATA_BRLSHFT_1_0
#define EMC_DATA_BRLSHFT_1_0                    _MK_ADDR_CONST(0x58c)
#define EMC_DATA_BRLSHFT_1_0_SECURE                     0x0
#define EMC_DATA_BRLSHFT_1_0_SCR                        0
#define EMC_DATA_BRLSHFT_1_0_WORD_COUNT                         0x1
#define EMC_DATA_BRLSHFT_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define EMC_DATA_BRLSHFT_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_DATA_BRLSHFT_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_RANGE                     2:0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE0_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(3)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_RANGE                     5:3
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE1_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(6)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_RANGE                     8:6
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE2_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(9)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_RANGE                     11:9
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE3_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_RANGE                     14:12
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE4_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_RANGE                     17:15
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE5_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(18)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_RANGE                     20:18
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE6_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(21)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x7, EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_SHIFT)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_RANGE                     23:21
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_WOFFSET                   0x0
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DATA_BRLSHFT_1_0_RANK1_BYTE7_DATA_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_DQS_BRLSHFT_0_0
#define EMC_DQS_BRLSHFT_0_0                     _MK_ADDR_CONST(0x594)
#define EMC_DQS_BRLSHFT_0_0_SECURE                      0x0
#define EMC_DQS_BRLSHFT_0_0_SCR                         0
#define EMC_DQS_BRLSHFT_0_0_WORD_COUNT                  0x1
#define EMC_DQS_BRLSHFT_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_DQS_BRLSHFT_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define EMC_DQS_BRLSHFT_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_RANGE                       2:0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE0_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(3)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_RANGE                       5:3
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE1_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(6)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_RANGE                       8:6
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE2_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(9)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_RANGE                       11:9
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE3_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_RANGE                       14:12
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE4_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(15)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_RANGE                       17:15
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE5_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(18)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_RANGE                       20:18
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE6_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(21)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_RANGE                       23:21
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_0_0_RANK0_BYTE7_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_DQS_BRLSHFT_1_0
#define EMC_DQS_BRLSHFT_1_0                     _MK_ADDR_CONST(0x598)
#define EMC_DQS_BRLSHFT_1_0_SECURE                      0x0
#define EMC_DQS_BRLSHFT_1_0_SCR                         0
#define EMC_DQS_BRLSHFT_1_0_WORD_COUNT                  0x1
#define EMC_DQS_BRLSHFT_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_DQS_BRLSHFT_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define EMC_DQS_BRLSHFT_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_RANGE                       2:0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE0_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(3)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_RANGE                       5:3
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE1_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(6)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_RANGE                       8:6
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE2_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(9)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_RANGE                       11:9
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE3_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_RANGE                       14:12
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE4_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(15)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_RANGE                       17:15
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE5_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(18)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_RANGE                       20:18
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE6_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_SHIFT                       _MK_SHIFT_CONST(21)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_FIELD                       _MK_FIELD_CONST(0x7, EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_SHIFT)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_RANGE                       23:21
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_WOFFSET                     0x0
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DQS_BRLSHFT_1_0_RANK1_BYTE7_DQS_BRLSHFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_CMD_BRLSHFT_0_0
#define EMC_CMD_BRLSHFT_0_0                     _MK_ADDR_CONST(0x59c)
#define EMC_CMD_BRLSHFT_0_0_SECURE                      0x0
#define EMC_CMD_BRLSHFT_0_0_SCR                         0
#define EMC_CMD_BRLSHFT_0_0_WORD_COUNT                  0x1
#define EMC_CMD_BRLSHFT_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_0_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_0_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_0_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_FIELD                  _MK_FIELD_CONST(0x7, EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_SHIFT)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_RANGE                  2:0
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_WOFFSET                        0x0
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP0_1T_BRLSHFT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_FIELD                  _MK_FIELD_CONST(0x7, EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_SHIFT)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_RANGE                  5:3
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_WOFFSET                        0x0
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_0_0_CH0_SUBP1_1T_BRLSHFT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_CMD_BRLSHFT_1_0
#define EMC_CMD_BRLSHFT_1_0                     _MK_ADDR_CONST(0x5a0)
#define EMC_CMD_BRLSHFT_1_0_SECURE                      0x0
#define EMC_CMD_BRLSHFT_1_0_SCR                         0
#define EMC_CMD_BRLSHFT_1_0_WORD_COUNT                  0x1
#define EMC_CMD_BRLSHFT_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_1_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_1_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_1_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_FIELD                  _MK_FIELD_CONST(0x7, EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_SHIFT)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_RANGE                  2:0
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_WOFFSET                        0x0
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP0_1T_BRLSHFT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_FIELD                  _MK_FIELD_CONST(0x7, EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_SHIFT)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_RANGE                  5:3
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_WOFFSET                        0x0
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_1_0_CH1_SUBP1_1T_BRLSHFT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_CMD_BRLSHFT_2_0
#define EMC_CMD_BRLSHFT_2_0                     _MK_ADDR_CONST(0x5a4)
#define EMC_CMD_BRLSHFT_2_0_SECURE                      0x0
#define EMC_CMD_BRLSHFT_2_0_SCR                         0
#define EMC_CMD_BRLSHFT_2_0_WORD_COUNT                  0x1
#define EMC_CMD_BRLSHFT_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_2_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_2_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_2_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_FIELD                  _MK_FIELD_CONST(0x7, EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_SHIFT)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_RANGE                  2:0
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_WOFFSET                        0x0
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP0_2T_BRLSHFT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_FIELD                  _MK_FIELD_CONST(0x7, EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_SHIFT)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_RANGE                  5:3
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_WOFFSET                        0x0
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_2_0_CH0_SUBP1_2T_BRLSHFT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_CMD_BRLSHFT_3_0
#define EMC_CMD_BRLSHFT_3_0                     _MK_ADDR_CONST(0x5a8)
#define EMC_CMD_BRLSHFT_3_0_SECURE                      0x0
#define EMC_CMD_BRLSHFT_3_0_SCR                         0
#define EMC_CMD_BRLSHFT_3_0_WORD_COUNT                  0x1
#define EMC_CMD_BRLSHFT_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_3_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_3_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_3_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_FIELD                  _MK_FIELD_CONST(0x7, EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_SHIFT)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_RANGE                  2:0
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_WOFFSET                        0x0
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP0_2T_BRLSHFT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_FIELD                  _MK_FIELD_CONST(0x7, EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_SHIFT)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_RANGE                  5:3
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_WOFFSET                        0x0
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_BRLSHFT_3_0_CH1_SUBP1_2T_BRLSHFT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_QUSE_BRLSHFT_0_0
#define EMC_QUSE_BRLSHFT_0_0                    _MK_ADDR_CONST(0x5ac)
#define EMC_QUSE_BRLSHFT_0_0_SECURE                     0x0
#define EMC_QUSE_BRLSHFT_0_0_SCR                        0
#define EMC_QUSE_BRLSHFT_0_0_WORD_COUNT                         0x1
#define EMC_QUSE_BRLSHFT_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_0_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_RANGE                     4:0
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE0_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_RANGE                     9:5
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE1_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(10)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_RANGE                     14:10
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE2_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_RANGE                     19:15
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_0_0_RANK0_BYTE3_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_QUSE_BRLSHFT_1_0
#define EMC_QUSE_BRLSHFT_1_0                    _MK_ADDR_CONST(0x5b8)
#define EMC_QUSE_BRLSHFT_1_0_SECURE                     0x0
#define EMC_QUSE_BRLSHFT_1_0_SCR                        0
#define EMC_QUSE_BRLSHFT_1_0_WORD_COUNT                         0x1
#define EMC_QUSE_BRLSHFT_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_1_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_RANGE                     4:0
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE4_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_RANGE                     9:5
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE5_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(10)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_RANGE                     14:10
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE6_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_RANGE                     19:15
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_1_0_RANK0_BYTE7_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_QUSE_BRLSHFT_2_0
#define EMC_QUSE_BRLSHFT_2_0                    _MK_ADDR_CONST(0x5bc)
#define EMC_QUSE_BRLSHFT_2_0_SECURE                     0x0
#define EMC_QUSE_BRLSHFT_2_0_SCR                        0
#define EMC_QUSE_BRLSHFT_2_0_WORD_COUNT                         0x1
#define EMC_QUSE_BRLSHFT_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_2_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_RANGE                     4:0
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE0_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_RANGE                     9:5
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE1_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(10)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_RANGE                     14:10
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE2_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_RANGE                     19:15
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_2_0_RANK1_BYTE3_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_QUSE_BRLSHFT_3_0
#define EMC_QUSE_BRLSHFT_3_0                    _MK_ADDR_CONST(0x5c4)
#define EMC_QUSE_BRLSHFT_3_0_SECURE                     0x0
#define EMC_QUSE_BRLSHFT_3_0_SCR                        0
#define EMC_QUSE_BRLSHFT_3_0_WORD_COUNT                         0x1
#define EMC_QUSE_BRLSHFT_3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_3_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_RANGE                     4:0
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE4_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_RANGE                     9:5
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE5_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(10)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_RANGE                     14:10
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE6_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_FIELD                     _MK_FIELD_CONST(0x1f, EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_SHIFT)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_RANGE                     19:15
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_WOFFSET                   0x0
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_BRLSHFT_3_0_RANK1_BYTE7_QUSE_BRLSHFT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_FBIO_CFG8_0
#define EMC_FBIO_CFG8_0                 _MK_ADDR_CONST(0x5c8)
#define EMC_FBIO_CFG8_0_SECURE                  0x0
#define EMC_FBIO_CFG8_0_SCR                     0
#define EMC_FBIO_CFG8_0_WORD_COUNT                      0x1
#define EMC_FBIO_CFG8_0_RESET_VAL                       _MK_MASK_CONST(0xfff0000)
#define EMC_FBIO_CFG8_0_RESET_MASK                      _MK_MASK_CONST(0xfff8000)
#define EMC_FBIO_CFG8_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_READ_MASK                       _MK_MASK_CONST(0xfff8000)
#define EMC_FBIO_CFG8_0_WRITE_MASK                      _MK_MASK_CONST(0xfff8000)
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_SHIFT                      _MK_SHIFT_CONST(15)
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_RANK_SWIZZLE_SHIFT)
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_RANGE                      15:15
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_INIT_ENUM                  DISABLED
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_FBIO_CFG8_0_RANK_SWIZZLE_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_RANGE                      16:16
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_SHIFT                      _MK_SHIFT_CONST(17)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_RANGE                      17:17
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_SHIFT                      _MK_SHIFT_CONST(18)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_RANGE                      18:18
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_SHIFT                      _MK_SHIFT_CONST(19)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_RANGE                      19:19
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_RANGE                      20:20
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_SHIFT                      _MK_SHIFT_CONST(21)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_RANGE                      21:21
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_SHIFT                      _MK_SHIFT_CONST(22)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_RANGE                      22:22
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_SHIFT                      _MK_SHIFT_CONST(23)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_RANGE                      23:23
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_RANGE                      24:24
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_SHIFT                      _MK_SHIFT_CONST(25)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_FIELD                      _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_RANGE                      25:25
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_WOFFSET                    0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_SHIFT                     _MK_SHIFT_CONST(26)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_FIELD                     _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_RANGE                     26:26
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_WOFFSET                   0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_FIELD                     _MK_FIELD_CONST(0x1, EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_SHIFT)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_RANGE                     27:27
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_WOFFSET                   0x0
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_FBIO_CFG8_0_EMC2PMACRO_CFG_PIPE_DATA_MODE_BRICK11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_CMD_MAPPING_CMD0_0_0
#define EMC_CMD_MAPPING_CMD0_0_0                        _MK_ADDR_CONST(0x380)
#define EMC_CMD_MAPPING_CMD0_0_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD0_0_0_SCR                    0
#define EMC_CMD_MAPPING_CMD0_0_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD0_0_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD0_0_0_RESET_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD0_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_READ_MASK                      _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD0_0_0_WRITE_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ0_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_RANGE                     14:8
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ1_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_RANGE                     22:16
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ2_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_RANGE                     30:24
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_0_0_CMD0_DQ3_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)


// Register EMC_CMD_MAPPING_CMD0_1_0
#define EMC_CMD_MAPPING_CMD0_1_0                        _MK_ADDR_CONST(0x384)
#define EMC_CMD_MAPPING_CMD0_1_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD0_1_0_SCR                    0
#define EMC_CMD_MAPPING_CMD0_1_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD0_1_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD0_1_0_RESET_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD0_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_READ_MASK                      _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD0_1_0_WRITE_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ4_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_RANGE                     14:8
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ5_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_RANGE                     22:16
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ6_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_RANGE                     30:24
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_1_0_CMD0_DQ7_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)


// Register EMC_CMD_MAPPING_CMD0_2_0
#define EMC_CMD_MAPPING_CMD0_2_0                        _MK_ADDR_CONST(0x388)
#define EMC_CMD_MAPPING_CMD0_2_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD0_2_0_SCR                    0
#define EMC_CMD_MAPPING_CMD0_2_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD0_2_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD0_2_0_RESET_MASK                     _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD0_2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_READ_MASK                      _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD0_2_0_WRITE_MASK                     _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ8_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_FIELD                    _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_RANGE                    14:8
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_WOFFSET                  0x0
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_INIT_ENUM                        MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_NONE                 _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_BOOT                 _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR0                 _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR1                 _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR2                 _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR3                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR4                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR5                 _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR6                 _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR7                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR8                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR9                 _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR10                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR11                        _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR12                        _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR13                        _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR14                        _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ADR15                        _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_SUB0                 _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_SUB1                 _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_SUB2                 _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_BA0                  _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_BA1                  _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_BA2                  _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_CAS                  _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_RAS                  _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_WE                   _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_CS0                  _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_CS1                  _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_CS_B0                        _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_CS_B1                        _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ODT0                 _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ODT1                 _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ODT_B0                       _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_ODT_B1                       _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_GPIO0                        _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_GPIO1                        _MK_ENUM_CONST(36)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_CLK                  _MK_ENUM_CONST(37)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSP_MAP_MAP_CLKB                 _MK_ENUM_CONST(38)

#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_FIELD                    _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_RANGE                    22:16
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_WOFFSET                  0x0
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_INIT_ENUM                        MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_NONE                 _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_BOOT                 _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR0                 _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR1                 _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR2                 _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR3                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR4                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR5                 _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR6                 _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR7                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR8                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR9                 _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR10                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR11                        _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR12                        _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR13                        _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR14                        _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ADR15                        _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_SUB0                 _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_SUB1                 _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_SUB2                 _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_BA0                  _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_BA1                  _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_BA2                  _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_CAS                  _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_RAS                  _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_WE                   _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_CS0                  _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_CS1                  _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_CS_B0                        _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_CS_B1                        _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ODT0                 _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ODT1                 _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ODT_B0                       _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_ODT_B1                       _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_GPIO0                        _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_GPIO1                        _MK_ENUM_CONST(36)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_CLK                  _MK_ENUM_CONST(37)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQSN_MAP_MAP_CLKB                 _MK_ENUM_CONST(38)

#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_FIELD                  _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_RANGE                  27:24
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_WOFFSET                        0x0
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_INIT_ENUM                      MAP_BOOT
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_NONE                       _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_BOOT                       _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_RESET                      _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_CH0_CKE0                   _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_CH0_CKE1                   _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_CH0_CKE_B0                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_CH0_CKE_B1                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_CH1_CKE0                   _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_CH1_CKE1                   _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_CH1_CKE_B0                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_CH1_CKE_B1                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_ODT0                       _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_ODT1                       _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_ODT_B0                     _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD0_2_0_CMD0_DQ_CMD_MAP_MAP_ODT_B1                     _MK_ENUM_CONST(14)


// Register EMC_CMD_MAPPING_CMD1_0_0
#define EMC_CMD_MAPPING_CMD1_0_0                        _MK_ADDR_CONST(0x38c)
#define EMC_CMD_MAPPING_CMD1_0_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD1_0_0_SCR                    0
#define EMC_CMD_MAPPING_CMD1_0_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD1_0_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD1_0_0_RESET_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD1_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_READ_MASK                      _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD1_0_0_WRITE_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ0_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_RANGE                     14:8
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ1_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_RANGE                     22:16
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ2_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_RANGE                     30:24
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_0_0_CMD1_DQ3_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)


// Register EMC_CMD_MAPPING_CMD1_1_0
#define EMC_CMD_MAPPING_CMD1_1_0                        _MK_ADDR_CONST(0x390)
#define EMC_CMD_MAPPING_CMD1_1_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD1_1_0_SCR                    0
#define EMC_CMD_MAPPING_CMD1_1_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD1_1_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD1_1_0_RESET_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD1_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_READ_MASK                      _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD1_1_0_WRITE_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ4_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_RANGE                     14:8
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ5_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_RANGE                     22:16
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ6_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_RANGE                     30:24
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_1_0_CMD1_DQ7_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)


// Register EMC_CMD_MAPPING_CMD1_2_0
#define EMC_CMD_MAPPING_CMD1_2_0                        _MK_ADDR_CONST(0x394)
#define EMC_CMD_MAPPING_CMD1_2_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD1_2_0_SCR                    0
#define EMC_CMD_MAPPING_CMD1_2_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD1_2_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD1_2_0_RESET_MASK                     _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD1_2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_READ_MASK                      _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD1_2_0_WRITE_MASK                     _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ8_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_FIELD                    _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_RANGE                    14:8
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_WOFFSET                  0x0
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_INIT_ENUM                        MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_NONE                 _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_BOOT                 _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR0                 _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR1                 _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR2                 _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR3                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR4                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR5                 _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR6                 _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR7                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR8                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR9                 _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR10                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR11                        _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR12                        _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR13                        _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR14                        _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ADR15                        _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_SUB0                 _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_SUB1                 _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_SUB2                 _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_BA0                  _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_BA1                  _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_BA2                  _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_CAS                  _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_RAS                  _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_WE                   _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_CS0                  _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_CS1                  _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_CS_B0                        _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_CS_B1                        _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ODT0                 _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ODT1                 _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ODT_B0                       _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_ODT_B1                       _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_GPIO0                        _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_GPIO1                        _MK_ENUM_CONST(36)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_CLK                  _MK_ENUM_CONST(37)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSP_MAP_MAP_CLKB                 _MK_ENUM_CONST(38)

#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_FIELD                    _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_RANGE                    22:16
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_WOFFSET                  0x0
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_INIT_ENUM                        MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_NONE                 _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_BOOT                 _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR0                 _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR1                 _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR2                 _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR3                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR4                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR5                 _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR6                 _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR7                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR8                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR9                 _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR10                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR11                        _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR12                        _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR13                        _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR14                        _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ADR15                        _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_SUB0                 _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_SUB1                 _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_SUB2                 _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_BA0                  _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_BA1                  _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_BA2                  _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_CAS                  _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_RAS                  _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_WE                   _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_CS0                  _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_CS1                  _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_CS_B0                        _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_CS_B1                        _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ODT0                 _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ODT1                 _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ODT_B0                       _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_ODT_B1                       _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_GPIO0                        _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_GPIO1                        _MK_ENUM_CONST(36)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_CLK                  _MK_ENUM_CONST(37)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQSN_MAP_MAP_CLKB                 _MK_ENUM_CONST(38)

#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_FIELD                  _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_RANGE                  27:24
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_WOFFSET                        0x0
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_INIT_ENUM                      MAP_BOOT
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_NONE                       _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_BOOT                       _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_RESET                      _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_CH0_CKE0                   _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_CH0_CKE1                   _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_CH0_CKE_B0                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_CH0_CKE_B1                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_CH1_CKE0                   _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_CH1_CKE1                   _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_CH1_CKE_B0                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_CH1_CKE_B1                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_ODT0                       _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_ODT1                       _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_ODT_B0                     _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD1_2_0_CMD1_DQ_CMD_MAP_MAP_ODT_B1                     _MK_ENUM_CONST(14)


// Register EMC_CMD_MAPPING_CMD2_0_0
#define EMC_CMD_MAPPING_CMD2_0_0                        _MK_ADDR_CONST(0x398)
#define EMC_CMD_MAPPING_CMD2_0_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD2_0_0_SCR                    0
#define EMC_CMD_MAPPING_CMD2_0_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD2_0_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD2_0_0_RESET_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD2_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_READ_MASK                      _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD2_0_0_WRITE_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ0_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_RANGE                     14:8
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ1_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_RANGE                     22:16
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ2_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_RANGE                     30:24
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_0_0_CMD2_DQ3_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)


// Register EMC_CMD_MAPPING_CMD2_1_0
#define EMC_CMD_MAPPING_CMD2_1_0                        _MK_ADDR_CONST(0x39c)
#define EMC_CMD_MAPPING_CMD2_1_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD2_1_0_SCR                    0
#define EMC_CMD_MAPPING_CMD2_1_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD2_1_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD2_1_0_RESET_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD2_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_READ_MASK                      _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD2_1_0_WRITE_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ4_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_RANGE                     14:8
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ5_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_RANGE                     22:16
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ6_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_RANGE                     30:24
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_1_0_CMD2_DQ7_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)


// Register EMC_CMD_MAPPING_CMD2_2_0
#define EMC_CMD_MAPPING_CMD2_2_0                        _MK_ADDR_CONST(0x3a0)
#define EMC_CMD_MAPPING_CMD2_2_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD2_2_0_SCR                    0
#define EMC_CMD_MAPPING_CMD2_2_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD2_2_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD2_2_0_RESET_MASK                     _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD2_2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_READ_MASK                      _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD2_2_0_WRITE_MASK                     _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ8_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_FIELD                    _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_RANGE                    14:8
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_WOFFSET                  0x0
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_INIT_ENUM                        MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_NONE                 _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_BOOT                 _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR0                 _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR1                 _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR2                 _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR3                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR4                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR5                 _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR6                 _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR7                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR8                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR9                 _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR10                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR11                        _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR12                        _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR13                        _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR14                        _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ADR15                        _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_SUB0                 _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_SUB1                 _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_SUB2                 _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_BA0                  _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_BA1                  _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_BA2                  _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_CAS                  _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_RAS                  _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_WE                   _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_CS0                  _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_CS1                  _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_CS_B0                        _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_CS_B1                        _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ODT0                 _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ODT1                 _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ODT_B0                       _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_ODT_B1                       _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_GPIO0                        _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_GPIO1                        _MK_ENUM_CONST(36)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_CLK                  _MK_ENUM_CONST(37)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSP_MAP_MAP_CLKB                 _MK_ENUM_CONST(38)

#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_FIELD                    _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_RANGE                    22:16
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_WOFFSET                  0x0
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_INIT_ENUM                        MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_NONE                 _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_BOOT                 _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR0                 _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR1                 _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR2                 _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR3                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR4                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR5                 _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR6                 _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR7                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR8                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR9                 _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR10                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR11                        _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR12                        _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR13                        _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR14                        _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ADR15                        _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_SUB0                 _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_SUB1                 _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_SUB2                 _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_BA0                  _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_BA1                  _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_BA2                  _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_CAS                  _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_RAS                  _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_WE                   _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_CS0                  _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_CS1                  _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_CS_B0                        _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_CS_B1                        _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ODT0                 _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ODT1                 _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ODT_B0                       _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_ODT_B1                       _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_GPIO0                        _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_GPIO1                        _MK_ENUM_CONST(36)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_CLK                  _MK_ENUM_CONST(37)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQSN_MAP_MAP_CLKB                 _MK_ENUM_CONST(38)

#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_FIELD                  _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_RANGE                  27:24
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_WOFFSET                        0x0
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_INIT_ENUM                      MAP_BOOT
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_NONE                       _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_BOOT                       _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_RESET                      _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_CH0_CKE0                   _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_CH0_CKE1                   _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_CH0_CKE_B0                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_CH0_CKE_B1                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_CH1_CKE0                   _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_CH1_CKE1                   _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_CH1_CKE_B0                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_CH1_CKE_B1                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_ODT0                       _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_ODT1                       _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_ODT_B0                     _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD2_2_0_CMD2_DQ_CMD_MAP_MAP_ODT_B1                     _MK_ENUM_CONST(14)


// Register EMC_CMD_MAPPING_CMD3_0_0
#define EMC_CMD_MAPPING_CMD3_0_0                        _MK_ADDR_CONST(0x3a4)
#define EMC_CMD_MAPPING_CMD3_0_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD3_0_0_SCR                    0
#define EMC_CMD_MAPPING_CMD3_0_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD3_0_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD3_0_0_RESET_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD3_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_READ_MASK                      _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD3_0_0_WRITE_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ0_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_RANGE                     14:8
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ1_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_RANGE                     22:16
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ2_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_RANGE                     30:24
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_0_0_CMD3_DQ3_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)


// Register EMC_CMD_MAPPING_CMD3_1_0
#define EMC_CMD_MAPPING_CMD3_1_0                        _MK_ADDR_CONST(0x3a8)
#define EMC_CMD_MAPPING_CMD3_1_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD3_1_0_SCR                    0
#define EMC_CMD_MAPPING_CMD3_1_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD3_1_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD3_1_0_RESET_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD3_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_READ_MASK                      _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD3_1_0_WRITE_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ4_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_RANGE                     14:8
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ5_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_RANGE                     22:16
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ6_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_RANGE                     30:24
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_1_0_CMD3_DQ7_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)


// Register EMC_CMD_MAPPING_CMD3_2_0
#define EMC_CMD_MAPPING_CMD3_2_0                        _MK_ADDR_CONST(0x3ac)
#define EMC_CMD_MAPPING_CMD3_2_0_SECURE                         0x0
#define EMC_CMD_MAPPING_CMD3_2_0_SCR                    0
#define EMC_CMD_MAPPING_CMD3_2_0_WORD_COUNT                     0x1
#define EMC_CMD_MAPPING_CMD3_2_0_RESET_VAL                      _MK_MASK_CONST(0x1010101)
#define EMC_CMD_MAPPING_CMD3_2_0_RESET_MASK                     _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD3_2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_READ_MASK                      _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD3_2_0_WRITE_MASK                     _MK_MASK_CONST(0xf7f7f7f)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_RANGE                     6:0
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_WOFFSET                   0x0
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_INIT_ENUM                 MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_NONE                  _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_BOOT                  _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR0                  _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR1                  _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR2                  _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR3                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR4                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR5                  _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR6                  _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR7                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR8                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR9                  _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR10                 _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR11                 _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR12                 _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR13                 _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR14                 _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ADR15                 _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_SUB0                  _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_SUB1                  _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_SUB2                  _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_BA0                   _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_BA1                   _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_BA2                   _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_CAS                   _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_RAS                   _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_WE                    _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_CS0                   _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_CS1                   _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_CS_B0                 _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_CS_B1                 _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ODT0                  _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ODT1                  _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ODT_B0                        _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_ODT_B1                        _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_GPIO0                 _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ8_MAP_MAP_GPIO1                 _MK_ENUM_CONST(36)

#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_FIELD                    _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_RANGE                    14:8
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_WOFFSET                  0x0
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_INIT_ENUM                        MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_NONE                 _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_BOOT                 _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR0                 _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR1                 _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR2                 _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR3                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR4                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR5                 _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR6                 _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR7                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR8                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR9                 _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR10                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR11                        _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR12                        _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR13                        _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR14                        _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ADR15                        _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_SUB0                 _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_SUB1                 _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_SUB2                 _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_BA0                  _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_BA1                  _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_BA2                  _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_CAS                  _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_RAS                  _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_WE                   _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_CS0                  _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_CS1                  _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_CS_B0                        _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_CS_B1                        _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ODT0                 _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ODT1                 _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ODT_B0                       _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_ODT_B1                       _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_GPIO0                        _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_GPIO1                        _MK_ENUM_CONST(36)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_CLK                  _MK_ENUM_CONST(37)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSP_MAP_MAP_CLKB                 _MK_ENUM_CONST(38)

#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_FIELD                    _MK_FIELD_CONST(0x7f, EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_RANGE                    22:16
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_WOFFSET                  0x0
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_INIT_ENUM                        MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_NONE                 _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_BOOT                 _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR0                 _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR1                 _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR2                 _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR3                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR4                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR5                 _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR6                 _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR7                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR8                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR9                 _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR10                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR11                        _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR12                        _MK_ENUM_CONST(14)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR13                        _MK_ENUM_CONST(15)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR14                        _MK_ENUM_CONST(16)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ADR15                        _MK_ENUM_CONST(17)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_SUB0                 _MK_ENUM_CONST(18)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_SUB1                 _MK_ENUM_CONST(19)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_SUB2                 _MK_ENUM_CONST(20)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_BA0                  _MK_ENUM_CONST(21)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_BA1                  _MK_ENUM_CONST(22)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_BA2                  _MK_ENUM_CONST(23)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_CAS                  _MK_ENUM_CONST(24)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_RAS                  _MK_ENUM_CONST(25)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_WE                   _MK_ENUM_CONST(26)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_CS0                  _MK_ENUM_CONST(27)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_CS1                  _MK_ENUM_CONST(28)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_CS_B0                        _MK_ENUM_CONST(29)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_CS_B1                        _MK_ENUM_CONST(30)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ODT0                 _MK_ENUM_CONST(31)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ODT1                 _MK_ENUM_CONST(32)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ODT_B0                       _MK_ENUM_CONST(33)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_ODT_B1                       _MK_ENUM_CONST(34)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_GPIO0                        _MK_ENUM_CONST(35)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_GPIO1                        _MK_ENUM_CONST(36)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_CLK                  _MK_ENUM_CONST(37)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQSN_MAP_MAP_CLKB                 _MK_ENUM_CONST(38)

#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_FIELD                  _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_RANGE                  27:24
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_WOFFSET                        0x0
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_INIT_ENUM                      MAP_BOOT
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_NONE                       _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_BOOT                       _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_RESET                      _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_CH0_CKE0                   _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_CH0_CKE1                   _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_CH0_CKE_B0                 _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_CH0_CKE_B1                 _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_CH1_CKE0                   _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_CH1_CKE1                   _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_CH1_CKE_B0                 _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_CH1_CKE_B1                 _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_ODT0                       _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_ODT1                       _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_ODT_B0                     _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_CMD3_2_0_CMD3_DQ_CMD_MAP_MAP_ODT_B1                     _MK_ENUM_CONST(14)


// Register EMC_CMD_MAPPING_BYTE_0
#define EMC_CMD_MAPPING_BYTE_0                  _MK_ADDR_CONST(0x3b0)
#define EMC_CMD_MAPPING_BYTE_0_SECURE                   0x0
#define EMC_CMD_MAPPING_BYTE_0_SCR                      0
#define EMC_CMD_MAPPING_BYTE_0_WORD_COUNT                       0x1
#define EMC_CMD_MAPPING_BYTE_0_RESET_VAL                        _MK_MASK_CONST(0x11111111)
#define EMC_CMD_MAPPING_BYTE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_CMD_MAPPING_BYTE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_CMD_MAPPING_BYTE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_FIELD                   _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_RANGE                   3:0
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_WOFFSET                 0x0
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_INIT_ENUM                       MAP_BOOT
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_NONE                        _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_BOOT                        _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_RESET                       _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_CH0_CKE0                    _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_CH0_CKE1                    _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_CH0_CKE_B0                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_CH0_CKE_B1                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_CH1_CKE0                    _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_CH1_CKE1                    _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_CH1_CKE_B0                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_CH1_CKE_B1                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_ODT0                        _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_ODT1                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_ODT_B0                      _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_BYTE_0_BYTE0_DQ_CMD_MAP_MAP_ODT_B1                      _MK_ENUM_CONST(14)

#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_SHIFT                   _MK_SHIFT_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_FIELD                   _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_RANGE                   7:4
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_WOFFSET                 0x0
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_INIT_ENUM                       MAP_BOOT
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_NONE                        _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_BOOT                        _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_RESET                       _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_CH0_CKE0                    _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_CH0_CKE1                    _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_CH0_CKE_B0                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_CH0_CKE_B1                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_CH1_CKE0                    _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_CH1_CKE1                    _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_CH1_CKE_B0                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_CH1_CKE_B1                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_ODT0                        _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_ODT1                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_ODT_B0                      _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_BYTE_0_BYTE1_DQ_CMD_MAP_MAP_ODT_B1                      _MK_ENUM_CONST(14)

#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_FIELD                   _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_RANGE                   11:8
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_WOFFSET                 0x0
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_INIT_ENUM                       MAP_BOOT
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_NONE                        _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_BOOT                        _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_RESET                       _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_CH0_CKE0                    _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_CH0_CKE1                    _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_CH0_CKE_B0                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_CH0_CKE_B1                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_CH1_CKE0                    _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_CH1_CKE1                    _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_CH1_CKE_B0                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_CH1_CKE_B1                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_ODT0                        _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_ODT1                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_ODT_B0                      _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_BYTE_0_BYTE2_DQ_CMD_MAP_MAP_ODT_B1                      _MK_ENUM_CONST(14)

#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_SHIFT                   _MK_SHIFT_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_FIELD                   _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_RANGE                   15:12
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_WOFFSET                 0x0
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_INIT_ENUM                       MAP_BOOT
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_NONE                        _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_BOOT                        _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_RESET                       _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_CH0_CKE0                    _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_CH0_CKE1                    _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_CH0_CKE_B0                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_CH0_CKE_B1                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_CH1_CKE0                    _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_CH1_CKE1                    _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_CH1_CKE_B0                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_CH1_CKE_B1                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_ODT0                        _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_ODT1                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_ODT_B0                      _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_BYTE_0_BYTE3_DQ_CMD_MAP_MAP_ODT_B1                      _MK_ENUM_CONST(14)

#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_FIELD                   _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_RANGE                   19:16
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_WOFFSET                 0x0
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_INIT_ENUM                       MAP_BOOT
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_NONE                        _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_BOOT                        _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_RESET                       _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_CH0_CKE0                    _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_CH0_CKE1                    _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_CH0_CKE_B0                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_CH0_CKE_B1                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_CH1_CKE0                    _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_CH1_CKE1                    _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_CH1_CKE_B0                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_CH1_CKE_B1                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_ODT0                        _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_ODT1                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_ODT_B0                      _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_BYTE_0_BYTE4_DQ_CMD_MAP_MAP_ODT_B1                      _MK_ENUM_CONST(14)

#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_SHIFT                   _MK_SHIFT_CONST(20)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_FIELD                   _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_RANGE                   23:20
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_WOFFSET                 0x0
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_INIT_ENUM                       MAP_BOOT
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_NONE                        _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_BOOT                        _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_RESET                       _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_CH0_CKE0                    _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_CH0_CKE1                    _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_CH0_CKE_B0                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_CH0_CKE_B1                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_CH1_CKE0                    _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_CH1_CKE1                    _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_CH1_CKE_B0                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_CH1_CKE_B1                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_ODT0                        _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_ODT1                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_ODT_B0                      _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_BYTE_0_BYTE5_DQ_CMD_MAP_MAP_ODT_B1                      _MK_ENUM_CONST(14)

#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_FIELD                   _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_RANGE                   27:24
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_WOFFSET                 0x0
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_INIT_ENUM                       MAP_BOOT
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_NONE                        _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_BOOT                        _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_RESET                       _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_CH0_CKE0                    _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_CH0_CKE1                    _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_CH0_CKE_B0                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_CH0_CKE_B1                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_CH1_CKE0                    _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_CH1_CKE1                    _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_CH1_CKE_B0                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_CH1_CKE_B1                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_ODT0                        _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_ODT1                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_ODT_B0                      _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_BYTE_0_BYTE6_DQ_CMD_MAP_MAP_ODT_B1                      _MK_ENUM_CONST(14)

#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_SHIFT                   _MK_SHIFT_CONST(28)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_FIELD                   _MK_FIELD_CONST(0xf, EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_SHIFT)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_RANGE                   31:28
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_WOFFSET                 0x0
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_INIT_ENUM                       MAP_BOOT
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_NONE                        _MK_ENUM_CONST(0)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_BOOT                        _MK_ENUM_CONST(1)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_RESET                       _MK_ENUM_CONST(2)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_CH0_CKE0                    _MK_ENUM_CONST(3)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_CH0_CKE1                    _MK_ENUM_CONST(4)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_CH0_CKE_B0                  _MK_ENUM_CONST(5)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_CH0_CKE_B1                  _MK_ENUM_CONST(6)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_CH1_CKE0                    _MK_ENUM_CONST(7)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_CH1_CKE1                    _MK_ENUM_CONST(8)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_CH1_CKE_B0                  _MK_ENUM_CONST(9)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_CH1_CKE_B1                  _MK_ENUM_CONST(10)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_ODT0                        _MK_ENUM_CONST(11)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_ODT1                        _MK_ENUM_CONST(12)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_ODT_B0                      _MK_ENUM_CONST(13)
#define EMC_CMD_MAPPING_BYTE_0_BYTE7_DQ_CMD_MAP_MAP_ODT_B1                      _MK_ENUM_CONST(14)


// Register EMC_DYN_SELF_REF_CONTROL_0
#define EMC_DYN_SELF_REF_CONTROL_0                      _MK_ADDR_CONST(0x3e0)
#define EMC_DYN_SELF_REF_CONTROL_0_SECURE                       0x0
#define EMC_DYN_SELF_REF_CONTROL_0_SCR                  0
#define EMC_DYN_SELF_REF_CONTROL_0_WORD_COUNT                   0x1
#define EMC_DYN_SELF_REF_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x8000ffff)
#define EMC_DYN_SELF_REF_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x8000ffff)
#define EMC_DYN_SELF_REF_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x8000ffff)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_FIELD                  _MK_FIELD_CONST(0xffff, EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_SHIFT)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_RANGE                  15:0
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_WOFFSET                        0x0
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_FIELD                 _MK_FIELD_CONST(0x1, EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_SHIFT)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_RANGE                 31:31
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_WOFFSET                       0x0
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_INIT_ENUM                     DISABLED
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_ENABLED                       _MK_ENUM_CONST(1)


// Register EMC_TXSRDLL_0
#define EMC_TXSRDLL_0                   _MK_ADDR_CONST(0x3e4)
#define EMC_TXSRDLL_0_SECURE                    0x0
#define EMC_TXSRDLL_0_SCR                       0
#define EMC_TXSRDLL_0_WORD_COUNT                        0x1
#define EMC_TXSRDLL_0_RESET_VAL                         _MK_MASK_CONST(0x7ff)
#define EMC_TXSRDLL_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TXSRDLL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TXSRDLL_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_TXSRDLL_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TXSRDLL_0_TXSRDLL_FIELD                     _MK_FIELD_CONST(0xfff, EMC_TXSRDLL_0_TXSRDLL_SHIFT)
#define EMC_TXSRDLL_0_TXSRDLL_RANGE                     11:0
#define EMC_TXSRDLL_0_TXSRDLL_WOFFSET                   0x0
#define EMC_TXSRDLL_0_TXSRDLL_DEFAULT                   _MK_MASK_CONST(0x7ff)
#define EMC_TXSRDLL_0_TXSRDLL_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define EMC_TXSRDLL_0_TXSRDLL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TXSRDLL_0_TXSRDLL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_CCFIFO_ADDR_0
#define EMC_CCFIFO_ADDR_0                       _MK_ADDR_CONST(0x3e8)
#define EMC_CCFIFO_ADDR_0_SECURE                        0x0
#define EMC_CCFIFO_ADDR_0_SCR                   0
#define EMC_CCFIFO_ADDR_0_WORD_COUNT                    0x1
#define EMC_CCFIFO_ADDR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_ADDR_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_CCFIFO_ADDR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_ADDR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x7fffffff)
#define EMC_CCFIFO_ADDR_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_CCFIFO_ADDR_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_FIELD                     _MK_FIELD_CONST(0xffff, EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_SHIFT)
#define EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_RANGE                     15:0
#define EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_WOFFSET                   0x0
#define EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_ADDR_0_CCFIFO_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)

#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_FIELD                        _MK_FIELD_CONST(0x7fff, EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_SHIFT)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_RANGE                        30:16
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_WOFFSET                      0x0
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0x7fff)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x7fff)

#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_SHIFT                   _MK_SHIFT_CONST(31)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_FIELD                   _MK_FIELD_CONST(0x1, EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_SHIFT)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_RANGE                   31:31
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_WOFFSET                 0x0
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_ADDR_0_CCFIFO_STALL_CNT_BY_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_CCFIFO_DATA_0
#define EMC_CCFIFO_DATA_0                       _MK_ADDR_CONST(0x3ec)
#define EMC_CCFIFO_DATA_0_SECURE                        0x0
#define EMC_CCFIFO_DATA_0_SCR                   0
#define EMC_CCFIFO_DATA_0_WORD_COUNT                    0x1
#define EMC_CCFIFO_DATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_DATA_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_CCFIFO_DATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_DATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_CCFIFO_DATA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_CCFIFO_DATA_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_CCFIFO_DATA_0_CCFIFO_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_CCFIFO_DATA_0_CCFIFO_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_CCFIFO_DATA_0_CCFIFO_DATA_SHIFT)
#define EMC_CCFIFO_DATA_0_CCFIFO_DATA_RANGE                     31:0
#define EMC_CCFIFO_DATA_0_CCFIFO_DATA_WOFFSET                   0x0
#define EMC_CCFIFO_DATA_0_CCFIFO_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_DATA_0_CCFIFO_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_CCFIFO_DATA_0_CCFIFO_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_DATA_0_CCFIFO_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)


// Register EMC_CCFIFO_STATUS_0
#define EMC_CCFIFO_STATUS_0                     _MK_ADDR_CONST(0x3f0)
#define EMC_CCFIFO_STATUS_0_SECURE                      0x0
#define EMC_CCFIFO_STATUS_0_SCR                         0
#define EMC_CCFIFO_STATUS_0_WORD_COUNT                  0x1
#define EMC_CCFIFO_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_CCFIFO_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_FIELD                  _MK_FIELD_CONST(0x7f, EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_SHIFT)
#define EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_RANGE                  6:0
#define EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_WOFFSET                        0x0
#define EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CCFIFO_STATUS_0_CCFIFO_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_SWIZZLE_RANK0_BYTE0_0
#define EMC_SWIZZLE_RANK0_BYTE0_0                       _MK_ADDR_CONST(0x404)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SECURE                        0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SCR                   0
#define EMC_SWIZZLE_RANK0_BYTE0_0_WORD_COUNT                    0x1
#define EMC_SWIZZLE_RANK0_BYTE0_0_RESET_VAL                     _MK_MASK_CONST(0x76543210)
#define EMC_SWIZZLE_RANK0_BYTE0_0_RESET_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_READ_MASK                     _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE0_0_WRITE_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_RANGE                        2:0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT0_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_RANGE                        6:4
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT1_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_RANGE                        10:8
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT2_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_RANGE                        14:12
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT3_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_RANGE                        18:16
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT4_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_RANGE                        22:20
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT5_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_RANGE                        26:24
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT6_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_RANGE                        30:28
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_DEFAULT                      _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE0_0_SWZ_RANK0_BYTE0_BIT7_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_SWIZZLE_RANK0_BYTE1_0
#define EMC_SWIZZLE_RANK0_BYTE1_0                       _MK_ADDR_CONST(0x408)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SECURE                        0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SCR                   0
#define EMC_SWIZZLE_RANK0_BYTE1_0_WORD_COUNT                    0x1
#define EMC_SWIZZLE_RANK0_BYTE1_0_RESET_VAL                     _MK_MASK_CONST(0x76543210)
#define EMC_SWIZZLE_RANK0_BYTE1_0_RESET_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_READ_MASK                     _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE1_0_WRITE_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_RANGE                        2:0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT0_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_RANGE                        6:4
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT1_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_RANGE                        10:8
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT2_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_RANGE                        14:12
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT3_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_RANGE                        18:16
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT4_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_RANGE                        22:20
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT5_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_RANGE                        26:24
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT6_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_RANGE                        30:28
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_DEFAULT                      _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE1_0_SWZ_RANK0_BYTE1_BIT7_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_SWIZZLE_RANK0_BYTE2_0
#define EMC_SWIZZLE_RANK0_BYTE2_0                       _MK_ADDR_CONST(0x40c)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SECURE                        0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SCR                   0
#define EMC_SWIZZLE_RANK0_BYTE2_0_WORD_COUNT                    0x1
#define EMC_SWIZZLE_RANK0_BYTE2_0_RESET_VAL                     _MK_MASK_CONST(0x76543210)
#define EMC_SWIZZLE_RANK0_BYTE2_0_RESET_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_READ_MASK                     _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE2_0_WRITE_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_RANGE                        2:0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT0_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_RANGE                        6:4
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT1_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_RANGE                        10:8
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT2_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_RANGE                        14:12
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT3_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_RANGE                        18:16
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT4_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_RANGE                        22:20
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT5_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_RANGE                        26:24
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT6_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_RANGE                        30:28
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_DEFAULT                      _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE2_0_SWZ_RANK0_BYTE2_BIT7_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_SWIZZLE_RANK0_BYTE3_0
#define EMC_SWIZZLE_RANK0_BYTE3_0                       _MK_ADDR_CONST(0x410)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SECURE                        0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SCR                   0
#define EMC_SWIZZLE_RANK0_BYTE3_0_WORD_COUNT                    0x1
#define EMC_SWIZZLE_RANK0_BYTE3_0_RESET_VAL                     _MK_MASK_CONST(0x76543210)
#define EMC_SWIZZLE_RANK0_BYTE3_0_RESET_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_READ_MASK                     _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE3_0_WRITE_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_RANGE                        2:0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT0_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_RANGE                        6:4
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT1_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_RANGE                        10:8
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT2_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_RANGE                        14:12
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT3_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_RANGE                        18:16
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT4_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_RANGE                        22:20
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT5_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_RANGE                        26:24
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT6_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_SHIFT)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_RANGE                        30:28
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_DEFAULT                      _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK0_BYTE3_0_SWZ_RANK0_BYTE3_BIT7_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_SWIZZLE_RANK1_BYTE0_0
#define EMC_SWIZZLE_RANK1_BYTE0_0                       _MK_ADDR_CONST(0x418)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SECURE                        0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SCR                   0
#define EMC_SWIZZLE_RANK1_BYTE0_0_WORD_COUNT                    0x1
#define EMC_SWIZZLE_RANK1_BYTE0_0_RESET_VAL                     _MK_MASK_CONST(0x76543210)
#define EMC_SWIZZLE_RANK1_BYTE0_0_RESET_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_READ_MASK                     _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE0_0_WRITE_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_RANGE                        2:0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT0_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_RANGE                        6:4
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT1_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_RANGE                        10:8
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT2_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_RANGE                        14:12
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT3_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_RANGE                        18:16
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT4_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_RANGE                        22:20
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT5_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_RANGE                        26:24
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT6_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_RANGE                        30:28
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_DEFAULT                      _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE0_0_SWZ_RANK1_BYTE0_BIT7_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_SWIZZLE_RANK1_BYTE1_0
#define EMC_SWIZZLE_RANK1_BYTE1_0                       _MK_ADDR_CONST(0x41c)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SECURE                        0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SCR                   0
#define EMC_SWIZZLE_RANK1_BYTE1_0_WORD_COUNT                    0x1
#define EMC_SWIZZLE_RANK1_BYTE1_0_RESET_VAL                     _MK_MASK_CONST(0x76543210)
#define EMC_SWIZZLE_RANK1_BYTE1_0_RESET_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_READ_MASK                     _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE1_0_WRITE_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_RANGE                        2:0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT0_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_RANGE                        6:4
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT1_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_RANGE                        10:8
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT2_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_RANGE                        14:12
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT3_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_RANGE                        18:16
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT4_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_RANGE                        22:20
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT5_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_RANGE                        26:24
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT6_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_RANGE                        30:28
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_DEFAULT                      _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE1_0_SWZ_RANK1_BYTE1_BIT7_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_SWIZZLE_RANK1_BYTE2_0
#define EMC_SWIZZLE_RANK1_BYTE2_0                       _MK_ADDR_CONST(0x420)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SECURE                        0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SCR                   0
#define EMC_SWIZZLE_RANK1_BYTE2_0_WORD_COUNT                    0x1
#define EMC_SWIZZLE_RANK1_BYTE2_0_RESET_VAL                     _MK_MASK_CONST(0x76543210)
#define EMC_SWIZZLE_RANK1_BYTE2_0_RESET_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_READ_MASK                     _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE2_0_WRITE_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_RANGE                        2:0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT0_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_RANGE                        6:4
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT1_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_RANGE                        10:8
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT2_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_RANGE                        14:12
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT3_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_RANGE                        18:16
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT4_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_RANGE                        22:20
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT5_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_RANGE                        26:24
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT6_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_RANGE                        30:28
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_DEFAULT                      _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE2_0_SWZ_RANK1_BYTE2_BIT7_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_SWIZZLE_RANK1_BYTE3_0
#define EMC_SWIZZLE_RANK1_BYTE3_0                       _MK_ADDR_CONST(0x424)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SECURE                        0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SCR                   0
#define EMC_SWIZZLE_RANK1_BYTE3_0_WORD_COUNT                    0x1
#define EMC_SWIZZLE_RANK1_BYTE3_0_RESET_VAL                     _MK_MASK_CONST(0x76543210)
#define EMC_SWIZZLE_RANK1_BYTE3_0_RESET_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_READ_MASK                     _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE3_0_WRITE_MASK                    _MK_MASK_CONST(0x77777777)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_RANGE                        2:0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT0_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_RANGE                        6:4
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT1_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_RANGE                        10:8
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT2_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_RANGE                        14:12
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT3_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_RANGE                        18:16
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT4_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_RANGE                        22:20
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT5_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_RANGE                        26:24
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_DEFAULT                      _MK_MASK_CONST(0x6)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT6_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_FIELD                        _MK_FIELD_CONST(0x7, EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_SHIFT)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_RANGE                        30:28
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_WOFFSET                      0x0
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_DEFAULT                      _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_SWIZZLE_RANK1_BYTE3_0_SWZ_RANK1_BYTE3_BIT7_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_TR_TIMING_0_0
#define EMC_TR_TIMING_0_0                       _MK_ADDR_CONST(0x3b4)
#define EMC_TR_TIMING_0_0_SECURE                        0x0
#define EMC_TR_TIMING_0_0_SCR                   0
#define EMC_TR_TIMING_0_0_WORD_COUNT                    0x1
#define EMC_TR_TIMING_0_0_RESET_VAL                     _MK_MASK_CONST(0x11861b8)
#define EMC_TR_TIMING_0_0_RESET_MASK                    _MK_MASK_CONST(0x7bcf3ff)
#define EMC_TR_TIMING_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TR_TIMING_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TR_TIMING_0_0_READ_MASK                     _MK_MASK_CONST(0x7bcf3ff)
#define EMC_TR_TIMING_0_0_WRITE_MASK                    _MK_MASK_CONST(0x7bcf3ff)
#define EMC_TR_TIMING_0_0_T_VREF_LONG_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TR_TIMING_0_0_T_VREF_LONG_FIELD                     _MK_FIELD_CONST(0x3ff, EMC_TR_TIMING_0_0_T_VREF_LONG_SHIFT)
#define EMC_TR_TIMING_0_0_T_VREF_LONG_RANGE                     9:0
#define EMC_TR_TIMING_0_0_T_VREF_LONG_WOFFSET                   0x0
#define EMC_TR_TIMING_0_0_T_VREF_LONG_DEFAULT                   _MK_MASK_CONST(0x1b8)
#define EMC_TR_TIMING_0_0_T_VREF_LONG_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_TR_TIMING_0_0_T_VREF_LONG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TR_TIMING_0_0_T_VREF_LONG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TR_TIMING_0_0_T_DSTRAIN_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_TR_TIMING_0_0_T_DSTRAIN_FIELD                       _MK_FIELD_CONST(0xf, EMC_TR_TIMING_0_0_T_DSTRAIN_SHIFT)
#define EMC_TR_TIMING_0_0_T_DSTRAIN_RANGE                       15:12
#define EMC_TR_TIMING_0_0_T_DSTRAIN_WOFFSET                     0x0
#define EMC_TR_TIMING_0_0_T_DSTRAIN_DEFAULT                     _MK_MASK_CONST(0x6)
#define EMC_TR_TIMING_0_0_T_DSTRAIN_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_TR_TIMING_0_0_T_DSTRAIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_TIMING_0_0_T_DSTRAIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_TR_TIMING_0_0_T_DHTRAIN_SHIFT                       _MK_SHIFT_CONST(18)
#define EMC_TR_TIMING_0_0_T_DHTRAIN_FIELD                       _MK_FIELD_CONST(0xf, EMC_TR_TIMING_0_0_T_DHTRAIN_SHIFT)
#define EMC_TR_TIMING_0_0_T_DHTRAIN_RANGE                       21:18
#define EMC_TR_TIMING_0_0_T_DHTRAIN_WOFFSET                     0x0
#define EMC_TR_TIMING_0_0_T_DHTRAIN_DEFAULT                     _MK_MASK_CONST(0x6)
#define EMC_TR_TIMING_0_0_T_DHTRAIN_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_TR_TIMING_0_0_T_DHTRAIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_TIMING_0_0_T_DHTRAIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_TR_TIMING_0_0_T_CATR_RD2VREF_SHIFT                  _MK_SHIFT_CONST(23)
#define EMC_TR_TIMING_0_0_T_CATR_RD2VREF_FIELD                  _MK_FIELD_CONST(0xf, EMC_TR_TIMING_0_0_T_CATR_RD2VREF_SHIFT)
#define EMC_TR_TIMING_0_0_T_CATR_RD2VREF_RANGE                  26:23
#define EMC_TR_TIMING_0_0_T_CATR_RD2VREF_WOFFSET                        0x0
#define EMC_TR_TIMING_0_0_T_CATR_RD2VREF_DEFAULT                        _MK_MASK_CONST(0x2)
#define EMC_TR_TIMING_0_0_T_CATR_RD2VREF_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_TR_TIMING_0_0_T_CATR_RD2VREF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TR_TIMING_0_0_T_CATR_RD2VREF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_TR_CTRL_0_0
#define EMC_TR_CTRL_0_0                 _MK_ADDR_CONST(0x3b8)
#define EMC_TR_CTRL_0_0_SECURE                  0x0
#define EMC_TR_CTRL_0_0_SCR                     0
#define EMC_TR_CTRL_0_0_WORD_COUNT                      0x1
#define EMC_TR_CTRL_0_0_RESET_VAL                       _MK_MASK_CONST(0x40)
#define EMC_TR_CTRL_0_0_RESET_MASK                      _MK_MASK_CONST(0x1ff)
#define EMC_TR_CTRL_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define EMC_TR_CTRL_0_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_FIELD                       _MK_FIELD_CONST(0xf, EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_SHIFT)
#define EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_RANGE                       3:0
#define EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_WOFFSET                     0x0
#define EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_CAVREF_TX_BYTE_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_FIELD                  _MK_FIELD_CONST(0x1, EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_SHIFT)
#define EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_RANGE                  4:4
#define EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_WOFFSET                        0x0
#define EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_CAVREF_DRIVE_DQS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_SHIFT                       _MK_SHIFT_CONST(5)
#define EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_FIELD                       _MK_FIELD_CONST(0x7, EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_SHIFT)
#define EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_RANGE                       7:5
#define EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_WOFFSET                     0x0
#define EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_DEFAULT                     _MK_MASK_CONST(0x2)
#define EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_CAVREF_DQS_DURATION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_TR_CTRL_0_0_CATR_ENABLE_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_TR_CTRL_0_0_CATR_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, EMC_TR_CTRL_0_0_CATR_ENABLE_SHIFT)
#define EMC_TR_CTRL_0_0_CATR_ENABLE_RANGE                       8:8
#define EMC_TR_CTRL_0_0_CATR_ENABLE_WOFFSET                     0x0
#define EMC_TR_CTRL_0_0_CATR_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_CATR_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_TR_CTRL_0_0_CATR_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_0_0_CATR_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_TR_CTRL_1_0
#define EMC_TR_CTRL_1_0                 _MK_ADDR_CONST(0x3bc)
#define EMC_TR_CTRL_1_0_SECURE                  0x0
#define EMC_TR_CTRL_1_0_SCR                     0
#define EMC_TR_CTRL_1_0_WORD_COUNT                      0x1
#define EMC_TR_CTRL_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_RESET_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_TR_CTRL_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_TR_CTRL_1_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_FIELD                     _MK_FIELD_CONST(0x1, EMC_TR_CTRL_1_0_ENABLE_TR_RDV_SHIFT)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_RANGE                     0:0
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_WOFFSET                   0x0
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_SHIFT                    _MK_SHIFT_CONST(1)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_FIELD                    _MK_FIELD_CONST(0x1, EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_SHIFT)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_RANGE                    1:1
#define EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_WOFFSET                  0x0
#define EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QPOP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_FIELD                        _MK_FIELD_CONST(0x1, EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_SHIFT)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_RANGE                        2:2
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_WOFFSET                      0x0
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_RDV_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_SHIFT                   _MK_SHIFT_CONST(3)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_FIELD                   _MK_FIELD_CONST(0x1, EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_SHIFT)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_RANGE                   3:3
#define EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_WOFFSET                 0x0
#define EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QSAFE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_TR_CTRL_1_0_ENABLE_TR_QRST_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QRST_FIELD                    _MK_FIELD_CONST(0x1, EMC_TR_CTRL_1_0_ENABLE_TR_QRST_SHIFT)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QRST_RANGE                    4:4
#define EMC_TR_CTRL_1_0_ENABLE_TR_QRST_WOFFSET                  0x0
#define EMC_TR_CTRL_1_0_ENABLE_TR_QRST_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QRST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QRST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TR_CTRL_1_0_ENABLE_TR_QRST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_TR_DVFS_0
#define EMC_TR_DVFS_0                   _MK_ADDR_CONST(0x460)
#define EMC_TR_DVFS_0_SECURE                    0x0
#define EMC_TR_DVFS_0_SCR                       0
#define EMC_TR_DVFS_0_WORD_COUNT                        0x1
#define EMC_TR_DVFS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TR_DVFS_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define EMC_TR_DVFS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TR_DVFS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TR_DVFS_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define EMC_TR_DVFS_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define EMC_TR_DVFS_0_TRAINING_DVFS_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TR_DVFS_0_TRAINING_DVFS_FIELD                       _MK_FIELD_CONST(0x1, EMC_TR_DVFS_0_TRAINING_DVFS_SHIFT)
#define EMC_TR_DVFS_0_TRAINING_DVFS_RANGE                       0:0
#define EMC_TR_DVFS_0_TRAINING_DVFS_WOFFSET                     0x0
#define EMC_TR_DVFS_0_TRAINING_DVFS_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TR_DVFS_0_TRAINING_DVFS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_TR_DVFS_0_TRAINING_DVFS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_DVFS_0_TRAINING_DVFS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TR_DVFS_0_TRAINING_DVFS_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_TR_DVFS_0_TRAINING_DVFS_ENABLED                     _MK_ENUM_CONST(1)


// Register EMC_SWITCH_BACK_CTRL_0
#define EMC_SWITCH_BACK_CTRL_0                  _MK_ADDR_CONST(0x3c0)
#define EMC_SWITCH_BACK_CTRL_0_SECURE                   0x0
#define EMC_SWITCH_BACK_CTRL_0_SCR                      0
#define EMC_SWITCH_BACK_CTRL_0_WORD_COUNT                       0x1
#define EMC_SWITCH_BACK_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_SWITCH_BACK_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define EMC_SWITCH_BACK_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_SWITCH_BACK_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_SWITCH_BACK_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define EMC_SWITCH_BACK_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_FIELD                    _MK_FIELD_CONST(0x1, EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_SHIFT)
#define EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_RANGE                    0:0
#define EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_WOFFSET                  0x0
#define EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_SWITCH_BACK_CTRL_0_CLK_SWITCH_BACK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_TR_RDV_0
#define EMC_TR_RDV_0                    _MK_ADDR_CONST(0x3c4)
#define EMC_TR_RDV_0_SECURE                     0x0
#define EMC_TR_RDV_0_SCR                        0
#define EMC_TR_RDV_0_WORD_COUNT                         0x1
#define EMC_TR_RDV_0_RESET_VAL                  _MK_MASK_CONST(0xf)
#define EMC_TR_RDV_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_TR_RDV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TR_RDV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TR_RDV_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_TR_RDV_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define EMC_TR_RDV_0_TR_RDV_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_TR_RDV_0_TR_RDV_FIELD                       _MK_FIELD_CONST(0x7f, EMC_TR_RDV_0_TR_RDV_SHIFT)
#define EMC_TR_RDV_0_TR_RDV_RANGE                       6:0
#define EMC_TR_RDV_0_TR_RDV_WOFFSET                     0x0
#define EMC_TR_RDV_0_TR_RDV_DEFAULT                     _MK_MASK_CONST(0xf)
#define EMC_TR_RDV_0_TR_RDV_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_TR_RDV_0_TR_RDV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_RDV_0_TR_RDV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TR_RDV_0_TR_RDV_MAX_1TO1                    _MK_ENUM_CONST(60)
#define EMC_TR_RDV_0_TR_RDV_MAX_2TO1                    _MK_ENUM_CONST(120)


// Register EMC_TR_QPOP_0
#define EMC_TR_QPOP_0                   _MK_ADDR_CONST(0x3f4)
#define EMC_TR_QPOP_0_SECURE                    0x0
#define EMC_TR_QPOP_0_SCR                       0
#define EMC_TR_QPOP_0_WORD_COUNT                        0x1
#define EMC_TR_QPOP_0_RESET_VAL                         _MK_MASK_CONST(0x6)
#define EMC_TR_QPOP_0_RESET_MASK                        _MK_MASK_CONST(0x7f007f)
#define EMC_TR_QPOP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TR_QPOP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TR_QPOP_0_READ_MASK                         _MK_MASK_CONST(0x7f007f)
#define EMC_TR_QPOP_0_WRITE_MASK                        _MK_MASK_CONST(0x7f007f)
#define EMC_TR_QPOP_0_TR_QPOP_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TR_QPOP_0_TR_QPOP_FIELD                     _MK_FIELD_CONST(0x7f, EMC_TR_QPOP_0_TR_QPOP_SHIFT)
#define EMC_TR_QPOP_0_TR_QPOP_RANGE                     6:0
#define EMC_TR_QPOP_0_TR_QPOP_WOFFSET                   0x0
#define EMC_TR_QPOP_0_TR_QPOP_DEFAULT                   _MK_MASK_CONST(0x6)
#define EMC_TR_QPOP_0_TR_QPOP_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_TR_QPOP_0_TR_QPOP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TR_QPOP_0_TR_QPOP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TR_QPOP_0_TR_QPOP_MAX_1TO1                  _MK_ENUM_CONST(60)
#define EMC_TR_QPOP_0_TR_QPOP_MAX_2TO1                  _MK_ENUM_CONST(120)

#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_FIELD                    _MK_FIELD_CONST(0x7f, EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_SHIFT)
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_RANGE                    22:16
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_WOFFSET                  0x0
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_MAX_1TO1                 _MK_ENUM_CONST(60)
#define EMC_TR_QPOP_0_TR_QPOP_PREAMBLE_MAX_2TO1                 _MK_ENUM_CONST(120)


// Register EMC_TR_RDV_MASK_0
#define EMC_TR_RDV_MASK_0                       _MK_ADDR_CONST(0x3f8)
#define EMC_TR_RDV_MASK_0_SECURE                        0x0
#define EMC_TR_RDV_MASK_0_SCR                   0
#define EMC_TR_RDV_MASK_0_WORD_COUNT                    0x1
#define EMC_TR_RDV_MASK_0_RESET_VAL                     _MK_MASK_CONST(0x6)
#define EMC_TR_RDV_MASK_0_RESET_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TR_RDV_MASK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TR_RDV_MASK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TR_RDV_MASK_0_READ_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_TR_RDV_MASK_0_WRITE_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_FIELD                     _MK_FIELD_CONST(0x7f, EMC_TR_RDV_MASK_0_TR_RDV_MASK_SHIFT)
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_RANGE                     6:0
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_WOFFSET                   0x0
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_DEFAULT                   _MK_MASK_CONST(0x6)
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_MAX_1TO1                  _MK_ENUM_CONST(60)
#define EMC_TR_RDV_MASK_0_TR_RDV_MASK_MAX_2TO1                  _MK_ENUM_CONST(120)


// Register EMC_TR_QSAFE_0
#define EMC_TR_QSAFE_0                  _MK_ADDR_CONST(0x3fc)
#define EMC_TR_QSAFE_0_SECURE                   0x0
#define EMC_TR_QSAFE_0_SCR                      0
#define EMC_TR_QSAFE_0_WORD_COUNT                       0x1
#define EMC_TR_QSAFE_0_RESET_VAL                        _MK_MASK_CONST(0x6)
#define EMC_TR_QSAFE_0_RESET_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_TR_QSAFE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TR_QSAFE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TR_QSAFE_0_READ_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_TR_QSAFE_0_WRITE_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_TR_QSAFE_0_TR_QSAFE_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TR_QSAFE_0_TR_QSAFE_FIELD                   _MK_FIELD_CONST(0x7f, EMC_TR_QSAFE_0_TR_QSAFE_SHIFT)
#define EMC_TR_QSAFE_0_TR_QSAFE_RANGE                   6:0
#define EMC_TR_QSAFE_0_TR_QSAFE_WOFFSET                 0x0
#define EMC_TR_QSAFE_0_TR_QSAFE_DEFAULT                 _MK_MASK_CONST(0x6)
#define EMC_TR_QSAFE_0_TR_QSAFE_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_TR_QSAFE_0_TR_QSAFE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TR_QSAFE_0_TR_QSAFE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TR_QSAFE_0_TR_QSAFE_MAX_1TO1                        _MK_ENUM_CONST(60)
#define EMC_TR_QSAFE_0_TR_QSAFE_MAX_2TO1                        _MK_ENUM_CONST(120)


// Register EMC_TR_QRST_0
#define EMC_TR_QRST_0                   _MK_ADDR_CONST(0x400)
#define EMC_TR_QRST_0_SECURE                    0x0
#define EMC_TR_QRST_0_SCR                       0
#define EMC_TR_QRST_0_WORD_COUNT                        0x1
#define EMC_TR_QRST_0_RESET_VAL                         _MK_MASK_CONST(0x6)
#define EMC_TR_QRST_0_RESET_MASK                        _MK_MASK_CONST(0x1f007f)
#define EMC_TR_QRST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TR_QRST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TR_QRST_0_READ_MASK                         _MK_MASK_CONST(0x1f007f)
#define EMC_TR_QRST_0_WRITE_MASK                        _MK_MASK_CONST(0x1f007f)
#define EMC_TR_QRST_0_TR_QRST_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TR_QRST_0_TR_QRST_FIELD                     _MK_FIELD_CONST(0x7f, EMC_TR_QRST_0_TR_QRST_SHIFT)
#define EMC_TR_QRST_0_TR_QRST_RANGE                     6:0
#define EMC_TR_QRST_0_TR_QRST_WOFFSET                   0x0
#define EMC_TR_QRST_0_TR_QRST_DEFAULT                   _MK_MASK_CONST(0x6)
#define EMC_TR_QRST_0_TR_QRST_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_TR_QRST_0_TR_QRST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TR_QRST_0_TR_QRST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TR_QRST_0_TR_QRST_MAX_1TO1                  _MK_ENUM_CONST(60)
#define EMC_TR_QRST_0_TR_QRST_MAX_2TO1                  _MK_ENUM_CONST(120)

#define EMC_TR_QRST_0_TR_QRST_DURATION_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_TR_QRST_0_TR_QRST_DURATION_FIELD                    _MK_FIELD_CONST(0x1f, EMC_TR_QRST_0_TR_QRST_DURATION_SHIFT)
#define EMC_TR_QRST_0_TR_QRST_DURATION_RANGE                    20:16
#define EMC_TR_QRST_0_TR_QRST_DURATION_WOFFSET                  0x0
#define EMC_TR_QRST_0_TR_QRST_DURATION_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TR_QRST_0_TR_QRST_DURATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_TR_QRST_0_TR_QRST_DURATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TR_QRST_0_TR_QRST_DURATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_IBDLY_0
#define EMC_IBDLY_0                     _MK_ADDR_CONST(0x468)
#define EMC_IBDLY_0_SECURE                      0x0
#define EMC_IBDLY_0_SCR                         0
#define EMC_IBDLY_0_WORD_COUNT                  0x1
#define EMC_IBDLY_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define EMC_IBDLY_0_RESET_MASK                  _MK_MASK_CONST(0x3000007f)
#define EMC_IBDLY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_IBDLY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_IBDLY_0_READ_MASK                   _MK_MASK_CONST(0x3000007f)
#define EMC_IBDLY_0_WRITE_MASK                  _MK_MASK_CONST(0x3000007f)
#define EMC_IBDLY_0_IBDLY_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_IBDLY_0_IBDLY_FIELD                 _MK_FIELD_CONST(0x7f, EMC_IBDLY_0_IBDLY_SHIFT)
#define EMC_IBDLY_0_IBDLY_RANGE                 6:0
#define EMC_IBDLY_0_IBDLY_WOFFSET                       0x0
#define EMC_IBDLY_0_IBDLY_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_IBDLY_0_IBDLY_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_IBDLY_0_IBDLY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_IBDLY_0_IBDLY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_IBDLY_0_IBDLY_MODE_SHIFT                    _MK_SHIFT_CONST(28)
#define EMC_IBDLY_0_IBDLY_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_IBDLY_0_IBDLY_MODE_SHIFT)
#define EMC_IBDLY_0_IBDLY_MODE_RANGE                    29:28
#define EMC_IBDLY_0_IBDLY_MODE_WOFFSET                  0x0
#define EMC_IBDLY_0_IBDLY_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_IBDLY_0_IBDLY_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_IBDLY_0_IBDLY_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_IBDLY_0_IBDLY_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_IBDLY_0_IBDLY_MODE_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_IBDLY_0_IBDLY_MODE_AFTER_CMD                        _MK_ENUM_CONST(1)
#define EMC_IBDLY_0_IBDLY_MODE_RESERVED                 _MK_ENUM_CONST(2)
#define EMC_IBDLY_0_IBDLY_MODE_B4_CMD                   _MK_ENUM_CONST(3)


// Register EMC_OBDLY_0
#define EMC_OBDLY_0                     _MK_ADDR_CONST(0x46c)
#define EMC_OBDLY_0_SECURE                      0x0
#define EMC_OBDLY_0_SCR                         0
#define EMC_OBDLY_0_WORD_COUNT                  0x1
#define EMC_OBDLY_0_RESET_VAL                   _MK_MASK_CONST(0x3)
#define EMC_OBDLY_0_RESET_MASK                  _MK_MASK_CONST(0x3000003f)
#define EMC_OBDLY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_OBDLY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_OBDLY_0_READ_MASK                   _MK_MASK_CONST(0x3000003f)
#define EMC_OBDLY_0_WRITE_MASK                  _MK_MASK_CONST(0x3000003f)
#define EMC_OBDLY_0_OBDLY_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_OBDLY_0_OBDLY_FIELD                 _MK_FIELD_CONST(0x3f, EMC_OBDLY_0_OBDLY_SHIFT)
#define EMC_OBDLY_0_OBDLY_RANGE                 5:0
#define EMC_OBDLY_0_OBDLY_WOFFSET                       0x0
#define EMC_OBDLY_0_OBDLY_DEFAULT                       _MK_MASK_CONST(0x3)
#define EMC_OBDLY_0_OBDLY_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define EMC_OBDLY_0_OBDLY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_OBDLY_0_OBDLY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_OBDLY_0_OBDLY_MODE_SHIFT                    _MK_SHIFT_CONST(28)
#define EMC_OBDLY_0_OBDLY_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_OBDLY_0_OBDLY_MODE_SHIFT)
#define EMC_OBDLY_0_OBDLY_MODE_RANGE                    29:28
#define EMC_OBDLY_0_OBDLY_MODE_WOFFSET                  0x0
#define EMC_OBDLY_0_OBDLY_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_OBDLY_0_OBDLY_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_OBDLY_0_OBDLY_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_OBDLY_0_OBDLY_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_OBDLY_0_OBDLY_MODE_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_OBDLY_0_OBDLY_MODE_AFTER_CMD                        _MK_ENUM_CONST(1)
#define EMC_OBDLY_0_OBDLY_MODE_RESERVED                 _MK_ENUM_CONST(2)
#define EMC_OBDLY_0_OBDLY_MODE_B4_CMD                   _MK_ENUM_CONST(3)


// Register EMC_TXDSRVTTGEN_0
#define EMC_TXDSRVTTGEN_0                       _MK_ADDR_CONST(0x480)
#define EMC_TXDSRVTTGEN_0_SECURE                        0x0
#define EMC_TXDSRVTTGEN_0_SCR                   0
#define EMC_TXDSRVTTGEN_0_WORD_COUNT                    0x1
#define EMC_TXDSRVTTGEN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TXDSRVTTGEN_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define EMC_TXDSRVTTGEN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TXDSRVTTGEN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TXDSRVTTGEN_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define EMC_TXDSRVTTGEN_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_FIELD                     _MK_FIELD_CONST(0xfff, EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_SHIFT)
#define EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_RANGE                     11:0
#define EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_WOFFSET                   0x0
#define EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_WE_DURATION_0
#define EMC_WE_DURATION_0                       _MK_ADDR_CONST(0x48c)
#define EMC_WE_DURATION_0_SECURE                        0x0
#define EMC_WE_DURATION_0_SCR                   0
#define EMC_WE_DURATION_0_WORD_COUNT                    0x1
#define EMC_WE_DURATION_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_WE_DURATION_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_WE_DURATION_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_WE_DURATION_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_WE_DURATION_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_WE_DURATION_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_WE_DURATION_0_WE_DURATION_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_WE_DURATION_0_WE_DURATION_FIELD                     _MK_FIELD_CONST(0x1f, EMC_WE_DURATION_0_WE_DURATION_SHIFT)
#define EMC_WE_DURATION_0_WE_DURATION_RANGE                     4:0
#define EMC_WE_DURATION_0_WE_DURATION_WOFFSET                   0x0
#define EMC_WE_DURATION_0_WE_DURATION_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_WE_DURATION_0_WE_DURATION_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_WE_DURATION_0_WE_DURATION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_WE_DURATION_0_WE_DURATION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_WS_DURATION_0
#define EMC_WS_DURATION_0                       _MK_ADDR_CONST(0x490)
#define EMC_WS_DURATION_0_SECURE                        0x0
#define EMC_WS_DURATION_0_SCR                   0
#define EMC_WS_DURATION_0_WORD_COUNT                    0x1
#define EMC_WS_DURATION_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_WS_DURATION_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_WS_DURATION_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_WS_DURATION_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_WS_DURATION_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_WS_DURATION_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define EMC_WS_DURATION_0_WS_DURATION_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_WS_DURATION_0_WS_DURATION_FIELD                     _MK_FIELD_CONST(0x1f, EMC_WS_DURATION_0_WS_DURATION_SHIFT)
#define EMC_WS_DURATION_0_WS_DURATION_RANGE                     4:0
#define EMC_WS_DURATION_0_WS_DURATION_WOFFSET                   0x0
#define EMC_WS_DURATION_0_WS_DURATION_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_WS_DURATION_0_WS_DURATION_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_WS_DURATION_0_WS_DURATION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_WS_DURATION_0_WS_DURATION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_WEV_0
#define EMC_WEV_0                       _MK_ADDR_CONST(0x494)
#define EMC_WEV_0_SECURE                        0x0
#define EMC_WEV_0_SCR                   0
#define EMC_WEV_0_WORD_COUNT                    0x1
#define EMC_WEV_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_WEV_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_WEV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_WEV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_WEV_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_WEV_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_WEV_0_WEV_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_WEV_0_WEV_FIELD                     _MK_FIELD_CONST(0x3f, EMC_WEV_0_WEV_SHIFT)
#define EMC_WEV_0_WEV_RANGE                     5:0
#define EMC_WEV_0_WEV_WOFFSET                   0x0
#define EMC_WEV_0_WEV_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_WEV_0_WEV_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_WEV_0_WEV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_WEV_0_WEV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_WEV_0_WEV_MAX                       _MK_ENUM_CONST(40)


// Register EMC_WSV_0
#define EMC_WSV_0                       _MK_ADDR_CONST(0x498)
#define EMC_WSV_0_SECURE                        0x0
#define EMC_WSV_0_SCR                   0
#define EMC_WSV_0_WORD_COUNT                    0x1
#define EMC_WSV_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_WSV_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_WSV_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_WSV_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_WSV_0_READ_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_WSV_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define EMC_WSV_0_WSV_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_WSV_0_WSV_FIELD                     _MK_FIELD_CONST(0x3f, EMC_WSV_0_WSV_SHIFT)
#define EMC_WSV_0_WSV_RANGE                     5:0
#define EMC_WSV_0_WSV_WOFFSET                   0x0
#define EMC_WSV_0_WSV_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_WSV_0_WSV_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define EMC_WSV_0_WSV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_WSV_0_WSV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_WSV_0_WSV_MAX                       _MK_ENUM_CONST(40)


// Register EMC_CFG_3_0
#define EMC_CFG_3_0                     _MK_ADDR_CONST(0x49c)
#define EMC_CFG_3_0_SECURE                      0x0
#define EMC_CFG_3_0_SCR                         0
#define EMC_CFG_3_0_WORD_COUNT                  0x1
#define EMC_CFG_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CFG_3_0_RESET_MASK                  _MK_MASK_CONST(0x77)
#define EMC_CFG_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CFG_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_CFG_3_0_READ_MASK                   _MK_MASK_CONST(0x77)
#define EMC_CFG_3_0_WRITE_MASK                  _MK_MASK_CONST(0x77)
#define EMC_CFG_3_0_MRR_BYTESEL_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_CFG_3_0_MRR_BYTESEL_FIELD                   _MK_FIELD_CONST(0x7, EMC_CFG_3_0_MRR_BYTESEL_SHIFT)
#define EMC_CFG_3_0_MRR_BYTESEL_RANGE                   2:0
#define EMC_CFG_3_0_MRR_BYTESEL_WOFFSET                 0x0
#define EMC_CFG_3_0_MRR_BYTESEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_3_0_MRR_BYTESEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define EMC_CFG_3_0_MRR_BYTESEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_3_0_MRR_BYTESEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_CFG_3_0_MRR_BYTESEL_X16_SHIFT                       _MK_SHIFT_CONST(4)
#define EMC_CFG_3_0_MRR_BYTESEL_X16_FIELD                       _MK_FIELD_CONST(0x7, EMC_CFG_3_0_MRR_BYTESEL_X16_SHIFT)
#define EMC_CFG_3_0_MRR_BYTESEL_X16_RANGE                       6:4
#define EMC_CFG_3_0_MRR_BYTESEL_X16_WOFFSET                     0x0
#define EMC_CFG_3_0_MRR_BYTESEL_X16_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_3_0_MRR_BYTESEL_X16_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_CFG_3_0_MRR_BYTESEL_X16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_3_0_MRR_BYTESEL_X16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_CFG_PIPE_2_0
#define EMC_CFG_PIPE_2_0                        _MK_ADDR_CONST(0x554)
#define EMC_CFG_PIPE_2_0_SECURE                         0x0
#define EMC_CFG_PIPE_2_0_SCR                    0
#define EMC_CFG_PIPE_2_0_WORD_COUNT                     0x1
#define EMC_CFG_PIPE_2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_RESET_MASK                     _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_READ_MASK                      _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_2_0_WRITE_MASK                     _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_RANGE                    0:0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_SHIFT                    _MK_SHIFT_CONST(1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_RANGE                    1:1
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_RANGE                    2:2
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_SHIFT                    _MK_SHIFT_CONST(3)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_RANGE                    3:3
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_RANGE                    4:4
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_SHIFT                    _MK_SHIFT_CONST(5)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_RANGE                    5:5
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_RANGE                    6:6
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_SHIFT                    _MK_SHIFT_CONST(7)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_RANGE                    7:7
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_RANGE                    8:8
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_SHIFT                    _MK_SHIFT_CONST(9)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_FIELD                    _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_RANGE                    9:9
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_WOFFSET                  0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_RANGE                   10:10
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_WOFFSET                 0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_SHIFT                   _MK_SHIFT_CONST(11)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_FIELD                   _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_RANGE                   11:11
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_WOFFSET                 0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE3_BRICK11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_RANGE                        16:16
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_SHIFT                        _MK_SHIFT_CONST(17)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_RANGE                        17:17
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_SHIFT                        _MK_SHIFT_CONST(18)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_RANGE                        18:18
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_SHIFT                        _MK_SHIFT_CONST(19)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_RANGE                        19:19
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_RANGE                        20:20
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_SHIFT                        _MK_SHIFT_CONST(21)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_RANGE                        21:21
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_SHIFT                        _MK_SHIFT_CONST(22)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_RANGE                        22:22
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_SHIFT                        _MK_SHIFT_CONST(23)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_RANGE                        23:23
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_RANGE                        24:24
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_SHIFT                        _MK_SHIFT_CONST(25)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_RANGE                        25:25
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_WOFFSET                      0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_SHIFT                       _MK_SHIFT_CONST(26)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_RANGE                       26:26
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_WOFFSET                     0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_SHIFT)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_RANGE                       27:27
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_WOFFSET                     0x0
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_2_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE3_BRICK11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_CFG_PIPE_CLK_0
#define EMC_CFG_PIPE_CLK_0                      _MK_ADDR_CONST(0x558)
#define EMC_CFG_PIPE_CLK_0_SECURE                       0x0
#define EMC_CFG_PIPE_CLK_0_SCR                  0
#define EMC_CFG_PIPE_CLK_0_WORD_COUNT                   0x1
#define EMC_CFG_PIPE_CLK_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_SHIFT)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_RANGE                       0:0
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_WOFFSET                     0x0
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_INIT_ENUM                   CLK_ALWAYS_ON
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_CLK_GATED                   _MK_ENUM_CONST(0)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_DISABLE                     _MK_ENUM_CONST(0)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_ENABLE                      _MK_ENUM_CONST(1)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_ENABLED                     _MK_ENUM_CONST(1)


// Register EMC_CFG_PIPE_1_0
#define EMC_CFG_PIPE_1_0                        _MK_ADDR_CONST(0x55c)
#define EMC_CFG_PIPE_1_0_SECURE                         0x0
#define EMC_CFG_PIPE_1_0_SCR                    0
#define EMC_CFG_PIPE_1_0_WORD_COUNT                     0x1
#define EMC_CFG_PIPE_1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_RESET_MASK                     _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_READ_MASK                      _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_1_0_WRITE_MASK                     _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_RANGE                        0:0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_RANGE                        1:1
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_RANGE                        2:2
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_SHIFT                        _MK_SHIFT_CONST(3)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_RANGE                        3:3
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_RANGE                        4:4
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_SHIFT                        _MK_SHIFT_CONST(5)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_RANGE                        5:5
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_SHIFT                        _MK_SHIFT_CONST(6)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_RANGE                        6:6
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_SHIFT                        _MK_SHIFT_CONST(7)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_RANGE                        7:7
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_RANGE                        8:8
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_SHIFT                        _MK_SHIFT_CONST(9)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_RANGE                        9:9
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_SHIFT                       _MK_SHIFT_CONST(10)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_RANGE                       10:10
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_WOFFSET                     0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_SHIFT                       _MK_SHIFT_CONST(11)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_RANGE                       11:11
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_WOFFSET                     0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE1_BRICK11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_RANGE                        16:16
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_SHIFT                        _MK_SHIFT_CONST(17)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_RANGE                        17:17
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_SHIFT                        _MK_SHIFT_CONST(18)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_RANGE                        18:18
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_SHIFT                        _MK_SHIFT_CONST(19)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_RANGE                        19:19
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_RANGE                        20:20
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_SHIFT                        _MK_SHIFT_CONST(21)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_RANGE                        21:21
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_SHIFT                        _MK_SHIFT_CONST(22)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_RANGE                        22:22
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_SHIFT                        _MK_SHIFT_CONST(23)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_RANGE                        23:23
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_RANGE                        24:24
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_SHIFT                        _MK_SHIFT_CONST(25)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_FIELD                        _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_RANGE                        25:25
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_WOFFSET                      0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_SHIFT                       _MK_SHIFT_CONST(26)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_RANGE                       26:26
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_WOFFSET                     0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_FIELD                       _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_SHIFT)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_RANGE                       27:27
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_WOFFSET                     0x0
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_1_0_EMC2PMACRO_CFG_BYPASS_CMD_OB_PIPE2_BRICK11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_CFG_PIPE_0
#define EMC_CFG_PIPE_0                  _MK_ADDR_CONST(0x560)
#define EMC_CFG_PIPE_0_SECURE                   0x0
#define EMC_CFG_PIPE_0_SCR                      0
#define EMC_CFG_PIPE_0_WORD_COUNT                       0x1
#define EMC_CFG_PIPE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_RESET_MASK                       _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_READ_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_0_WRITE_MASK                       _MK_MASK_CONST(0xfff0fff)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_RANGE                      0:0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_RANGE                      1:1
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_SHIFT                      _MK_SHIFT_CONST(2)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_RANGE                      2:2
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_RANGE                      3:3
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_SHIFT                      _MK_SHIFT_CONST(4)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_RANGE                      4:4
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_SHIFT                      _MK_SHIFT_CONST(5)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_RANGE                      5:5
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_SHIFT                      _MK_SHIFT_CONST(6)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_RANGE                      6:6
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_SHIFT                      _MK_SHIFT_CONST(7)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_RANGE                      7:7
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_RANGE                      8:8
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_SHIFT                      _MK_SHIFT_CONST(9)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_RANGE                      9:9
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_SHIFT                     _MK_SHIFT_CONST(10)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_RANGE                     10:10
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_WOFFSET                   0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_SHIFT                     _MK_SHIFT_CONST(11)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_RANGE                     11:11
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_WOFFSET                   0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE1_BRICK11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_RANGE                      16:16
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_SHIFT                      _MK_SHIFT_CONST(17)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_RANGE                      17:17
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_SHIFT                      _MK_SHIFT_CONST(18)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_RANGE                      18:18
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_SHIFT                      _MK_SHIFT_CONST(19)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_RANGE                      19:19
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_RANGE                      20:20
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_SHIFT                      _MK_SHIFT_CONST(21)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_RANGE                      21:21
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_SHIFT                      _MK_SHIFT_CONST(22)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_RANGE                      22:22
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_SHIFT                      _MK_SHIFT_CONST(23)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_RANGE                      23:23
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_RANGE                      24:24
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_SHIFT                      _MK_SHIFT_CONST(25)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_FIELD                      _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_RANGE                      25:25
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_WOFFSET                    0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_SHIFT                     _MK_SHIFT_CONST(26)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_RANGE                     26:26
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_WOFFSET                   0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_FIELD                     _MK_FIELD_CONST(0x1, EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_SHIFT)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_RANGE                     27:27
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_WOFFSET                   0x0
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_CFG_PIPE_0_EMC2PMACRO_CFG_BYPASS_OB_PIPE2_BRICK11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_QPOP_0
#define EMC_QPOP_0                      _MK_ADDR_CONST(0x564)
#define EMC_QPOP_0_SECURE                       0x0
#define EMC_QPOP_0_SCR                  0
#define EMC_QPOP_0_WORD_COUNT                   0x1
#define EMC_QPOP_0_RESET_VAL                    _MK_MASK_CONST(0x6)
#define EMC_QPOP_0_RESET_MASK                   _MK_MASK_CONST(0x7f007f)
#define EMC_QPOP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_QPOP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_QPOP_0_READ_MASK                    _MK_MASK_CONST(0x7f007f)
#define EMC_QPOP_0_WRITE_MASK                   _MK_MASK_CONST(0x7f007f)
#define EMC_QPOP_0_QPOP_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_QPOP_0_QPOP_FIELD                   _MK_FIELD_CONST(0x7f, EMC_QPOP_0_QPOP_SHIFT)
#define EMC_QPOP_0_QPOP_RANGE                   6:0
#define EMC_QPOP_0_QPOP_WOFFSET                 0x0
#define EMC_QPOP_0_QPOP_DEFAULT                 _MK_MASK_CONST(0x6)
#define EMC_QPOP_0_QPOP_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_QPOP_0_QPOP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_QPOP_0_QPOP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_QPOP_0_QPOP_MAX_1TO1                        _MK_ENUM_CONST(60)
#define EMC_QPOP_0_QPOP_MAX_2TO1                        _MK_ENUM_CONST(120)

#define EMC_QPOP_0_QPOP_PREAMBLE_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_QPOP_0_QPOP_PREAMBLE_FIELD                  _MK_FIELD_CONST(0x7f, EMC_QPOP_0_QPOP_PREAMBLE_SHIFT)
#define EMC_QPOP_0_QPOP_PREAMBLE_RANGE                  22:16
#define EMC_QPOP_0_QPOP_PREAMBLE_WOFFSET                        0x0
#define EMC_QPOP_0_QPOP_PREAMBLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_QPOP_0_QPOP_PREAMBLE_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_QPOP_0_QPOP_PREAMBLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_QPOP_0_QPOP_PREAMBLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_QPOP_0_QPOP_PREAMBLE_MAX_1TO1                       _MK_ENUM_CONST(60)
#define EMC_QPOP_0_QPOP_PREAMBLE_MAX_2TO1                       _MK_ENUM_CONST(120)


// Register EMC_QUSE_WIDTH_0
#define EMC_QUSE_WIDTH_0                        _MK_ADDR_CONST(0x568)
#define EMC_QUSE_WIDTH_0_SECURE                         0x0
#define EMC_QUSE_WIDTH_0_SCR                    0
#define EMC_QUSE_WIDTH_0_WORD_COUNT                     0x1
#define EMC_QUSE_WIDTH_0_RESET_VAL                      _MK_MASK_CONST(0x3)
#define EMC_QUSE_WIDTH_0_RESET_MASK                     _MK_MASK_CONST(0x3000001f)
#define EMC_QUSE_WIDTH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_QUSE_WIDTH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_QUSE_WIDTH_0_READ_MASK                      _MK_MASK_CONST(0x3000001f)
#define EMC_QUSE_WIDTH_0_WRITE_MASK                     _MK_MASK_CONST(0x3000001f)
#define EMC_QUSE_WIDTH_0_QUSE_DURATION_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_QUSE_WIDTH_0_QUSE_DURATION_FIELD                    _MK_FIELD_CONST(0x1f, EMC_QUSE_WIDTH_0_QUSE_DURATION_SHIFT)
#define EMC_QUSE_WIDTH_0_QUSE_DURATION_RANGE                    4:0
#define EMC_QUSE_WIDTH_0_QUSE_DURATION_WOFFSET                  0x0
#define EMC_QUSE_WIDTH_0_QUSE_DURATION_DEFAULT                  _MK_MASK_CONST(0x3)
#define EMC_QUSE_WIDTH_0_QUSE_DURATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_QUSE_WIDTH_0_QUSE_DURATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_QUSE_WIDTH_0_QUSE_DURATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_SHIFT                   _MK_SHIFT_CONST(28)
#define EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_FIELD                   _MK_FIELD_CONST(0x1, EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_SHIFT)
#define EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_RANGE                   28:28
#define EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_WOFFSET                 0x0
#define EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_QUSE_WIDTH_0_QUSE_EXTEND_UI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_SHIFT                 _MK_SHIFT_CONST(29)
#define EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_FIELD                 _MK_FIELD_CONST(0x1, EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_SHIFT)
#define EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_RANGE                 29:29
#define EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_WOFFSET                       0x0
#define EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_QUSE_WIDTH_0_QUSE_SHORTEN_2UI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PUTERM_WIDTH_0
#define EMC_PUTERM_WIDTH_0                      _MK_ADDR_CONST(0x56c)
#define EMC_PUTERM_WIDTH_0_SECURE                       0x0
#define EMC_PUTERM_WIDTH_0_SCR                  0
#define EMC_PUTERM_WIDTH_0_WORD_COUNT                   0x1
#define EMC_PUTERM_WIDTH_0_RESET_VAL                    _MK_MASK_CONST(0x5)
#define EMC_PUTERM_WIDTH_0_RESET_MASK                   _MK_MASK_CONST(0x8000001f)
#define EMC_PUTERM_WIDTH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PUTERM_WIDTH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PUTERM_WIDTH_0_READ_MASK                    _MK_MASK_CONST(0x8000001f)
#define EMC_PUTERM_WIDTH_0_WRITE_MASK                   _MK_MASK_CONST(0x8000001f)
#define EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_SHIFT                        _MK_SHIFT_CONST(31)
#define EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_FIELD                        _MK_FIELD_CONST(0x1, EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_SHIFT)
#define EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_RANGE                        31:31
#define EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_WOFFSET                      0x0
#define EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PUTERM_WIDTH_0_RXTERM_DURATION_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PUTERM_WIDTH_0_RXTERM_DURATION_FIELD                        _MK_FIELD_CONST(0x1f, EMC_PUTERM_WIDTH_0_RXTERM_DURATION_SHIFT)
#define EMC_PUTERM_WIDTH_0_RXTERM_DURATION_RANGE                        4:0
#define EMC_PUTERM_WIDTH_0_RXTERM_DURATION_WOFFSET                      0x0
#define EMC_PUTERM_WIDTH_0_RXTERM_DURATION_DEFAULT                      _MK_MASK_CONST(0x5)
#define EMC_PUTERM_WIDTH_0_RXTERM_DURATION_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define EMC_PUTERM_WIDTH_0_RXTERM_DURATION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PUTERM_WIDTH_0_RXTERM_DURATION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PROTOBIST_CONFIG_ADR_1_0
#define EMC_PROTOBIST_CONFIG_ADR_1_0                    _MK_ADDR_CONST(0x5d0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_SECURE                     0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_SCR                        0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_WORD_COUNT                         0x1
#define EMC_PROTOBIST_CONFIG_ADR_1_0_RESET_VAL                  _MK_MASK_CONST(0x30000000)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_RESET_MASK                         _MK_MASK_CONST(0x3fffffff)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_READ_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_WRITE_MASK                         _MK_MASK_CONST(0x3fffffff)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_FIELD                    _MK_FIELD_CONST(0x7, EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_RANGE                    2:0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_WOFFSET                  0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_SHIFT                     _MK_SHIFT_CONST(3)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_FIELD                     _MK_FIELD_CONST(0x7, EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_RANGE                     5:3
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_WOFFSET                   0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_BANK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_SHIFT                       _MK_SHIFT_CONST(6)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_FIELD                       _MK_FIELD_CONST(0x7, EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_RANGE                       8:6
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_WOFFSET                     0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_BANK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_SHIFT                      _MK_SHIFT_CONST(9)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_FIELD                      _MK_FIELD_CONST(0x3, EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_RANGE                      10:9
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_WOFFSET                    0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_DEV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_SHIFT                      _MK_SHIFT_CONST(11)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_FIELD                      _MK_FIELD_CONST(0x1, EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_RANGE                      11:11
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_WOFFSET                    0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_REF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_FIELD                      _MK_FIELD_CONST(0xffff, EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_RANGE                      27:12
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_WOFFSET                    0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_ROW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_SHIFT                      _MK_SHIFT_CONST(28)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_FIELD                      _MK_FIELD_CONST(0x1, EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_RANGE                      28:28
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_WOFFSET                    0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_A_RDY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_SHIFT                        _MK_SHIFT_CONST(29)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_FIELD                        _MK_FIELD_CONST(0x1, EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_RANGE                        29:29
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_WOFFSET                      0x0
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_1_0_PROTOBIST_APC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PROTOBIST_CONFIG_ADR_2_0
#define EMC_PROTOBIST_CONFIG_ADR_2_0                    _MK_ADDR_CONST(0x5d4)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_SECURE                     0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_SCR                        0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_WORD_COUNT                         0x1
#define EMC_PROTOBIST_CONFIG_ADR_2_0_RESET_VAL                  _MK_MASK_CONST(0x8000101)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_RESET_MASK                         _MK_MASK_CONST(0x1fffffff)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_READ_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffffff)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_FIELD                       _MK_FIELD_CONST(0xff, EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_RANGE                       7:0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_WOFFSET                     0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_CGID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_FIELD                      _MK_FIELD_CONST(0x1, EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_RANGE                      8:8
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_WOFFSET                    0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_RDY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_SHIFT                      _MK_SHIFT_CONST(9)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_FIELD                      _MK_FIELD_CONST(0xfff, EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_RANGE                      20:9
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_WOFFSET                    0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_SHIFT                     _MK_SHIFT_CONST(21)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_FIELD                     _MK_FIELD_CONST(0x7, EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_RANGE                     23:21
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_WOFFSET                   0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_COL1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_FIELD                      _MK_FIELD_CONST(0x1, EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_RANGE                      24:24
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_WOFFSET                    0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_T_DEV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_SHIFT                       _MK_SHIFT_CONST(25)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_FIELD                       _MK_FIELD_CONST(0x1, EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_RANGE                       25:25
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_WOFFSET                     0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_MASKED_WRITE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_SHIFT                       _MK_SHIFT_CONST(26)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_FIELD                       _MK_FIELD_CONST(0x3, EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_RANGE                       27:26
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_WOFFSET                     0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_DEFAULT                     _MK_MASK_CONST(0x2)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SIZE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_SHIFT                       _MK_SHIFT_CONST(28)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_FIELD                       _MK_FIELD_CONST(0x1, EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_SHIFT)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_RANGE                       28:28
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_WOFFSET                     0x0
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_CONFIG_ADR_2_0_PROTOBIST_SWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PROTOBIST_MISC_0
#define EMC_PROTOBIST_MISC_0                    _MK_ADDR_CONST(0x5d8)
#define EMC_PROTOBIST_MISC_0_SECURE                     0x0
#define EMC_PROTOBIST_MISC_0_SCR                        0
#define EMC_PROTOBIST_MISC_0_WORD_COUNT                         0x1
#define EMC_PROTOBIST_MISC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_RESET_MASK                         _MK_MASK_CONST(0xf7fff)
#define EMC_PROTOBIST_MISC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_READ_MASK                  _MK_MASK_CONST(0xc000)
#define EMC_PROTOBIST_MISC_0_WRITE_MASK                         _MK_MASK_CONST(0xf7fff)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_FIELD                        _MK_FIELD_CONST(0xff, EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_SHIFT)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_RANGE                        7:0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_WOFFSET                      0x0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_TAG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_FIELD                    _MK_FIELD_CONST(0xf, EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_SHIFT)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_RANGE                    11:8
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_WOFFSET                  0x0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RDI_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_FIELD                       _MK_FIELD_CONST(0x1, EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_SHIFT)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_RANGE                       12:12
#define EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_WOFFSET                     0x0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_SHIFT                       _MK_SHIFT_CONST(13)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_FIELD                       _MK_FIELD_CONST(0x1, EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_SHIFT)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_RANGE                       13:13
#define EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_WOFFSET                     0x0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_W_BE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_MISC_0_PROTOBIST_START_SHIFT                      _MK_SHIFT_CONST(14)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_START_FIELD                      _MK_FIELD_CONST(0x1, EMC_PROTOBIST_MISC_0_PROTOBIST_START_SHIFT)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_START_RANGE                      14:14
#define EMC_PROTOBIST_MISC_0_PROTOBIST_START_WOFFSET                    0x0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_FIELD                   _MK_FIELD_CONST(0x1, EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_SHIFT)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_RANGE                   15:15
#define EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_WOFFSET                 0x0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_READ_ACK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_FIELD                        _MK_FIELD_CONST(0x7, EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_SHIFT)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_RANGE                        18:16
#define EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_WOFFSET                      0x0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_SHIFT                      _MK_SHIFT_CONST(19)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_FIELD                      _MK_FIELD_CONST(0x1, EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_SHIFT)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_RANGE                      19:19
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_WOFFSET                    0x0
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_MISC_0_PROTOBIST_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PROTOBIST_WDATA_LOWER_0
#define EMC_PROTOBIST_WDATA_LOWER_0                     _MK_ADDR_CONST(0x5dc)
#define EMC_PROTOBIST_WDATA_LOWER_0_SECURE                      0x0
#define EMC_PROTOBIST_WDATA_LOWER_0_SCR                         0
#define EMC_PROTOBIST_WDATA_LOWER_0_WORD_COUNT                  0x1
#define EMC_PROTOBIST_WDATA_LOWER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_LOWER_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_LOWER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_LOWER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_LOWER_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_PROTOBIST_WDATA_LOWER_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_FIELD                  _MK_FIELD_CONST(0xffffffff, EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_SHIFT)
#define EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_RANGE                  31:0
#define EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_WOFFSET                        0x0
#define EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_LOWER_0_PROTOBIST_DATA_LOWER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PROTOBIST_WDATA_UPPER_0
#define EMC_PROTOBIST_WDATA_UPPER_0                     _MK_ADDR_CONST(0x5e0)
#define EMC_PROTOBIST_WDATA_UPPER_0_SECURE                      0x0
#define EMC_PROTOBIST_WDATA_UPPER_0_SCR                         0
#define EMC_PROTOBIST_WDATA_UPPER_0_WORD_COUNT                  0x1
#define EMC_PROTOBIST_WDATA_UPPER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_UPPER_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_UPPER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_UPPER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_UPPER_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_PROTOBIST_WDATA_UPPER_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_FIELD                  _MK_FIELD_CONST(0xffffffff, EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_SHIFT)
#define EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_RANGE                  31:0
#define EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_WOFFSET                        0x0
#define EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_WDATA_UPPER_0_PROTOBIST_DATA_UPPER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PROTOBIST_RDATA_0
#define EMC_PROTOBIST_RDATA_0                   _MK_ADDR_CONST(0x5ec)
#define EMC_PROTOBIST_RDATA_0_SECURE                    0x0
#define EMC_PROTOBIST_RDATA_0_SCR                       0
#define EMC_PROTOBIST_RDATA_0_WORD_COUNT                        0x1
#define EMC_PROTOBIST_RDATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_RDATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_RDATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_RDATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_RDATA_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PROTOBIST_RDATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_SHIFT)
#define EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_RANGE                     31:0
#define EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_WOFFSET                   0x0
#define EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PROTOBIST_RDATA_0_PROTOBIST_RDATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_DLL_CFG_0_0
#define EMC_DLL_CFG_0_0                 _MK_ADDR_CONST(0x5e4)
#define EMC_DLL_CFG_0_0_SECURE                  0x0
#define EMC_DLL_CFG_0_0_SCR                     0
#define EMC_DLL_CFG_0_0_WORD_COUNT                      0x1
#define EMC_DLL_CFG_0_0_RESET_VAL                       _MK_MASK_CONST(0x1a340ff)
#define EMC_DLL_CFG_0_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define EMC_DLL_CFG_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define EMC_DLL_CFG_0_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_FIELD                  _MK_FIELD_CONST(0xf, EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_SHIFT)
#define EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_RANGE                  3:0
#define EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_WOFFSET                        0x0
#define EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_DEFAULT                        _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_UPDATE_CNT_LIMIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_FIELD                 _MK_FIELD_CONST(0xff, EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_SHIFT)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_RANGE                 11:4
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_WOFFSET                       0x0
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_DEFAULT                       _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_DELAY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_FIELD                 _MK_FIELD_CONST(0xf, EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_SHIFT)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_RANGE                 15:12
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_WOFFSET                       0x0
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_DEFAULT                       _MK_MASK_CONST(0x4)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_SAMPLE_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_FIELD                  _MK_FIELD_CONST(0xf, EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_SHIFT)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_RANGE                  19:16
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_WOFFSET                        0x0
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_DEFAULT                        _MK_MASK_CONST(0x3)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_FILTER_BITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_FIELD                    _MK_FIELD_CONST(0xf, EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_SHIFT)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_RANGE                    23:20
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_WOFFSET                  0x0
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_DEFAULT                  _MK_MASK_CONST(0xa)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_END_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_FIELD                    _MK_FIELD_CONST(0xf, EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_SHIFT)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_RANGE                    27:24
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_WOFFSET                  0x0
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_STEP_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_SHIFT                       _MK_SHIFT_CONST(28)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_FIELD                       _MK_FIELD_CONST(0x1, EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_SHIFT)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_RANGE                       28:28
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_WOFFSET                     0x0
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_DUAL_PASS_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_SHIFT                 _MK_SHIFT_CONST(29)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_FIELD                 _MK_FIELD_CONST(0x1, EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_SHIFT)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_RANGE                 29:29
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_WOFFSET                       0x0
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_0_0_DDLLCAL_CTRL_IGNORE_START_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_DLL_CFG_1_0
#define EMC_DLL_CFG_1_0                 _MK_ADDR_CONST(0x5e8)
#define EMC_DLL_CFG_1_0_SECURE                  0x0
#define EMC_DLL_CFG_1_0_SCR                     0
#define EMC_DLL_CFG_1_0_WORD_COUNT                      0x1
#define EMC_DLL_CFG_1_0_RESET_VAL                       _MK_MASK_CONST(0x200020)
#define EMC_DLL_CFG_1_0_RESET_MASK                      _MK_MASK_CONST(0x3371ffff)
#define EMC_DLL_CFG_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_READ_MASK                       _MK_MASK_CONST(0x3371ffff)
#define EMC_DLL_CFG_1_0_WRITE_MASK                      _MK_MASK_CONST(0x3371ffff)
#define EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_SHIFT)
#define EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_RANGE                   10:0
#define EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_WOFFSET                 0x0
#define EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_DEFAULT                 _MK_MASK_CONST(0x20)
#define EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLLCAL_CTRL_START_TRIM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_1_0_E_DDLL_PWRD_SHIFT                       _MK_SHIFT_CONST(11)
#define EMC_DLL_CFG_1_0_E_DDLL_PWRD_FIELD                       _MK_FIELD_CONST(0x1, EMC_DLL_CFG_1_0_E_DDLL_PWRD_SHIFT)
#define EMC_DLL_CFG_1_0_E_DDLL_PWRD_RANGE                       11:11
#define EMC_DLL_CFG_1_0_E_DDLL_PWRD_WOFFSET                     0x0
#define EMC_DLL_CFG_1_0_E_DDLL_PWRD_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_E_DDLL_PWRD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_1_0_E_DDLL_PWRD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_E_DDLL_PWRD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_1_0_DDLL_RFU_SHIFT                  _MK_SHIFT_CONST(12)
#define EMC_DLL_CFG_1_0_DDLL_RFU_FIELD                  _MK_FIELD_CONST(0xf, EMC_DLL_CFG_1_0_DDLL_RFU_SHIFT)
#define EMC_DLL_CFG_1_0_DDLL_RFU_RANGE                  15:12
#define EMC_DLL_CFG_1_0_DDLL_RFU_WOFFSET                        0x0
#define EMC_DLL_CFG_1_0_DDLL_RFU_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_RFU_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_1_0_DDLL_RFU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_RFU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_1_0_DDLL_BYPASS_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_DLL_CFG_1_0_DDLL_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, EMC_DLL_CFG_1_0_DDLL_BYPASS_SHIFT)
#define EMC_DLL_CFG_1_0_DDLL_BYPASS_RANGE                       16:16
#define EMC_DLL_CFG_1_0_DDLL_BYPASS_WOFFSET                     0x0
#define EMC_DLL_CFG_1_0_DDLL_BYPASS_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_1_0_DDLL_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_FIELD                 _MK_FIELD_CONST(0x1, EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_SHIFT)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_RANGE                 20:20
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_WOFFSET                       0x0
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_E_WB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_SHIFT                   _MK_SHIFT_CONST(21)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_FIELD                   _MK_FIELD_CONST(0x1, EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_SHIFT)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_RANGE                   21:21
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_WOFFSET                 0x0
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_VDDA_E_REG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_SHIFT                   _MK_SHIFT_CONST(22)
#define EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_FIELD                   _MK_FIELD_CONST(0x1, EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_SHIFT)
#define EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_RANGE                   22:22
#define EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_WOFFSET                 0x0
#define EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTLP_VDDA_E_REGSW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_FIELD                        _MK_FIELD_CONST(0x3, EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_SHIFT)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_RANGE                        25:24
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_WOFFSET                      0x0
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTDDLL_SPARE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_FIELD                 _MK_FIELD_CONST(0x3, EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_SHIFT)
#define EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_RANGE                 29:28
#define EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_WOFFSET                       0x0
#define EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_1_0_DDLL_VTTCDB_SPARE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_DLL_CFG_2_0
#define EMC_DLL_CFG_2_0                 _MK_ADDR_CONST(0x5f8)
#define EMC_DLL_CFG_2_0_SECURE                  0x0
#define EMC_DLL_CFG_2_0_SCR                     0
#define EMC_DLL_CFG_2_0_WORD_COUNT                      0x1
#define EMC_DLL_CFG_2_0_RESET_VAL                       _MK_MASK_CONST(0x40499)
#define EMC_DLL_CFG_2_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define EMC_DLL_CFG_2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_2_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define EMC_DLL_CFG_2_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_FIELD                     _MK_FIELD_CONST(0xf, EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_SHIFT)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_RANGE                     3:0
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_WOFFSET                   0x0
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_DEFAULT                   _MK_MASK_CONST(0x9)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LVL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_SHIFT                      _MK_SHIFT_CONST(4)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_FIELD                      _MK_FIELD_CONST(0xf, EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_SHIFT)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_RANGE                      7:4
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_WOFFSET                    0x0
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_DEFAULT                    _MK_MASK_CONST(0x9)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LVL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_FIELD                    _MK_FIELD_CONST(0xff, EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_SHIFT)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_RANGE                    15:8
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_WOFFSET                  0x0
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_DEFAULT                  _MK_MASK_CONST(0x4)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_2_0_DDLL_VTTDDLL_VDDA_LOAD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_FIELD                     _MK_FIELD_CONST(0xff, EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_SHIFT)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_RANGE                     23:16
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_WOFFSET                   0x0
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_DEFAULT                   _MK_MASK_CONST(0x4)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_2_0_DDLL_VTTCDB_VDDA_LOAD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_DLL_CFG_3_0
#define EMC_DLL_CFG_3_0                 _MK_ADDR_CONST(0x5fc)
#define EMC_DLL_CFG_3_0_SECURE                  0x0
#define EMC_DLL_CFG_3_0_SCR                     0
#define EMC_DLL_CFG_3_0_WORD_COUNT                      0x1
#define EMC_DLL_CFG_3_0_RESET_VAL                       _MK_MASK_CONST(0x111010)
#define EMC_DLL_CFG_3_0_RESET_MASK                      _MK_MASK_CONST(0x331f1f)
#define EMC_DLL_CFG_3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_3_0_READ_MASK                       _MK_MASK_CONST(0x331f1f)
#define EMC_DLL_CFG_3_0_WRITE_MASK                      _MK_MASK_CONST(0x331f1f)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_FIELD                    _MK_FIELD_CONST(0x1f, EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_SHIFT)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_RANGE                    4:0
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_WOFFSET                  0x0
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_DEFAULT                  _MK_MASK_CONST(0x10)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_FIELD                     _MK_FIELD_CONST(0x1f, EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_SHIFT)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_RANGE                     12:8
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_WOFFSET                   0x0
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_DEFAULT                   _MK_MASK_CONST(0x10)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_FIELD                 _MK_FIELD_CONST(0x3, EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_SHIFT)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_RANGE                 17:16
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_WOFFSET                       0x0
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_WB_CTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_SHIFT)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_RANGE                  21:20
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_WOFFSET                        0x0
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_WB_CTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_CMD_0
#define EMC_TRAINING_CMD_0                      _MK_ADDR_CONST(0xe00)
#define EMC_TRAINING_CMD_0_SECURE                       0x0
#define EMC_TRAINING_CMD_0_SCR                  0
#define EMC_TRAINING_CMD_0_WORD_COUNT                   0x1
#define EMC_TRAINING_CMD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_RESET_MASK                   _MK_MASK_CONST(0xc00001ff)
#define EMC_TRAINING_CMD_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_READ_MASK                    _MK_MASK_CONST(0xc00001ff)
#define EMC_TRAINING_CMD_0_WRITE_MASK                   _MK_MASK_CONST(0xc00001ff)
#define EMC_TRAINING_CMD_0_PRIME_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_TRAINING_CMD_0_PRIME_FIELD                  _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_PRIME_SHIFT)
#define EMC_TRAINING_CMD_0_PRIME_RANGE                  0:0
#define EMC_TRAINING_CMD_0_PRIME_WOFFSET                        0x0
#define EMC_TRAINING_CMD_0_PRIME_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_PRIME_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_PRIME_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_PRIME_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_PRIME_INIT_ENUM                      DISABLED
#define EMC_TRAINING_CMD_0_PRIME_DISABLED                       _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_PRIME_ENABLED                        _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_CA_SHIFT                     _MK_SHIFT_CONST(1)
#define EMC_TRAINING_CMD_0_CA_FIELD                     _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_CA_SHIFT)
#define EMC_TRAINING_CMD_0_CA_RANGE                     1:1
#define EMC_TRAINING_CMD_0_CA_WOFFSET                   0x0
#define EMC_TRAINING_CMD_0_CA_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_CA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_CA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_CA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_CA_INIT_ENUM                 DISABLED
#define EMC_TRAINING_CMD_0_CA_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_CA_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_RD_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_TRAINING_CMD_0_RD_FIELD                     _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_RD_SHIFT)
#define EMC_TRAINING_CMD_0_RD_RANGE                     2:2
#define EMC_TRAINING_CMD_0_RD_WOFFSET                   0x0
#define EMC_TRAINING_CMD_0_RD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_RD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_RD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_RD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_RD_INIT_ENUM                 DISABLED
#define EMC_TRAINING_CMD_0_RD_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_RD_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_WR_SHIFT                     _MK_SHIFT_CONST(3)
#define EMC_TRAINING_CMD_0_WR_FIELD                     _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_WR_SHIFT)
#define EMC_TRAINING_CMD_0_WR_RANGE                     3:3
#define EMC_TRAINING_CMD_0_WR_WOFFSET                   0x0
#define EMC_TRAINING_CMD_0_WR_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_WR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_WR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_WR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_WR_INIT_ENUM                 DISABLED
#define EMC_TRAINING_CMD_0_WR_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_WR_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_QUSE_SHIFT                   _MK_SHIFT_CONST(4)
#define EMC_TRAINING_CMD_0_QUSE_FIELD                   _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_QUSE_SHIFT)
#define EMC_TRAINING_CMD_0_QUSE_RANGE                   4:4
#define EMC_TRAINING_CMD_0_QUSE_WOFFSET                 0x0
#define EMC_TRAINING_CMD_0_QUSE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_QUSE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_QUSE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_QUSE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_QUSE_INIT_ENUM                       DISABLED
#define EMC_TRAINING_CMD_0_QUSE_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_QUSE_ENABLED                 _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_CA_VREF_SHIFT                        _MK_SHIFT_CONST(5)
#define EMC_TRAINING_CMD_0_CA_VREF_FIELD                        _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_CA_VREF_SHIFT)
#define EMC_TRAINING_CMD_0_CA_VREF_RANGE                        5:5
#define EMC_TRAINING_CMD_0_CA_VREF_WOFFSET                      0x0
#define EMC_TRAINING_CMD_0_CA_VREF_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_CA_VREF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_CA_VREF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_CA_VREF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_CA_VREF_INIT_ENUM                    DISABLED
#define EMC_TRAINING_CMD_0_CA_VREF_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_CA_VREF_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_WR_VREF_SHIFT                        _MK_SHIFT_CONST(6)
#define EMC_TRAINING_CMD_0_WR_VREF_FIELD                        _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_WR_VREF_SHIFT)
#define EMC_TRAINING_CMD_0_WR_VREF_RANGE                        6:6
#define EMC_TRAINING_CMD_0_WR_VREF_WOFFSET                      0x0
#define EMC_TRAINING_CMD_0_WR_VREF_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_WR_VREF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_WR_VREF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_WR_VREF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_WR_VREF_INIT_ENUM                    DISABLED
#define EMC_TRAINING_CMD_0_WR_VREF_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_WR_VREF_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_RD_VREF_SHIFT                        _MK_SHIFT_CONST(7)
#define EMC_TRAINING_CMD_0_RD_VREF_FIELD                        _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_RD_VREF_SHIFT)
#define EMC_TRAINING_CMD_0_RD_VREF_RANGE                        7:7
#define EMC_TRAINING_CMD_0_RD_VREF_WOFFSET                      0x0
#define EMC_TRAINING_CMD_0_RD_VREF_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_RD_VREF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_RD_VREF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_RD_VREF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_RD_VREF_INIT_ENUM                    DISABLED
#define EMC_TRAINING_CMD_0_RD_VREF_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_RD_VREF_ENABLED                      _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_QUSE_VREF_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_TRAINING_CMD_0_QUSE_VREF_FIELD                      _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_QUSE_VREF_SHIFT)
#define EMC_TRAINING_CMD_0_QUSE_VREF_RANGE                      8:8
#define EMC_TRAINING_CMD_0_QUSE_VREF_WOFFSET                    0x0
#define EMC_TRAINING_CMD_0_QUSE_VREF_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_QUSE_VREF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_QUSE_VREF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_QUSE_VREF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_QUSE_VREF_INIT_ENUM                  DISABLED
#define EMC_TRAINING_CMD_0_QUSE_VREF_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_QUSE_VREF_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_PERIODIC_SHIFT                       _MK_SHIFT_CONST(30)
#define EMC_TRAINING_CMD_0_PERIODIC_FIELD                       _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_PERIODIC_SHIFT)
#define EMC_TRAINING_CMD_0_PERIODIC_RANGE                       30:30
#define EMC_TRAINING_CMD_0_PERIODIC_WOFFSET                     0x0
#define EMC_TRAINING_CMD_0_PERIODIC_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_PERIODIC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_PERIODIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_PERIODIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_PERIODIC_INIT_ENUM                   DISABLED
#define EMC_TRAINING_CMD_0_PERIODIC_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_PERIODIC_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_TRAINING_CMD_0_GO_SHIFT                     _MK_SHIFT_CONST(31)
#define EMC_TRAINING_CMD_0_GO_FIELD                     _MK_FIELD_CONST(0x1, EMC_TRAINING_CMD_0_GO_SHIFT)
#define EMC_TRAINING_CMD_0_GO_RANGE                     31:31
#define EMC_TRAINING_CMD_0_GO_WOFFSET                   0x0
#define EMC_TRAINING_CMD_0_GO_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_GO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CMD_0_GO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_GO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CMD_0_GO_INIT_ENUM                 DISABLED
#define EMC_TRAINING_CMD_0_GO_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_TRAINING_CMD_0_GO_ENABLED                   _MK_ENUM_CONST(1)


// Register EMC_TRAINING_CTRL_0
#define EMC_TRAINING_CTRL_0                     _MK_ADDR_CONST(0xe04)
#define EMC_TRAINING_CTRL_0_SECURE                      0x0
#define EMC_TRAINING_CTRL_0_SCR                         0
#define EMC_TRAINING_CTRL_0_WORD_COUNT                  0x1
#define EMC_TRAINING_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x9080)
#define EMC_TRAINING_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x1ffff)
#define EMC_TRAINING_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x1ffff)
#define EMC_TRAINING_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x1ffff)
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_FIELD                 _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_ASYNC_UPDATES_SHIFT)
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_RANGE                 0:0
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_WOFFSET                       0x0
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_INIT_ENUM                     DISABLED
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_DISABLED                      _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_ASYNC_UPDATES_ENABLED                       _MK_ENUM_CONST(1)

#define EMC_TRAINING_CTRL_0_REFRESH_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_TRAINING_CTRL_0_REFRESH_FIELD                       _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_REFRESH_SHIFT)
#define EMC_TRAINING_CTRL_0_REFRESH_RANGE                       1:1
#define EMC_TRAINING_CTRL_0_REFRESH_WOFFSET                     0x0
#define EMC_TRAINING_CTRL_0_REFRESH_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_REFRESH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_REFRESH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_REFRESH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_REFRESH_INIT_ENUM                   DISABLED
#define EMC_TRAINING_CTRL_0_REFRESH_DISABLED                    _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_REFRESH_ENABLED                     _MK_ENUM_CONST(1)

#define EMC_TRAINING_CTRL_0_REFRESH_CA_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_TRAINING_CTRL_0_REFRESH_CA_FIELD                    _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_REFRESH_CA_SHIFT)
#define EMC_TRAINING_CTRL_0_REFRESH_CA_RANGE                    2:2
#define EMC_TRAINING_CTRL_0_REFRESH_CA_WOFFSET                  0x0
#define EMC_TRAINING_CTRL_0_REFRESH_CA_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_REFRESH_CA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_REFRESH_CA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_REFRESH_CA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_REFRESH_CA_INIT_ENUM                        DISABLED
#define EMC_TRAINING_CTRL_0_REFRESH_CA_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_REFRESH_CA_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_TRAINING_CTRL_0_RPT_MODE_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_TRAINING_CTRL_0_RPT_MODE_FIELD                      _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_RPT_MODE_SHIFT)
#define EMC_TRAINING_CTRL_0_RPT_MODE_RANGE                      3:3
#define EMC_TRAINING_CTRL_0_RPT_MODE_WOFFSET                    0x0
#define EMC_TRAINING_CTRL_0_RPT_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_RPT_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_RPT_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_RPT_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_RPT_MODE_INIT_ENUM                  DISABLED
#define EMC_TRAINING_CTRL_0_RPT_MODE_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_RPT_MODE_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_TRAINING_CTRL_0_IFIFO_WRPTR_SHIFT                   _MK_SHIFT_CONST(4)
#define EMC_TRAINING_CTRL_0_IFIFO_WRPTR_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_CTRL_0_IFIFO_WRPTR_SHIFT)
#define EMC_TRAINING_CTRL_0_IFIFO_WRPTR_RANGE                   11:4
#define EMC_TRAINING_CTRL_0_IFIFO_WRPTR_WOFFSET                 0x0
#define EMC_TRAINING_CTRL_0_IFIFO_WRPTR_DEFAULT                 _MK_MASK_CONST(0x8)
#define EMC_TRAINING_CTRL_0_IFIFO_WRPTR_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CTRL_0_IFIFO_WRPTR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_IFIFO_WRPTR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_TRAINING_CTRL_0_QUSE_MODE_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_CTRL_0_QUSE_MODE_FIELD                     _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_QUSE_MODE_SHIFT)
#define EMC_TRAINING_CTRL_0_QUSE_MODE_RANGE                     12:12
#define EMC_TRAINING_CTRL_0_QUSE_MODE_WOFFSET                   0x0
#define EMC_TRAINING_CTRL_0_QUSE_MODE_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_QUSE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_QUSE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_QUSE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_QUSE_MODE_INIT_ENUM                 IFIFO_WRPTR
#define EMC_TRAINING_CTRL_0_QUSE_MODE_READ_DATA                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_QUSE_MODE_IFIFO_WRPTR                       _MK_ENUM_CONST(1)

#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_SHIFT                     _MK_SHIFT_CONST(13)
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_FIELD                     _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_SHIFT)
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_RANGE                     13:13
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_WOFFSET                   0x0
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_INIT_ENUM                 DISABLED
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_DISABLED                  _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_UPDATE_QUSE_RD_TR_ENABLED                   _MK_ENUM_CONST(1)

#define EMC_TRAINING_CTRL_0_SWAP_RANK_SHIFT                     _MK_SHIFT_CONST(14)
#define EMC_TRAINING_CTRL_0_SWAP_RANK_FIELD                     _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_SWAP_RANK_SHIFT)
#define EMC_TRAINING_CTRL_0_SWAP_RANK_RANGE                     14:14
#define EMC_TRAINING_CTRL_0_SWAP_RANK_WOFFSET                   0x0
#define EMC_TRAINING_CTRL_0_SWAP_RANK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_SWAP_RANK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_SWAP_RANK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_SWAP_RANK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_SWAP_RANK_INIT_ENUM                 RANK0
#define EMC_TRAINING_CTRL_0_SWAP_RANK_RANK0                     _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_SWAP_RANK_RANK1                     _MK_ENUM_CONST(1)

#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_SHIFT                    _MK_SHIFT_CONST(15)
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_FIELD                    _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_SHIFT)
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_RANGE                    15:15
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_WOFFSET                  0x0
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_INIT_ENUM                        ENABLED
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_DISABLED                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_TR_IN_SELF_REFRESH_ENABLED                  _MK_ENUM_CONST(1)

#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_FIELD                        _MK_FIELD_CONST(0x1, EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_SHIFT)
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_RANGE                        16:16
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_WOFFSET                      0x0
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_INIT_ENUM                    DISABLED
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_DISABLED                     _MK_ENUM_CONST(0)
#define EMC_TRAINING_CTRL_0_FORCE_DR_TO_SR_ENABLED                      _MK_ENUM_CONST(1)


// Register EMC_TRAINING_STATUS_0
#define EMC_TRAINING_STATUS_0                   _MK_ADDR_CONST(0xe08)
#define EMC_TRAINING_STATUS_0_SECURE                    0x0
#define EMC_TRAINING_STATUS_0_SCR                       0
#define EMC_TRAINING_STATUS_0_WORD_COUNT                        0x1
#define EMC_TRAINING_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define EMC_TRAINING_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define EMC_TRAINING_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_STATUS_0_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_TRAINING_STATUS_0_STATUS_FIELD                      _MK_FIELD_CONST(0x3, EMC_TRAINING_STATUS_0_STATUS_SHIFT)
#define EMC_TRAINING_STATUS_0_STATUS_RANGE                      1:0
#define EMC_TRAINING_STATUS_0_STATUS_WOFFSET                    0x0
#define EMC_TRAINING_STATUS_0_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_STATUS_0_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_TRAINING_STATUS_0_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_STATUS_0_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_STATUS_0_STATUS_INIT_ENUM                  DONE
#define EMC_TRAINING_STATUS_0_STATUS_DONE                       _MK_ENUM_CONST(0)
#define EMC_TRAINING_STATUS_0_STATUS_RUNNING                    _MK_ENUM_CONST(1)
#define EMC_TRAINING_STATUS_0_STATUS_ERROR                      _MK_ENUM_CONST(2)


// Register EMC_TRAINING_QUSE_CORS_CTRL_0
#define EMC_TRAINING_QUSE_CORS_CTRL_0                   _MK_ADDR_CONST(0xe0c)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_SECURE                    0x0
#define EMC_TRAINING_QUSE_CORS_CTRL_0_SCR                       0
#define EMC_TRAINING_QUSE_CORS_CTRL_0_WORD_COUNT                        0x1
#define EMC_TRAINING_QUSE_CORS_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x111e000)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x1ff7fdff)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x1ff7fdff)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x1ff7fdff)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_FIELD                 _MK_FIELD_CONST(0x1ff, EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_RANGE                 8:0
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_WOFFSET                       0x0
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_INIT_ENUM                     ZERO
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MIN_ZERO                  _MK_ENUM_CONST(0)

#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_FIELD                 _MK_FIELD_CONST(0x1ff, EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_RANGE                 18:10
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_WOFFSET                       0x0
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_DEFAULT                       _MK_MASK_CONST(0x78)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_INIT_ENUM                     PROD
#define EMC_TRAINING_QUSE_CORS_CTRL_0_MAX_PROD                  _MK_ENUM_CONST(120)

#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_FIELD                        _MK_FIELD_CONST(0xf, EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_RANGE                        23:20
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_WOFFSET                      0x0
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_INIT_ENUM                    ONE
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_ZERO                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_ONE                  _MK_ENUM_CONST(1)

#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SHIFT)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_RANGE                     27:24
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_WOFFSET                   0x0
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_INIT_ENUM                 ONE
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_ZERO                      _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_ONE                       _MK_ENUM_CONST(1)

#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_FIELD                        _MK_FIELD_CONST(0x1, EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_SHIFT)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_RANGE                        28:28
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_WOFFSET                      0x0
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_INIT_ENUM                    ZERO
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_ZERO                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_CORS_CTRL_0_STEP_LN_SIZE_ONE                  _MK_ENUM_CONST(1)


// Register EMC_TRAINING_QUSE_FINE_CTRL_0
#define EMC_TRAINING_QUSE_FINE_CTRL_0                   _MK_ADDR_CONST(0xe10)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_SECURE                    0x0
#define EMC_TRAINING_QUSE_FINE_CTRL_0_SCR                       0
#define EMC_TRAINING_QUSE_FINE_CTRL_0_WORD_COUNT                        0x1
#define EMC_TRAINING_QUSE_FINE_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x1110ffc1)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_FIELD                 _MK_FIELD_CONST(0x3ff, EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_RANGE                 9:0
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_WOFFSET                       0x0
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_DEFAULT                       _MK_MASK_CONST(0x3c1)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_INIT_ENUM                     MINUS_63
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MIN_MINUS_63                      _MK_ENUM_CONST(961)

#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_FIELD                 _MK_FIELD_CONST(0x3ff, EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_RANGE                 19:10
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_WOFFSET                       0x0
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_DEFAULT                       _MK_MASK_CONST(0x3f)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_INIT_ENUM                     PLUS_63
#define EMC_TRAINING_QUSE_FINE_CTRL_0_MAX_PLUS_63                       _MK_ENUM_CONST(63)

#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_FIELD                        _MK_FIELD_CONST(0xf, EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_RANGE                        23:20
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_WOFFSET                      0x0
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_INIT_ENUM                    ONE
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_ZERO                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_ONE                  _MK_ENUM_CONST(1)

#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SHIFT)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_RANGE                     27:24
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_WOFFSET                   0x0
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_INIT_ENUM                 ONE
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_ZERO                      _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_ONE                       _MK_ENUM_CONST(1)

#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_FIELD                        _MK_FIELD_CONST(0x1, EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_SHIFT)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_RANGE                        28:28
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_WOFFSET                      0x0
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_INIT_ENUM                    ONE
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_ZERO                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_FINE_CTRL_0_STEP_LN_SIZE_ONE                  _MK_ENUM_CONST(1)


// Register EMC_TRAINING_QUSE_CTRL_MISC_0
#define EMC_TRAINING_QUSE_CTRL_MISC_0                   _MK_ADDR_CONST(0xe14)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_SECURE                    0x0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_SCR                       0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_WORD_COUNT                        0x1
#define EMC_TRAINING_QUSE_CTRL_MISC_0_RESET_VAL                         _MK_MASK_CONST(0x15081000)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_SHIFT)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_RANGE                   7:0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_WOFFSET                 0x0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_INIT_ENUM                       ZERO
#define EMC_TRAINING_QUSE_CTRL_MISC_0_ERR_LIMIT_ZERO                    _MK_ENUM_CONST(0)

#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_SHIFT)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_RANGE                 11:8
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_WOFFSET                       0x0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_INIT_ENUM                     ONE
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_ONE                   _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_TWO                   _MK_ENUM_CONST(1)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_THREE                 _MK_ENUM_CONST(2)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_BURST_COUNT_FOUR                  _MK_ENUM_CONST(3)

#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_FIELD                     _MK_FIELD_CONST(0x3, EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_SHIFT)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_RANGE                     13:12
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_WOFFSET                   0x0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_INIT_ENUM                 MPC
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_FIFO                      _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATTERN_MPC                       _MK_ENUM_CONST(1)

#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_SHIFT                       _MK_SHIFT_CONST(14)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_FIELD                       _MK_FIELD_CONST(0x3, EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_SHIFT)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_RANGE                       15:14
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_WOFFSET                     0x0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_INIT_ENUM                   BYTE
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_BYTE                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_LEVEL_BIT                 _MK_ENUM_CONST(1)

#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_FIELD                  _MK_FIELD_CONST(0xff, EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_SHIFT)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_RANGE                  23:16
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_WOFFSET                        0x0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_DEFAULT                        _MK_MASK_CONST(0x8)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_FIELD                  _MK_FIELD_CONST(0xff, EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_SHIFT)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_RANGE                  31:24
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_WOFFSET                        0x0
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_DEFAULT                        _MK_MASK_CONST(0x15)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_CTRL_MISC_0_PATRAM_MAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_WRITE_FINE_CTRL_0
#define EMC_TRAINING_WRITE_FINE_CTRL_0                  _MK_ADDR_CONST(0xe18)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_SECURE                   0x0
#define EMC_TRAINING_WRITE_FINE_CTRL_0_SCR                      0
#define EMC_TRAINING_WRITE_FINE_CTRL_0_WORD_COUNT                       0x1
#define EMC_TRAINING_WRITE_FINE_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x11150000)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_FIELD                        _MK_FIELD_CONST(0x3ff, EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_RANGE                        9:0
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_WOFFSET                      0x0
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_INIT_ENUM                    ZERO
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MIN_ZERO                 _MK_ENUM_CONST(0)

#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_FIELD                        _MK_FIELD_CONST(0x3ff, EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_RANGE                        19:10
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_WOFFSET                      0x0
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_DEFAULT                      _MK_MASK_CONST(0x140)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_INIT_ENUM                    PROD
#define EMC_TRAINING_WRITE_FINE_CTRL_0_MAX_PROD                 _MK_ENUM_CONST(320)

#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_FIELD                       _MK_FIELD_CONST(0xf, EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_RANGE                       23:20
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_WOFFSET                     0x0
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_INIT_ENUM                   ONE
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_ZERO                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_ONE                 _MK_ENUM_CONST(1)

#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_FIELD                    _MK_FIELD_CONST(0xf, EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SHIFT)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_RANGE                    27:24
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_WOFFSET                  0x0
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_DEFAULT                  _MK_MASK_CONST(0x1)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_INIT_ENUM                        ONE
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_ZERO                     _MK_ENUM_CONST(0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_ONE                      _MK_ENUM_CONST(1)

#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_SHIFT                       _MK_SHIFT_CONST(28)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_FIELD                       _MK_FIELD_CONST(0x1, EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_SHIFT)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_RANGE                       28:28
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_WOFFSET                     0x0
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_INIT_ENUM                   ONE
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_ZERO                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_WRITE_FINE_CTRL_0_STEP_LN_SIZE_ONE                 _MK_ENUM_CONST(1)


// Register EMC_TRAINING_WRITE_CTRL_MISC_0
#define EMC_TRAINING_WRITE_CTRL_MISC_0                  _MK_ADDR_CONST(0xe1c)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_SECURE                   0x0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_SCR                      0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_WORD_COUNT                       0x1
#define EMC_TRAINING_WRITE_CTRL_MISC_0_RESET_VAL                        _MK_MASK_CONST(0x7000300)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_FIELD                  _MK_FIELD_CONST(0xff, EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_SHIFT)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_RANGE                  7:0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_WOFFSET                        0x0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_INIT_ENUM                      ZERO
#define EMC_TRAINING_WRITE_CTRL_MISC_0_ERR_LIMIT_ZERO                   _MK_ENUM_CONST(0)

#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_FIELD                        _MK_FIELD_CONST(0xf, EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_SHIFT)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_RANGE                        11:8
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_WOFFSET                      0x0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_DEFAULT                      _MK_MASK_CONST(0x3)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_INIT_ENUM                    FOUR
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_ONE                  _MK_ENUM_CONST(0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_TWO                  _MK_ENUM_CONST(1)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_THREE                        _MK_ENUM_CONST(2)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_BURST_COUNT_FOUR                 _MK_ENUM_CONST(3)

#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_SHIFT                    _MK_SHIFT_CONST(12)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_FIELD                    _MK_FIELD_CONST(0x3, EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_SHIFT)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_RANGE                    13:12
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_WOFFSET                  0x0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_INIT_ENUM                        FIFO
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_FIFO                     _MK_ENUM_CONST(0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATTERN_MPC                      _MK_ENUM_CONST(1)

#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_SHIFT                      _MK_SHIFT_CONST(14)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_FIELD                      _MK_FIELD_CONST(0x3, EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_SHIFT)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_RANGE                      15:14
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_WOFFSET                    0x0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_INIT_ENUM                  BYTE
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_BYTE                       _MK_ENUM_CONST(0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_LEVEL_BIT                        _MK_ENUM_CONST(1)

#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_SHIFT)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_RANGE                 23:16
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_WOFFSET                       0x0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_SHIFT)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_RANGE                 31:24
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_WOFFSET                       0x0
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_DEFAULT                       _MK_MASK_CONST(0x7)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_CTRL_MISC_0_PATRAM_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_WRITE_VREF_CTRL_0
#define EMC_TRAINING_WRITE_VREF_CTRL_0                  _MK_ADDR_CONST(0xe20)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_SECURE                   0x0
#define EMC_TRAINING_WRITE_VREF_CTRL_0_SCR                      0
#define EMC_TRAINING_WRITE_VREF_CTRL_0_WORD_COUNT                       0x1
#define EMC_TRAINING_WRITE_VREF_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x103200)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_READ_MASK                        _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_RANGE                        7:0
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_WOFFSET                      0x0
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_INIT_ENUM                    ZERO
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MIN_ZERO                 _MK_ENUM_CONST(0)

#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_RANGE                        15:8
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_WOFFSET                      0x0
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_DEFAULT                      _MK_MASK_CONST(0x32)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_INIT_ENUM                    PROD
#define EMC_TRAINING_WRITE_VREF_CTRL_0_MAX_PROD                 _MK_ENUM_CONST(50)

#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_FIELD                       _MK_FIELD_CONST(0xf, EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_RANGE                       23:20
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_WOFFSET                     0x0
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_INIT_ENUM                   ONE
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_ZERO                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_WRITE_VREF_CTRL_0_STEP_ONE                 _MK_ENUM_CONST(1)


// Register EMC_TRAINING_READ_FINE_CTRL_0
#define EMC_TRAINING_READ_FINE_CTRL_0                   _MK_ADDR_CONST(0xe24)
#define EMC_TRAINING_READ_FINE_CTRL_0_SECURE                    0x0
#define EMC_TRAINING_READ_FINE_CTRL_0_SCR                       0
#define EMC_TRAINING_READ_FINE_CTRL_0_WORD_COUNT                        0x1
#define EMC_TRAINING_READ_FINE_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x1110fc00)
#define EMC_TRAINING_READ_FINE_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_READ_FINE_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_READ_FINE_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_FIELD                 _MK_FIELD_CONST(0x3ff, EMC_TRAINING_READ_FINE_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_RANGE                 9:0
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_WOFFSET                       0x0
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_INIT_ENUM                     ZERO
#define EMC_TRAINING_READ_FINE_CTRL_0_MIN_ZERO                  _MK_ENUM_CONST(0)

#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_FIELD                 _MK_FIELD_CONST(0x3ff, EMC_TRAINING_READ_FINE_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_RANGE                 19:10
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_WOFFSET                       0x0
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_DEFAULT                       _MK_MASK_CONST(0x3f)
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_INIT_ENUM                     PROD
#define EMC_TRAINING_READ_FINE_CTRL_0_MAX_PROD                  _MK_ENUM_CONST(63)

#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_FIELD                        _MK_FIELD_CONST(0xf, EMC_TRAINING_READ_FINE_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_RANGE                        23:20
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_WOFFSET                      0x0
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_INIT_ENUM                    ONE
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_ZERO                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_ONE                  _MK_ENUM_CONST(1)

#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SHIFT)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_RANGE                     27:24
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_WOFFSET                   0x0
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_INIT_ENUM                 ONE
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_ZERO                      _MK_ENUM_CONST(0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_ONE                       _MK_ENUM_CONST(1)

#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_FIELD                        _MK_FIELD_CONST(0x1, EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_SHIFT)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_RANGE                        28:28
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_WOFFSET                      0x0
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_INIT_ENUM                    ONE
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_ZERO                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_READ_FINE_CTRL_0_STEP_LN_SIZE_ONE                  _MK_ENUM_CONST(1)


// Register EMC_TRAINING_READ_CTRL_MISC_0
#define EMC_TRAINING_READ_CTRL_MISC_0                   _MK_ADDR_CONST(0xe28)
#define EMC_TRAINING_READ_CTRL_MISC_0_SECURE                    0x0
#define EMC_TRAINING_READ_CTRL_MISC_0_SCR                       0
#define EMC_TRAINING_READ_CTRL_MISC_0_WORD_COUNT                        0x1
#define EMC_TRAINING_READ_CTRL_MISC_0_RESET_VAL                         _MK_MASK_CONST(0x15081300)
#define EMC_TRAINING_READ_CTRL_MISC_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_READ_CTRL_MISC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_READ_CTRL_MISC_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_SHIFT)
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_RANGE                   7:0
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_WOFFSET                 0x0
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_INIT_ENUM                       ZERO
#define EMC_TRAINING_READ_CTRL_MISC_0_ERR_LIMIT_ZERO                    _MK_ENUM_CONST(0)

#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_SHIFT)
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_RANGE                 11:8
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_WOFFSET                       0x0
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_DEFAULT                       _MK_MASK_CONST(0x3)
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_INIT_ENUM                     FOUR
#define EMC_TRAINING_READ_CTRL_MISC_0_BURST_COUNT_FOUR                  _MK_ENUM_CONST(3)

#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_FIELD                     _MK_FIELD_CONST(0x3, EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_SHIFT)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_RANGE                     13:12
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_WOFFSET                   0x0
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_INIT_ENUM                 MPC
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_FIFO                      _MK_ENUM_CONST(0)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATTERN_MPC                       _MK_ENUM_CONST(1)

#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_SHIFT                       _MK_SHIFT_CONST(14)
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_FIELD                       _MK_FIELD_CONST(0x3, EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_SHIFT)
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_RANGE                       15:14
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_WOFFSET                     0x0
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_INIT_ENUM                   BYTE
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_BYTE                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_READ_CTRL_MISC_0_LEVEL_BIT                 _MK_ENUM_CONST(1)

#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_FIELD                  _MK_FIELD_CONST(0xff, EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_SHIFT)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_RANGE                  23:16
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_WOFFSET                        0x0
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_DEFAULT                        _MK_MASK_CONST(0x8)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_FIELD                  _MK_FIELD_CONST(0xff, EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_SHIFT)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_RANGE                  31:24
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_WOFFSET                        0x0
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_DEFAULT                        _MK_MASK_CONST(0x15)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_CTRL_MISC_0_PATRAM_MAX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_READ_VREF_CTRL_0
#define EMC_TRAINING_READ_VREF_CTRL_0                   _MK_ADDR_CONST(0xe2c)
#define EMC_TRAINING_READ_VREF_CTRL_0_SECURE                    0x0
#define EMC_TRAINING_READ_VREF_CTRL_0_SCR                       0
#define EMC_TRAINING_READ_VREF_CTRL_0_WORD_COUNT                        0x1
#define EMC_TRAINING_READ_VREF_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x103f00)
#define EMC_TRAINING_READ_VREF_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_READ_VREF_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_READ_VREF_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_READ_VREF_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_RANGE                 7:0
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_WOFFSET                       0x0
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_INIT_ENUM                     ZERO
#define EMC_TRAINING_READ_VREF_CTRL_0_MIN_ZERO                  _MK_ENUM_CONST(0)

#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_READ_VREF_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_RANGE                 15:8
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_WOFFSET                       0x0
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_DEFAULT                       _MK_MASK_CONST(0x3f)
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_INIT_ENUM                     PROD
#define EMC_TRAINING_READ_VREF_CTRL_0_MAX_PROD                  _MK_ENUM_CONST(63)

#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_FIELD                        _MK_FIELD_CONST(0xf, EMC_TRAINING_READ_VREF_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_RANGE                        23:20
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_WOFFSET                      0x0
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_INIT_ENUM                    ONE
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_ZERO                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_READ_VREF_CTRL_0_STEP_ONE                  _MK_ENUM_CONST(1)


// Register EMC_TRAINING_CA_FINE_CTRL_0
#define EMC_TRAINING_CA_FINE_CTRL_0                     _MK_ADDR_CONST(0xe30)
#define EMC_TRAINING_CA_FINE_CTRL_0_SECURE                      0x0
#define EMC_TRAINING_CA_FINE_CTRL_0_SCR                         0
#define EMC_TRAINING_CA_FINE_CTRL_0_WORD_COUNT                  0x1
#define EMC_TRAINING_CA_FINE_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x11130030)
#define EMC_TRAINING_CA_FINE_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_CA_FINE_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_CA_FINE_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffffff)
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_TRAINING_CA_FINE_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_RANGE                   9:0
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_WOFFSET                 0x0
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_DEFAULT                 _MK_MASK_CONST(0x30)
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_INIT_ENUM                       PROD
#define EMC_TRAINING_CA_FINE_CTRL_0_MIN_PROD                    _MK_ENUM_CONST(48)

#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_FIELD                   _MK_FIELD_CONST(0x3ff, EMC_TRAINING_CA_FINE_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_RANGE                   19:10
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_WOFFSET                 0x0
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_DEFAULT                 _MK_MASK_CONST(0xc0)
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_INIT_ENUM                       PROD
#define EMC_TRAINING_CA_FINE_CTRL_0_MAX_PROD                    _MK_ENUM_CONST(192)

#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_FIELD                  _MK_FIELD_CONST(0xf, EMC_TRAINING_CA_FINE_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_RANGE                  23:20
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_WOFFSET                        0x0
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_INIT_ENUM                      ONE
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_ZERO                   _MK_ENUM_CONST(0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_ONE                    _MK_ENUM_CONST(1)

#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_FIELD                       _MK_FIELD_CONST(0xf, EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SHIFT)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_RANGE                       27:24
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_WOFFSET                     0x0
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_INIT_ENUM                   ONE
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_ZERO                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_ONE                 _MK_ENUM_CONST(1)

#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_SHIFT                  _MK_SHIFT_CONST(28)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_FIELD                  _MK_FIELD_CONST(0x1, EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_SHIFT)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_RANGE                  28:28
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_WOFFSET                        0x0
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_INIT_ENUM                      ONE
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_ZERO                   _MK_ENUM_CONST(0)
#define EMC_TRAINING_CA_FINE_CTRL_0_STEP_LN_SIZE_ONE                    _MK_ENUM_CONST(1)


// Register EMC_TRAINING_CA_CTRL_MISC_0
#define EMC_TRAINING_CA_CTRL_MISC_0                     _MK_ADDR_CONST(0xe34)
#define EMC_TRAINING_CA_CTRL_MISC_0_SECURE                      0x0
#define EMC_TRAINING_CA_CTRL_MISC_0_SCR                         0
#define EMC_TRAINING_CA_CTRL_MISC_0_WORD_COUNT                  0x1
#define EMC_TRAINING_CA_CTRL_MISC_0_RESET_VAL                   _MK_MASK_CONST(0x1f101300)
#define EMC_TRAINING_CA_CTRL_MISC_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_CA_CTRL_MISC_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_CA_CTRL_MISC_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_FIELD                     _MK_FIELD_CONST(0xff, EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_SHIFT)
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_RANGE                     7:0
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_WOFFSET                   0x0
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_INIT_ENUM                 ZERO
#define EMC_TRAINING_CA_CTRL_MISC_0_ERR_LIMIT_ZERO                      _MK_ENUM_CONST(0)

#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_FIELD                   _MK_FIELD_CONST(0xf, EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_SHIFT)
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_RANGE                   11:8
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_WOFFSET                 0x0
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_DEFAULT                 _MK_MASK_CONST(0x3)
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_INIT_ENUM                       FOUR
#define EMC_TRAINING_CA_CTRL_MISC_0_BURST_COUNT_FOUR                    _MK_ENUM_CONST(3)

#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_FIELD                       _MK_FIELD_CONST(0x3, EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_SHIFT)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_RANGE                       13:12
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_WOFFSET                     0x0
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_INIT_ENUM                   MPC
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_FIFO                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATTERN_MPC                 _MK_ENUM_CONST(1)

#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_SHIFT                 _MK_SHIFT_CONST(14)
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_FIELD                 _MK_FIELD_CONST(0x3, EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_SHIFT)
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_RANGE                 15:14
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_WOFFSET                       0x0
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_INIT_ENUM                     BYTE
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_BYTE                  _MK_ENUM_CONST(0)
#define EMC_TRAINING_CA_CTRL_MISC_0_LEVEL_BIT                   _MK_ENUM_CONST(1)

#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_FIELD                    _MK_FIELD_CONST(0xff, EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_SHIFT)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_RANGE                    23:16
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_WOFFSET                  0x0
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_DEFAULT                  _MK_MASK_CONST(0x10)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_FIELD                    _MK_FIELD_CONST(0xff, EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_SHIFT)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_RANGE                    31:24
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_WOFFSET                  0x0
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_DEFAULT                  _MK_MASK_CONST(0x1f)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC_0_PATRAM_MAX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_CA_CTRL_MISC1_0
#define EMC_TRAINING_CA_CTRL_MISC1_0                    _MK_ADDR_CONST(0xe38)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SECURE                     0x0
#define EMC_TRAINING_CA_CTRL_MISC1_0_SCR                        0
#define EMC_TRAINING_CA_CTRL_MISC1_0_WORD_COUNT                         0x1
#define EMC_TRAINING_CA_CTRL_MISC1_0_RESET_VAL                  _MK_MASK_CONST(0x18)
#define EMC_TRAINING_CA_CTRL_MISC1_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC1_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_CTRL_MISC1_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_FIELD                     _MK_FIELD_CONST(0xff, EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_SHIFT)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_RANGE                     7:0
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_WOFFSET                   0x0
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_DEFAULT                   _MK_MASK_CONST(0x18)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_INIT_ENUM                 PROD
#define EMC_TRAINING_CA_CTRL_MISC1_0_SKIP_CNT_PROD                      _MK_ENUM_CONST(24)


// Register EMC_TRAINING_CA_VREF_CTRL_0
#define EMC_TRAINING_CA_VREF_CTRL_0                     _MK_ADDR_CONST(0xe3c)
#define EMC_TRAINING_CA_VREF_CTRL_0_SECURE                      0x0
#define EMC_TRAINING_CA_VREF_CTRL_0_SCR                         0
#define EMC_TRAINING_CA_VREF_CTRL_0_WORD_COUNT                  0x1
#define EMC_TRAINING_CA_VREF_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x103200)
#define EMC_TRAINING_CA_VREF_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_CA_VREF_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_CA_VREF_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_CA_VREF_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_RANGE                   7:0
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_WOFFSET                 0x0
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_INIT_ENUM                       PROD
#define EMC_TRAINING_CA_VREF_CTRL_0_MIN_PROD                    _MK_ENUM_CONST(0)

#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_CA_VREF_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_RANGE                   15:8
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_WOFFSET                 0x0
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_DEFAULT                 _MK_MASK_CONST(0x32)
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_INIT_ENUM                       PROD
#define EMC_TRAINING_CA_VREF_CTRL_0_MAX_PROD                    _MK_ENUM_CONST(50)

#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_FIELD                  _MK_FIELD_CONST(0xf, EMC_TRAINING_CA_VREF_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_RANGE                  23:20
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_WOFFSET                        0x0
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_INIT_ENUM                      ONE
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_ZERO                   _MK_ENUM_CONST(0)
#define EMC_TRAINING_CA_VREF_CTRL_0_STEP_ONE                    _MK_ENUM_CONST(1)


// Register EMC_TRAINING_CA_TADR_CTRL_0
#define EMC_TRAINING_CA_TADR_CTRL_0                     _MK_ADDR_CONST(0xe40)
#define EMC_TRAINING_CA_TADR_CTRL_0_SECURE                      0x0
#define EMC_TRAINING_CA_TADR_CTRL_0_SCR                         0
#define EMC_TRAINING_CA_TADR_CTRL_0_WORD_COUNT                  0x1
#define EMC_TRAINING_CA_TADR_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x28000)
#define EMC_TRAINING_CA_TADR_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x800fffff)
#define EMC_TRAINING_CA_TADR_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x800fffff)
#define EMC_TRAINING_CA_TADR_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x800fffff)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_FIELD                  _MK_FIELD_CONST(0xfff, EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_SHIFT)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_RANGE                  11:0
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_WOFFSET                        0x0
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_INIT_ENUM                      ZERO
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_SETTING_ZERO                   _MK_ENUM_CONST(0)

#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_FIELD                      _MK_FIELD_CONST(0xff, EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_SHIFT)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_RANGE                      19:12
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_WOFFSET                    0x0
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_DEFAULT                    _MK_MASK_CONST(0x28)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_INIT_ENUM                  PROD
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_MAX_PROD                       _MK_ENUM_CONST(40)

#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_SHIFT                   _MK_SHIFT_CONST(31)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_SHIFT)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_RANGE                   31:31
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_WOFFSET                 0x0
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_INIT_ENUM                       DISABLED
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define EMC_TRAINING_CA_TADR_CTRL_0_TADR_ENABLE_ENABLED                 _MK_ENUM_CONST(1)


// Register EMC_TRAINING_SETTLE_0
#define EMC_TRAINING_SETTLE_0                   _MK_ADDR_CONST(0xe44)
#define EMC_TRAINING_SETTLE_0_SECURE                    0x0
#define EMC_TRAINING_SETTLE_0_SCR                       0
#define EMC_TRAINING_SETTLE_0_WORD_COUNT                        0x1
#define EMC_TRAINING_SETTLE_0_RESET_VAL                         _MK_MASK_CONST(0x7070404)
#define EMC_TRAINING_SETTLE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_SETTLE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_SETTLE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_SETTLE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_SETTLE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_SETTLE_0_LONG_TRIMMER_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_TRAINING_SETTLE_0_LONG_TRIMMER_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_SETTLE_0_LONG_TRIMMER_SHIFT)
#define EMC_TRAINING_SETTLE_0_LONG_TRIMMER_RANGE                        7:0
#define EMC_TRAINING_SETTLE_0_LONG_TRIMMER_WOFFSET                      0x0
#define EMC_TRAINING_SETTLE_0_LONG_TRIMMER_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_TRAINING_SETTLE_0_LONG_TRIMMER_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_SETTLE_0_LONG_TRIMMER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_SETTLE_0_LONG_TRIMMER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_FIELD                       _MK_FIELD_CONST(0xff, EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_SHIFT)
#define EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_RANGE                       15:8
#define EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_WOFFSET                     0x0
#define EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_DEFAULT                     _MK_MASK_CONST(0x4)
#define EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_SETTLE_0_SHORT_TRIMMER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_TRAINING_SETTLE_0_PRIV_DELAY_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_TRAINING_SETTLE_0_PRIV_DELAY_FIELD                  _MK_FIELD_CONST(0xff, EMC_TRAINING_SETTLE_0_PRIV_DELAY_SHIFT)
#define EMC_TRAINING_SETTLE_0_PRIV_DELAY_RANGE                  23:16
#define EMC_TRAINING_SETTLE_0_PRIV_DELAY_WOFFSET                        0x0
#define EMC_TRAINING_SETTLE_0_PRIV_DELAY_DEFAULT                        _MK_MASK_CONST(0x7)
#define EMC_TRAINING_SETTLE_0_PRIV_DELAY_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_TRAINING_SETTLE_0_PRIV_DELAY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_SETTLE_0_PRIV_DELAY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_TRAINING_SETTLE_0_APPLY_DELAY_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_SETTLE_0_APPLY_DELAY_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_SETTLE_0_APPLY_DELAY_SHIFT)
#define EMC_TRAINING_SETTLE_0_APPLY_DELAY_RANGE                 31:24
#define EMC_TRAINING_SETTLE_0_APPLY_DELAY_WOFFSET                       0x0
#define EMC_TRAINING_SETTLE_0_APPLY_DELAY_DEFAULT                       _MK_MASK_CONST(0x7)
#define EMC_TRAINING_SETTLE_0_APPLY_DELAY_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_SETTLE_0_APPLY_DELAY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_SETTLE_0_APPLY_DELAY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_DEBUG_CTRL_0
#define EMC_TRAINING_DEBUG_CTRL_0                       _MK_ADDR_CONST(0xe48)
#define EMC_TRAINING_DEBUG_CTRL_0_SECURE                        0x0
#define EMC_TRAINING_DEBUG_CTRL_0_SCR                   0
#define EMC_TRAINING_DEBUG_CTRL_0_WORD_COUNT                    0x1
#define EMC_TRAINING_DEBUG_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0xf0000ff)
#define EMC_TRAINING_DEBUG_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xf0000ff)
#define EMC_TRAINING_DEBUG_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xf0000ff)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_FIELD                  _MK_FIELD_CONST(0xff, EMC_TRAINING_DEBUG_CTRL_0_SELECT_SHIFT)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANGE                  7:0
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_WOFFSET                        0x0
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_CA_PASSING0                      _MK_ENUM_CONST(80)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_CA_PASSING1                      _MK_ENUM_CONST(81)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_CA_PASSING2                      _MK_ENUM_CONST(82)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_CA_PASSING3                      _MK_ENUM_CONST(83)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_CA_PASSING_BYTE                  _MK_ENUM_CONST(84)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_CA_PASSING0                      _MK_ENUM_CONST(85)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_CA_PASSING1                      _MK_ENUM_CONST(86)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_CA_PASSING2                      _MK_ENUM_CONST(87)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_CA_PASSING3                      _MK_ENUM_CONST(88)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_CA_PASSING_BYTE                  _MK_ENUM_CONST(89)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING0                   _MK_ENUM_CONST(11)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING1                   _MK_ENUM_CONST(12)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING2                   _MK_ENUM_CONST(13)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING3                   _MK_ENUM_CONST(14)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING4                   _MK_ENUM_CONST(15)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING5                   _MK_ENUM_CONST(16)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING6                   _MK_ENUM_CONST(17)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING7                   _MK_ENUM_CONST(18)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING_DBI                        _MK_ENUM_CONST(19)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_OB_PASSING_BYTE                       _MK_ENUM_CONST(21)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING0                   _MK_ENUM_CONST(0)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING1                   _MK_ENUM_CONST(1)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING2                   _MK_ENUM_CONST(2)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING3                   _MK_ENUM_CONST(3)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING4                   _MK_ENUM_CONST(4)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING5                   _MK_ENUM_CONST(5)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING6                   _MK_ENUM_CONST(6)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING7                   _MK_ENUM_CONST(7)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING_DBI                        _MK_ENUM_CONST(8)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_IB_PASSING_BYTE                       _MK_ENUM_CONST(10)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING0                   _MK_ENUM_CONST(155)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING1                   _MK_ENUM_CONST(156)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING2                   _MK_ENUM_CONST(157)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING3                   _MK_ENUM_CONST(158)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING4                   _MK_ENUM_CONST(159)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING5                   _MK_ENUM_CONST(160)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING6                   _MK_ENUM_CONST(161)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING7                   _MK_ENUM_CONST(162)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING_DBI                        _MK_ENUM_CONST(163)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_OB_PASSING_BYTE                       _MK_ENUM_CONST(165)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING0                   _MK_ENUM_CONST(144)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING1                   _MK_ENUM_CONST(145)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING2                   _MK_ENUM_CONST(146)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING3                   _MK_ENUM_CONST(147)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING4                   _MK_ENUM_CONST(148)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING5                   _MK_ENUM_CONST(149)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING6                   _MK_ENUM_CONST(150)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING7                   _MK_ENUM_CONST(151)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING_DBI                        _MK_ENUM_CONST(152)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_IB_PASSING_BYTE                       _MK_ENUM_CONST(154)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING0                 _MK_ENUM_CONST(203)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING1                 _MK_ENUM_CONST(204)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING2                 _MK_ENUM_CONST(205)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING3                 _MK_ENUM_CONST(206)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING4                 _MK_ENUM_CONST(207)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING5                 _MK_ENUM_CONST(208)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING6                 _MK_ENUM_CONST(209)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING7                 _MK_ENUM_CONST(210)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING_DBI                      _MK_ENUM_CONST(211)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK0_DQ_QUSE_PASSING_BYTE                     _MK_ENUM_CONST(213)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING0                 _MK_ENUM_CONST(176)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING1                 _MK_ENUM_CONST(177)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING2                 _MK_ENUM_CONST(178)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING3                 _MK_ENUM_CONST(179)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING4                 _MK_ENUM_CONST(180)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING5                 _MK_ENUM_CONST(181)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING6                 _MK_ENUM_CONST(182)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING7                 _MK_ENUM_CONST(183)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING_DBI                      _MK_ENUM_CONST(184)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_RANK1_DQ_QUSE_PASSING_BYTE                     _MK_ENUM_CONST(186)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_DQ_ERRCNT                      _MK_ENUM_CONST(96)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_SEQUENCER                      _MK_ENUM_CONST(128)
#define EMC_TRAINING_DEBUG_CTRL_0_SELECT_INTERFACE                      _MK_ENUM_CONST(129)

#define EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_FIELD                    _MK_FIELD_CONST(0xf, EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_SHIFT)
#define EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_RANGE                    27:24
#define EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_WOFFSET                  0x0
#define EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_CTRL_0_WINDOW_LIMIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_DEBUG_DQ0_0
#define EMC_TRAINING_DEBUG_DQ0_0                        _MK_ADDR_CONST(0xe4c)
#define EMC_TRAINING_DEBUG_DQ0_0_SECURE                         0x0
#define EMC_TRAINING_DEBUG_DQ0_0_SCR                    0
#define EMC_TRAINING_DEBUG_DQ0_0_WORD_COUNT                     0x1
#define EMC_TRAINING_DEBUG_DQ0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_RESET_MASK                     _MK_MASK_CONST(0xf0ffffff)
#define EMC_TRAINING_DEBUG_DQ0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_READ_MASK                      _MK_MASK_CONST(0xf0ffffff)
#define EMC_TRAINING_DEBUG_DQ0_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_FIELD                      _MK_FIELD_CONST(0xfff, EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_SHIFT)
#define EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_RANGE                      11:0
#define EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_WOFFSET                    0x0
#define EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_MIN_PASSING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_FIELD                      _MK_FIELD_CONST(0xfff, EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_SHIFT)
#define EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_RANGE                      23:12
#define EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_WOFFSET                    0x0
#define EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_MAX_PASSING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_SHIFT)
#define EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_RANGE                     31:28
#define EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_WOFFSET                   0x0
#define EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ0_0_WINDOW_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_DEBUG_DQ1_0
#define EMC_TRAINING_DEBUG_DQ1_0                        _MK_ADDR_CONST(0xe50)
#define EMC_TRAINING_DEBUG_DQ1_0_SECURE                         0x0
#define EMC_TRAINING_DEBUG_DQ1_0_SCR                    0
#define EMC_TRAINING_DEBUG_DQ1_0_WORD_COUNT                     0x1
#define EMC_TRAINING_DEBUG_DQ1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_RESET_MASK                     _MK_MASK_CONST(0xf0ffffff)
#define EMC_TRAINING_DEBUG_DQ1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_READ_MASK                      _MK_MASK_CONST(0xf0ffffff)
#define EMC_TRAINING_DEBUG_DQ1_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_FIELD                      _MK_FIELD_CONST(0xfff, EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_SHIFT)
#define EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_RANGE                      11:0
#define EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_WOFFSET                    0x0
#define EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_MIN_PASSING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_FIELD                      _MK_FIELD_CONST(0xfff, EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_SHIFT)
#define EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_RANGE                      23:12
#define EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_WOFFSET                    0x0
#define EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_MAX_PASSING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_SHIFT)
#define EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_RANGE                     31:28
#define EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_WOFFSET                   0x0
#define EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ1_0_WINDOW_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_DEBUG_DQ2_0
#define EMC_TRAINING_DEBUG_DQ2_0                        _MK_ADDR_CONST(0xe54)
#define EMC_TRAINING_DEBUG_DQ2_0_SECURE                         0x0
#define EMC_TRAINING_DEBUG_DQ2_0_SCR                    0
#define EMC_TRAINING_DEBUG_DQ2_0_WORD_COUNT                     0x1
#define EMC_TRAINING_DEBUG_DQ2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_RESET_MASK                     _MK_MASK_CONST(0xf0ffffff)
#define EMC_TRAINING_DEBUG_DQ2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_READ_MASK                      _MK_MASK_CONST(0xf0ffffff)
#define EMC_TRAINING_DEBUG_DQ2_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_FIELD                      _MK_FIELD_CONST(0xfff, EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_SHIFT)
#define EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_RANGE                      11:0
#define EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_WOFFSET                    0x0
#define EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_MIN_PASSING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_FIELD                      _MK_FIELD_CONST(0xfff, EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_SHIFT)
#define EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_RANGE                      23:12
#define EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_WOFFSET                    0x0
#define EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_MAX_PASSING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_SHIFT)
#define EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_RANGE                     31:28
#define EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_WOFFSET                   0x0
#define EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ2_0_WINDOW_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_DEBUG_DQ3_0
#define EMC_TRAINING_DEBUG_DQ3_0                        _MK_ADDR_CONST(0xe58)
#define EMC_TRAINING_DEBUG_DQ3_0_SECURE                         0x0
#define EMC_TRAINING_DEBUG_DQ3_0_SCR                    0
#define EMC_TRAINING_DEBUG_DQ3_0_WORD_COUNT                     0x1
#define EMC_TRAINING_DEBUG_DQ3_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_RESET_MASK                     _MK_MASK_CONST(0xf0ffffff)
#define EMC_TRAINING_DEBUG_DQ3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_READ_MASK                      _MK_MASK_CONST(0xf0ffffff)
#define EMC_TRAINING_DEBUG_DQ3_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_FIELD                      _MK_FIELD_CONST(0xfff, EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_SHIFT)
#define EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_RANGE                      11:0
#define EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_WOFFSET                    0x0
#define EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_MIN_PASSING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_SHIFT                      _MK_SHIFT_CONST(12)
#define EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_FIELD                      _MK_FIELD_CONST(0xfff, EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_SHIFT)
#define EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_RANGE                      23:12
#define EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_WOFFSET                    0x0
#define EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_MAX_PASSING_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_SHIFT)
#define EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_RANGE                     31:28
#define EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_WOFFSET                   0x0
#define EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DEBUG_DQ3_0_WINDOW_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_MPC_0
#define EMC_TRAINING_MPC_0                      _MK_ADDR_CONST(0xe5c)
#define EMC_TRAINING_MPC_0_SECURE                       0x0
#define EMC_TRAINING_MPC_0_SCR                  0
#define EMC_TRAINING_MPC_0_WORD_COUNT                   0x1
#define EMC_TRAINING_MPC_0_RESET_VAL                    _MK_MASK_CONST(0x5053c5a)
#define EMC_TRAINING_MPC_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_MPC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_MPC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_MPC_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_MPC_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_MPC_0_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TRAINING_MPC_0_DATA_FIELD                   _MK_FIELD_CONST(0xffff, EMC_TRAINING_MPC_0_DATA_SHIFT)
#define EMC_TRAINING_MPC_0_DATA_RANGE                   15:0
#define EMC_TRAINING_MPC_0_DATA_WOFFSET                 0x0
#define EMC_TRAINING_MPC_0_DATA_DEFAULT                 _MK_MASK_CONST(0x3c5a)
#define EMC_TRAINING_MPC_0_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_MPC_0_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_MPC_0_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_TRAINING_MPC_0_INVERT_PATTERN_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_MPC_0_INVERT_PATTERN_FIELD                 _MK_FIELD_CONST(0xffff, EMC_TRAINING_MPC_0_INVERT_PATTERN_SHIFT)
#define EMC_TRAINING_MPC_0_INVERT_PATTERN_RANGE                 31:16
#define EMC_TRAINING_MPC_0_INVERT_PATTERN_WOFFSET                       0x0
#define EMC_TRAINING_MPC_0_INVERT_PATTERN_DEFAULT                       _MK_MASK_CONST(0x505)
#define EMC_TRAINING_MPC_0_INVERT_PATTERN_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_MPC_0_INVERT_PATTERN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_MPC_0_INVERT_PATTERN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_PATRAM_CTRL_0
#define EMC_TRAINING_PATRAM_CTRL_0                      _MK_ADDR_CONST(0xe60)
#define EMC_TRAINING_PATRAM_CTRL_0_SECURE                       0x0
#define EMC_TRAINING_PATRAM_CTRL_0_SCR                  0
#define EMC_TRAINING_PATRAM_CTRL_0_WORD_COUNT                   0x1
#define EMC_TRAINING_PATRAM_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x800f00ff)
#define EMC_TRAINING_PATRAM_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x800f00ff)
#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x800f00ff)
#define EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_FIELD                  _MK_FIELD_CONST(0xff, EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_SHIFT)
#define EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_RANGE                  7:0
#define EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_WOFFSET                        0x0
#define EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_SELECT_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_TRAINING_PATRAM_CTRL_0_FORMAT_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_PATRAM_CTRL_0_FORMAT_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_PATRAM_CTRL_0_FORMAT_SHIFT)
#define EMC_TRAINING_PATRAM_CTRL_0_FORMAT_RANGE                 19:16
#define EMC_TRAINING_PATRAM_CTRL_0_FORMAT_WOFFSET                       0x0
#define EMC_TRAINING_PATRAM_CTRL_0_FORMAT_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_FORMAT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_PATRAM_CTRL_0_FORMAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_FORMAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_SHIFT                  _MK_SHIFT_CONST(31)
#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_FIELD                  _MK_FIELD_CONST(0x1, EMC_TRAINING_PATRAM_CTRL_0_WRITE_SHIFT)
#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_RANGE                  31:31
#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_WOFFSET                        0x0
#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_CTRL_0_WRITE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_PATRAM_DQ_0
#define EMC_TRAINING_PATRAM_DQ_0                        _MK_ADDR_CONST(0xe64)
#define EMC_TRAINING_PATRAM_DQ_0_SECURE                         0x0
#define EMC_TRAINING_PATRAM_DQ_0_SCR                    0
#define EMC_TRAINING_PATRAM_DQ_0_WORD_COUNT                     0x1
#define EMC_TRAINING_PATRAM_DQ_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DQ_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_PATRAM_DQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DQ_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_PATRAM_DQ_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_PATRAM_DQ_0_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_PATRAM_DQ_0_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, EMC_TRAINING_PATRAM_DQ_0_DATA_SHIFT)
#define EMC_TRAINING_PATRAM_DQ_0_DATA_RANGE                     31:0
#define EMC_TRAINING_PATRAM_DQ_0_DATA_WOFFSET                   0x0
#define EMC_TRAINING_PATRAM_DQ_0_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DQ_0_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_PATRAM_DQ_0_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DQ_0_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_PATRAM_DMI_0
#define EMC_TRAINING_PATRAM_DMI_0                       _MK_ADDR_CONST(0xe68)
#define EMC_TRAINING_PATRAM_DMI_0_SECURE                        0x0
#define EMC_TRAINING_PATRAM_DMI_0_SCR                   0
#define EMC_TRAINING_PATRAM_DMI_0_WORD_COUNT                    0x1
#define EMC_TRAINING_PATRAM_DMI_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DMI_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_PATRAM_DMI_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DMI_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DMI_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_PATRAM_DMI_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_PATRAM_DMI_0_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_TRAINING_PATRAM_DMI_0_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, EMC_TRAINING_PATRAM_DMI_0_DATA_SHIFT)
#define EMC_TRAINING_PATRAM_DMI_0_DATA_RANGE                    31:0
#define EMC_TRAINING_PATRAM_DMI_0_DATA_WOFFSET                  0x0
#define EMC_TRAINING_PATRAM_DMI_0_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DMI_0_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_PATRAM_DMI_0_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_PATRAM_DMI_0_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_VREF_SETTLE_0
#define EMC_TRAINING_VREF_SETTLE_0                      _MK_ADDR_CONST(0xe6c)
#define EMC_TRAINING_VREF_SETTLE_0_SECURE                       0x0
#define EMC_TRAINING_VREF_SETTLE_0_SCR                  0
#define EMC_TRAINING_VREF_SETTLE_0_WORD_COUNT                   0x1
#define EMC_TRAINING_VREF_SETTLE_0_RESET_VAL                    _MK_MASK_CONST(0x7d0)
#define EMC_TRAINING_VREF_SETTLE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_VREF_SETTLE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_VREF_SETTLE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_VREF_SETTLE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_VREF_SETTLE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_VREF_SETTLE_0_IB_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_VREF_SETTLE_0_IB_FIELD                     _MK_FIELD_CONST(0xffff, EMC_TRAINING_VREF_SETTLE_0_IB_SHIFT)
#define EMC_TRAINING_VREF_SETTLE_0_IB_RANGE                     15:0
#define EMC_TRAINING_VREF_SETTLE_0_IB_WOFFSET                   0x0
#define EMC_TRAINING_VREF_SETTLE_0_IB_DEFAULT                   _MK_MASK_CONST(0x7d0)
#define EMC_TRAINING_VREF_SETTLE_0_IB_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_VREF_SETTLE_0_IB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_VREF_SETTLE_0_IB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_VREF_SETTLE_0_OB_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_VREF_SETTLE_0_OB_FIELD                     _MK_FIELD_CONST(0xffff, EMC_TRAINING_VREF_SETTLE_0_OB_SHIFT)
#define EMC_TRAINING_VREF_SETTLE_0_OB_RANGE                     31:16
#define EMC_TRAINING_VREF_SETTLE_0_OB_WOFFSET                   0x0
#define EMC_TRAINING_VREF_SETTLE_0_OB_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_VREF_SETTLE_0_OB_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_VREF_SETTLE_0_OB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_VREF_SETTLE_0_OB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0                   _MK_ADDR_CONST(0xe70)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_SECURE                    0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_SCR                       0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_WORD_COUNT                        0x1
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_RESET_VAL                         _MK_MASK_CONST(0x88888888)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_RANGE                 19:16
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_RANGE                 23:20
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_RANGE                 27:24
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_RANGE                 31:28
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0_DQ7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0                   _MK_ADDR_CONST(0xe74)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_SECURE                    0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_SCR                       0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_WORD_COUNT                        0x1
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_RESET_VAL                         _MK_MASK_CONST(0x88888888)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_RANGE                 19:16
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_RANGE                 23:20
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_RANGE                 27:24
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_RANGE                 31:28
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0_DQ7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0                   _MK_ADDR_CONST(0xe78)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_SECURE                    0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_SCR                       0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_WORD_COUNT                        0x1
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_RESET_VAL                         _MK_MASK_CONST(0x88888888)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_RANGE                 19:16
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_RANGE                 23:20
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_RANGE                 27:24
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_RANGE                 31:28
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0_DQ7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0                   _MK_ADDR_CONST(0xe7c)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_SECURE                    0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_SCR                       0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_WORD_COUNT                        0x1
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_RESET_VAL                         _MK_MASK_CONST(0x88888888)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_RANGE                 19:16
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_RANGE                 23:20
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_RANGE                 27:24
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_RANGE                 31:28
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0_DQ7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0                    _MK_ADDR_CONST(0xe80)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_SECURE                     0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_SCR                        0
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_WORD_COUNT                         0x1
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_RESET_VAL                  _MK_MASK_CONST(0x8888)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0_DBI3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0                   _MK_ADDR_CONST(0xe84)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_SECURE                    0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_SCR                       0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_WORD_COUNT                        0x1
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_RESET_VAL                         _MK_MASK_CONST(0x88888888)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_RANGE                 19:16
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_RANGE                 23:20
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_RANGE                 27:24
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_RANGE                 31:28
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0_DQ7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0                   _MK_ADDR_CONST(0xe88)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_SECURE                    0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_SCR                       0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_WORD_COUNT                        0x1
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_RESET_VAL                         _MK_MASK_CONST(0x88888888)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_RANGE                 19:16
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_RANGE                 23:20
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_RANGE                 27:24
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_RANGE                 31:28
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0_DQ7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0                   _MK_ADDR_CONST(0xe8c)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_SECURE                    0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_SCR                       0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_WORD_COUNT                        0x1
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_RESET_VAL                         _MK_MASK_CONST(0x88888888)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_RANGE                 19:16
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_RANGE                 23:20
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_RANGE                 27:24
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_RANGE                 31:28
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0_DQ7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0                   _MK_ADDR_CONST(0xe90)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_SECURE                    0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_SCR                       0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_WORD_COUNT                        0x1
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_RESET_VAL                         _MK_MASK_CONST(0x88888888)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_RANGE                 19:16
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_RANGE                 23:20
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_RANGE                 27:24
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_RANGE                 31:28
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0_DQ7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0                    _MK_ADDR_CONST(0xe94)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_SECURE                     0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_SCR                        0
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_WORD_COUNT                         0x1
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_RESET_VAL                  _MK_MASK_CONST(0x8888)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_RANGE                 3:0
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_RANGE                 7:4
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_RANGE                 11:8
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_FIELD                 _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_SHIFT)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_RANGE                 15:12
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_WOFFSET                       0x0
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_DEFAULT                       _MK_MASK_CONST(0x8)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0_DBI3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_IB_BYTE0_0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0                       _MK_ADDR_CONST(0xe98)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_SECURE                        0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_SCR                   0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_WORD_COUNT                    0x1
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_RANGE                     19:16
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_RANGE                     23:20
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_RANGE                     27:24
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_RANGE                     31:28
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE0_0_DQ7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_IB_BYTE1_0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0                       _MK_ADDR_CONST(0xe9c)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_SECURE                        0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_SCR                   0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_WORD_COUNT                    0x1
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_RANGE                     19:16
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_RANGE                     23:20
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_RANGE                     27:24
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_RANGE                     31:28
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE1_0_DQ7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_IB_BYTE2_0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0                       _MK_ADDR_CONST(0xea0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_SECURE                        0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_SCR                   0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_WORD_COUNT                    0x1
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_RANGE                     19:16
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_RANGE                     23:20
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_RANGE                     27:24
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_RANGE                     31:28
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE2_0_DQ7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_IB_BYTE3_0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0                       _MK_ADDR_CONST(0xea4)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_SECURE                        0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_SCR                   0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_WORD_COUNT                    0x1
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_RANGE                     19:16
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_RANGE                     23:20
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_RANGE                     27:24
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_RANGE                     31:28
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_BYTE3_0_DQ7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_IB_MISC_0
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0                        _MK_ADDR_CONST(0xea8)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_SECURE                         0x0
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_SCR                    0
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_WORD_COUNT                     0x1
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_IB_MISC_0_DBI3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_OB_BYTE0_0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0                       _MK_ADDR_CONST(0xeac)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_SECURE                        0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_SCR                   0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_WORD_COUNT                    0x1
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_RANGE                     19:16
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_RANGE                     23:20
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_RANGE                     27:24
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_RANGE                     31:28
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE0_0_DQ7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_OB_BYTE1_0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0                       _MK_ADDR_CONST(0xeb0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_SECURE                        0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_SCR                   0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_WORD_COUNT                    0x1
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_RANGE                     19:16
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_RANGE                     23:20
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_RANGE                     27:24
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_RANGE                     31:28
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE1_0_DQ7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_OB_BYTE2_0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0                       _MK_ADDR_CONST(0xeb4)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_SECURE                        0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_SCR                   0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_WORD_COUNT                    0x1
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_RANGE                     19:16
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_RANGE                     23:20
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_RANGE                     27:24
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_RANGE                     31:28
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE2_0_DQ7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_OB_BYTE3_0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0                       _MK_ADDR_CONST(0xeb8)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_SECURE                        0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_SCR                   0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_WORD_COUNT                    0x1
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_RANGE                     19:16
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_RANGE                     23:20
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_RANGE                     27:24
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_RANGE                     31:28
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_BYTE3_0_DQ7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_RW_OFFSET_OB_MISC_0
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0                        _MK_ADDR_CONST(0xebc)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_SECURE                         0x0
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_SCR                    0
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_WORD_COUNT                     0x1
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_RANGE                     3:0
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_RANGE                     7:4
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_RANGE                     11:8
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_FIELD                     _MK_FIELD_CONST(0xf, EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_SHIFT)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_RANGE                     15:12
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_WOFFSET                   0x0
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_RW_OFFSET_OB_MISC_0_DBI3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_OPT_CA_VREF_0
#define EMC_TRAINING_OPT_CA_VREF_0                      _MK_ADDR_CONST(0xec0)
#define EMC_TRAINING_OPT_CA_VREF_0_SECURE                       0x0
#define EMC_TRAINING_OPT_CA_VREF_0_SCR                  0
#define EMC_TRAINING_OPT_CA_VREF_0_WORD_COUNT                   0x1
#define EMC_TRAINING_OPT_CA_VREF_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_CA_VREF_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_CA_VREF_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_SHIFT)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_RANGE                   7:0
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_WOFFSET                 0x0
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_SHIFT)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_RANGE                   15:8
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_WOFFSET                 0x0
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK0_SUB_PARTITION1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_SHIFT)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_RANGE                   23:16
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_WOFFSET                 0x0
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_FIELD                   _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_SHIFT)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_RANGE                   31:24
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_WOFFSET                 0x0
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_CA_VREF_0_RANK1_SUB_PARTITION1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_OPT_DQ_OB_VREF_0
#define EMC_TRAINING_OPT_DQ_OB_VREF_0                   _MK_ADDR_CONST(0xec4)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_SECURE                    0x0
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_SCR                       0
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_WORD_COUNT                        0x1
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_SHIFT)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_RANGE                        7:0
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_SHIFT)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_RANGE                        15:8
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK0_SUB_PARTITION1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_SHIFT)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_RANGE                        23:16
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_SHIFT)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_RANGE                        31:24
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_OB_VREF_0_RANK1_SUB_PARTITION1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0                     _MK_ADDR_CONST(0xec8)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_SECURE                      0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_SCR                         0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_WORD_COUNT                  0x1
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_SHIFT)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_RANGE                 7:0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_WOFFSET                       0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_SHIFT)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_RANGE                 15:8
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_WOFFSET                       0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_SHIFT)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_RANGE                 23:16
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_WOFFSET                       0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_SHIFT)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_RANGE                 31:24
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_WOFFSET                       0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0                     _MK_ADDR_CONST(0xecc)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_SECURE                      0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_SCR                         0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_WORD_COUNT                  0x1
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_SHIFT)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_RANGE                 7:0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_WOFFSET                       0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_SHIFT)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_RANGE                 15:8
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_WOFFSET                       0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_SHIFT)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_RANGE                 23:16
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_WOFFSET                       0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_SHIFT)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_RANGE                 31:24
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_WOFFSET                       0x0
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_QUSE_VREF_CTRL_0
#define EMC_TRAINING_QUSE_VREF_CTRL_0                   _MK_ADDR_CONST(0xed0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_SECURE                    0x0
#define EMC_TRAINING_QUSE_VREF_CTRL_0_SCR                       0
#define EMC_TRAINING_QUSE_VREF_CTRL_0_WORD_COUNT                        0x1
#define EMC_TRAINING_QUSE_VREF_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x103f00)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf0ffff)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_SHIFT)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_RANGE                 7:0
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_WOFFSET                       0x0
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_INIT_ENUM                     ZERO
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MIN_ZERO                  _MK_ENUM_CONST(0)

#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_FIELD                 _MK_FIELD_CONST(0xff, EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_SHIFT)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_RANGE                 15:8
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_WOFFSET                       0x0
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_DEFAULT                       _MK_MASK_CONST(0x3f)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_INIT_ENUM                     PROD
#define EMC_TRAINING_QUSE_VREF_CTRL_0_MAX_PROD                  _MK_ENUM_CONST(63)

#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_FIELD                        _MK_FIELD_CONST(0xf, EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_SHIFT)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_RANGE                        23:20
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_WOFFSET                      0x0
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_INIT_ENUM                    ONE
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_ZERO                 _MK_ENUM_CONST(0)
#define EMC_TRAINING_QUSE_VREF_CTRL_0_STEP_ONE                  _MK_ENUM_CONST(1)


// Register EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0                    _MK_ADDR_CONST(0xed4)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_SECURE                     0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_SCR                        0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_WORD_COUNT                         0x1
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_SHIFT)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_RANGE                        7:0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_SHIFT)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_RANGE                        15:8
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_SHIFT)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_RANGE                        23:16
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_SHIFT)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_RANGE                        31:24
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0                    _MK_ADDR_CONST(0xed8)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_SECURE                     0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_SCR                        0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_WORD_COUNT                         0x1
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_SHIFT)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_RANGE                        7:0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_SHIFT)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_RANGE                        15:8
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_SHIFT)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_RANGE                        23:16
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_FIELD                        _MK_FIELD_CONST(0xff, EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_SHIFT)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_RANGE                        31:24
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_WOFFSET                      0x0
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_TRAINING_DRAMC_TIMING_0
#define EMC_TRAINING_DRAMC_TIMING_0                     _MK_ADDR_CONST(0xedc)
#define EMC_TRAINING_DRAMC_TIMING_0_SECURE                      0x0
#define EMC_TRAINING_DRAMC_TIMING_0_SCR                         0
#define EMC_TRAINING_DRAMC_TIMING_0_WORD_COUNT                  0x1
#define EMC_TRAINING_DRAMC_TIMING_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_RESET_MASK                  _MK_MASK_CONST(0x1ffffff)
#define EMC_TRAINING_DRAMC_TIMING_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_READ_MASK                   _MK_MASK_CONST(0x1ffffff)
#define EMC_TRAINING_DRAMC_TIMING_0_WRITE_MASK                  _MK_MASK_CONST(0x1ffffff)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_FIELD                    _MK_FIELD_CONST(0x3ff, EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_SHIFT)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_RANGE                    9:0
#define EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_WOFFSET                  0x0
#define EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_DEFAULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_SHIFT                     _MK_SHIFT_CONST(10)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_FIELD                     _MK_FIELD_CONST(0x3ff, EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_SHIFT)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_RANGE                     19:10
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_WOFFSET                   0x0
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CUSTOM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_FIELD                        _MK_FIELD_CONST(0x1f, EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_SHIFT)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_RANGE                        24:20
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_WOFFSET                      0x0
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_TRAINING_DRAMC_TIMING_0_TR_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK0_0_0
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0                  _MK_ADDR_CONST(0x600)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE                      10:0
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE                      26:16
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK0_1_0
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0                  _MK_ADDR_CONST(0x604)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE                      10:0
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE                      26:16
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK0_2_0
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0                  _MK_ADDR_CONST(0x608)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE                      10:0
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE                      26:16
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK0_3_0
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0                  _MK_ADDR_CONST(0x60c)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE                      10:0
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE                      26:16
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK0_4_0
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0                  _MK_ADDR_CONST(0x610)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_FIELD                       _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE                       10:0
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_FIELD                       _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE                       26:16
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK0_5_0
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0                  _MK_ADDR_CONST(0x614)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_FIELD                       _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE                       10:0
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_FIELD                       _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE                       26:16
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK1_0_0
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0                  _MK_ADDR_CONST(0x620)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE                      10:0
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE                      26:16
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK1_1_0
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0                  _MK_ADDR_CONST(0x624)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE                      10:0
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE                      26:16
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK1_2_0
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0                  _MK_ADDR_CONST(0x628)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE                      10:0
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE                      26:16
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK1_3_0
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0                  _MK_ADDR_CONST(0x62c)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE                      10:0
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE                      26:16
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_WOFFSET                    0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK1_4_0
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0                  _MK_ADDR_CONST(0x630)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_FIELD                       _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE                       10:0
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_FIELD                       _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE                       26:16
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_QUSE_DDLL_RANK1_5_0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0                  _MK_ADDR_CONST(0x634)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_SECURE                   0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_SCR                      0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_WORD_COUNT                       0x1
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_RESET_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_READ_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_FIELD                       _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE                       10:0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_FIELD                       _MK_FIELD_CONST(0x7ff, EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_SHIFT)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE                       26:16
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0                    _MK_ADDR_CONST(0x640)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE                  10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE                  26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0                    _MK_ADDR_CONST(0x644)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE                  10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE                  26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0                    _MK_ADDR_CONST(0x648)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE                  10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE                  26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0                    _MK_ADDR_CONST(0x64c)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE                  10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE                  26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0                    _MK_ADDR_CONST(0x650)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE                   10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE                   26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0                    _MK_ADDR_CONST(0x654)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE                   10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE                   26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0                    _MK_ADDR_CONST(0x660)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE                  10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE                  26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0                    _MK_ADDR_CONST(0x664)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE                  10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE                  26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0                    _MK_ADDR_CONST(0x668)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE                  10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE                  26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0                    _MK_ADDR_CONST(0x66c)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE                  10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE                  26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0                    _MK_ADDR_CONST(0x670)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE                   10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE                   26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0                    _MK_ADDR_CONST(0x674)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_SECURE                     0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_SCR                        0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_WORD_COUNT                         0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE                   10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE                   26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0                   _MK_ADDR_CONST(0x680)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE                        10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE                        26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0                   _MK_ADDR_CONST(0x684)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE                        10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE                        26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0                   _MK_ADDR_CONST(0x688)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE                        10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE                        26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0                   _MK_ADDR_CONST(0x68c)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE                        10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE                        26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0                   _MK_ADDR_CONST(0x690)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE                 10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE                 26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0                   _MK_ADDR_CONST(0x694)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE                 10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE                 26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0                   _MK_ADDR_CONST(0x6a0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE                        10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE                        26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0                   _MK_ADDR_CONST(0x6a4)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE                        10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE                        26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0                   _MK_ADDR_CONST(0x6a8)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE                        10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE                        26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0                   _MK_ADDR_CONST(0x6ac)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE                        10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE                        26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0                   _MK_ADDR_CONST(0x6b0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE                 10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE                 26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0                   _MK_ADDR_CONST(0x6b4)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_SECURE                    0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_SCR                       0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_WORD_COUNT                        0x1
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE                 10:0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE                 26:16
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0                   _MK_ADDR_CONST(0x6c0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE                        10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE                        26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0                   _MK_ADDR_CONST(0x6c4)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE                        10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE                        26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0                   _MK_ADDR_CONST(0x6c8)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE                        10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE                        26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0                   _MK_ADDR_CONST(0x6cc)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE                        10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE                        26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0                   _MK_ADDR_CONST(0x6d0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_RANGE                 10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_RANGE                 26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0_IB_DDLL_LONG_DQS_RANK0_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0                   _MK_ADDR_CONST(0x6d4)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_RANGE                 10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_RANGE                 26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0_IB_DDLL_LONG_DQS_RANK0_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0                   _MK_ADDR_CONST(0x6e0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE                        10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE                        26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0                   _MK_ADDR_CONST(0x6e4)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE                        10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE                        26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0                   _MK_ADDR_CONST(0x6e8)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE                        10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE                        26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0                   _MK_ADDR_CONST(0x6ec)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE                        10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_FIELD                        _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE                        26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_DEFAULT                      _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0                   _MK_ADDR_CONST(0x6f0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_RANGE                 10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_RANGE                 26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0_IB_DDLL_LONG_DQS_RANK1_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0                   _MK_ADDR_CONST(0x6f4)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_SECURE                    0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_SCR                       0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_WORD_COUNT                        0x1
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_RESET_VAL                         _MK_MASK_CONST(0x200020)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_RESET_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_RANGE                 10:0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_FIELD                 _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_RANGE                 26:16
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_DEFAULT                       _MK_MASK_CONST(0x20)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0_IB_DDLL_LONG_DQS_RANK1_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_PWRD_0_0
#define EMC_PMACRO_TX_PWRD_0_0                  _MK_ADDR_CONST(0x720)
#define EMC_PMACRO_TX_PWRD_0_0_SECURE                   0x0
#define EMC_PMACRO_TX_PWRD_0_0_SCR                      0
#define EMC_PMACRO_TX_PWRD_0_0_WORD_COUNT                       0x1
#define EMC_PMACRO_TX_PWRD_0_0_RESET_VAL                        _MK_MASK_CONST(0x20002000)
#define EMC_PMACRO_TX_PWRD_0_0_RESET_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_0_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_RANGE                  0:0
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_RANGE                  1:1
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_RANGE                  2:2
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_RANGE                  3:3
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_RANGE                  4:4
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_RANGE                  5:5
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_RANGE                  6:6
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_RANGE                  7:7
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_RANGE                  8:8
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_SHIFT                 _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_RANGE                 9:9
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_RANGE                 10:10
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_RANGE                  11:11
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_RANGE                        12:12
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_SHIFT                        _MK_SHIFT_CONST(13)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_RANGE                        13:13
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_RANGE                  16:16
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ0_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_RANGE                  17:17
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ1_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_RANGE                  18:18
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ2_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_RANGE                  19:19
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ3_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_RANGE                  20:20
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ4_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_RANGE                  21:21
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ5_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_RANGE                  22:22
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ6_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_RANGE                  23:23
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ7_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_RANGE                  24:24
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQ8_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_SHIFT                 _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_RANGE                 25:25
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQSP_TX_PWRD_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_RANGE                 26:26
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_DQSN_TX_PWRD_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_RANGE                  27:27
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_RANGE                        28:28
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPU_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_SHIFT                        _MK_SHIFT_CONST(29)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_SHIFT)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_RANGE                        29:29
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_0_0_CMD_TX_E_WKPD_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_PWRD_1_0
#define EMC_PMACRO_TX_PWRD_1_0                  _MK_ADDR_CONST(0x724)
#define EMC_PMACRO_TX_PWRD_1_0_SECURE                   0x0
#define EMC_PMACRO_TX_PWRD_1_0_SCR                      0
#define EMC_PMACRO_TX_PWRD_1_0_WORD_COUNT                       0x1
#define EMC_PMACRO_TX_PWRD_1_0_RESET_VAL                        _MK_MASK_CONST(0x20002000)
#define EMC_PMACRO_TX_PWRD_1_0_RESET_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_1_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_RANGE                  0:0
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_RANGE                  1:1
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_RANGE                  2:2
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_RANGE                  3:3
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_RANGE                  4:4
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_RANGE                  5:5
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_RANGE                  6:6
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_RANGE                  7:7
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_RANGE                  8:8
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_SHIFT                 _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_RANGE                 9:9
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_RANGE                 10:10
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_RANGE                  11:11
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_RANGE                        12:12
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_SHIFT                        _MK_SHIFT_CONST(13)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_RANGE                        13:13
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_RANGE                  16:16
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ0_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_RANGE                  17:17
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ1_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_RANGE                  18:18
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ2_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_RANGE                  19:19
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ3_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_RANGE                  20:20
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ4_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_RANGE                  21:21
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ5_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_RANGE                  22:22
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ6_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_RANGE                  23:23
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ7_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_RANGE                  24:24
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQ8_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_SHIFT                 _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_RANGE                 25:25
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQSP_TX_PWRD_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_RANGE                 26:26
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_DQSN_TX_PWRD_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_RANGE                  27:27
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_RANGE                        28:28
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPU_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_SHIFT                        _MK_SHIFT_CONST(29)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_SHIFT)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_RANGE                        29:29
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_1_0_CMD_TX_E_WKPD_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_PWRD_2_0
#define EMC_PMACRO_TX_PWRD_2_0                  _MK_ADDR_CONST(0x728)
#define EMC_PMACRO_TX_PWRD_2_0_SECURE                   0x0
#define EMC_PMACRO_TX_PWRD_2_0_SCR                      0
#define EMC_PMACRO_TX_PWRD_2_0_WORD_COUNT                       0x1
#define EMC_PMACRO_TX_PWRD_2_0_RESET_VAL                        _MK_MASK_CONST(0x20002000)
#define EMC_PMACRO_TX_PWRD_2_0_RESET_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_2_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_RANGE                  0:0
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_RANGE                  1:1
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_RANGE                  2:2
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_RANGE                  3:3
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_RANGE                  4:4
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_RANGE                  5:5
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_RANGE                  6:6
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_RANGE                  7:7
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_RANGE                  8:8
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_SHIFT                 _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_RANGE                 9:9
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_RANGE                 10:10
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_RANGE                  11:11
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_RANGE                        12:12
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_SHIFT                        _MK_SHIFT_CONST(13)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_RANGE                        13:13
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_RANGE                  16:16
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ0_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_RANGE                  17:17
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ1_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_RANGE                  18:18
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ2_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_RANGE                  19:19
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ3_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_RANGE                  20:20
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ4_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_RANGE                  21:21
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ5_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_RANGE                  22:22
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ6_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_RANGE                  23:23
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ7_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_RANGE                  24:24
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQ8_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_SHIFT                 _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_RANGE                 25:25
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQSP_TX_PWRD_BYTE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_RANGE                 26:26
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_DQSN_TX_PWRD_BYTE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_RANGE                  27:27
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_RANGE                        28:28
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPU_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_SHIFT                        _MK_SHIFT_CONST(29)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_SHIFT)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_RANGE                        29:29
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_2_0_CMD_TX_E_WKPD_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_PWRD_3_0
#define EMC_PMACRO_TX_PWRD_3_0                  _MK_ADDR_CONST(0x72c)
#define EMC_PMACRO_TX_PWRD_3_0_SECURE                   0x0
#define EMC_PMACRO_TX_PWRD_3_0_SCR                      0
#define EMC_PMACRO_TX_PWRD_3_0_WORD_COUNT                       0x1
#define EMC_PMACRO_TX_PWRD_3_0_RESET_VAL                        _MK_MASK_CONST(0x20002000)
#define EMC_PMACRO_TX_PWRD_3_0_RESET_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_3_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_RANGE                  0:0
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_RANGE                  1:1
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_RANGE                  2:2
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_RANGE                  3:3
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_RANGE                  4:4
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_RANGE                  5:5
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_RANGE                  6:6
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_RANGE                  7:7
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_RANGE                  8:8
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_SHIFT                 _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_RANGE                 9:9
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_RANGE                 10:10
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_RANGE                  11:11
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_RANGE                        12:12
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_SHIFT                        _MK_SHIFT_CONST(13)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_RANGE                        13:13
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_RANGE                  16:16
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ0_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_RANGE                  17:17
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ1_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_RANGE                  18:18
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ2_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_RANGE                  19:19
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ3_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_RANGE                  20:20
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ4_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_RANGE                  21:21
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ5_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_RANGE                  22:22
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ6_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_RANGE                  23:23
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ7_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_RANGE                  24:24
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQ8_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_SHIFT                 _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_RANGE                 25:25
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQSP_TX_PWRD_BYTE7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_RANGE                 26:26
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_DQSN_TX_PWRD_BYTE7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_RANGE                  27:27
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_RANGE                        28:28
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPU_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_SHIFT                        _MK_SHIFT_CONST(29)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_SHIFT)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_RANGE                        29:29
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_3_0_CMD_TX_E_WKPD_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_PWRD_4_0
#define EMC_PMACRO_TX_PWRD_4_0                  _MK_ADDR_CONST(0x730)
#define EMC_PMACRO_TX_PWRD_4_0_SECURE                   0x0
#define EMC_PMACRO_TX_PWRD_4_0_SCR                      0
#define EMC_PMACRO_TX_PWRD_4_0_WORD_COUNT                       0x1
#define EMC_PMACRO_TX_PWRD_4_0_RESET_VAL                        _MK_MASK_CONST(0x20002000)
#define EMC_PMACRO_TX_PWRD_4_0_RESET_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_4_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_RANGE                   0:0
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_RANGE                   1:1
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_RANGE                   2:2
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_RANGE                   3:3
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_RANGE                   4:4
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_RANGE                   5:5
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_RANGE                   6:6
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_RANGE                   7:7
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_RANGE                   8:8
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_SHIFT                  _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_RANGE                  9:9
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_SHIFT                  _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_RANGE                  10:10
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_RANGE                   11:11
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_RANGE                 12:12
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_SHIFT                 _MK_SHIFT_CONST(13)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_RANGE                 13:13
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_RANGE                   16:16
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ0_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_RANGE                   17:17
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ1_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_RANGE                   18:18
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ2_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_RANGE                   19:19
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ3_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_RANGE                   20:20
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ4_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_RANGE                   21:21
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ5_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_RANGE                   22:22
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ6_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_RANGE                   23:23
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ7_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_RANGE                   24:24
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQ8_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_SHIFT                  _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_RANGE                  25:25
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQSP_TX_PWRD_CMD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_SHIFT                  _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_RANGE                  26:26
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_DQSN_TX_PWRD_CMD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_RANGE                   27:27
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_RANGE                 28:28
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPU_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_SHIFT                 _MK_SHIFT_CONST(29)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_SHIFT)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_RANGE                 29:29
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_4_0_CMD_TX_E_WKPD_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_PWRD_5_0
#define EMC_PMACRO_TX_PWRD_5_0                  _MK_ADDR_CONST(0x734)
#define EMC_PMACRO_TX_PWRD_5_0_SECURE                   0x0
#define EMC_PMACRO_TX_PWRD_5_0_SCR                      0
#define EMC_PMACRO_TX_PWRD_5_0_WORD_COUNT                       0x1
#define EMC_PMACRO_TX_PWRD_5_0_RESET_VAL                        _MK_MASK_CONST(0x20002000)
#define EMC_PMACRO_TX_PWRD_5_0_RESET_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_5_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_RANGE                   0:0
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_RANGE                   1:1
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_RANGE                   2:2
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_RANGE                   3:3
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_RANGE                   4:4
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_RANGE                   5:5
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_RANGE                   6:6
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_RANGE                   7:7
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_RANGE                   8:8
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_SHIFT                  _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_RANGE                  9:9
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_SHIFT                  _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_RANGE                  10:10
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_RANGE                   11:11
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_RANGE                 12:12
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_SHIFT                 _MK_SHIFT_CONST(13)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_RANGE                 13:13
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_RANGE                   16:16
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ0_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_RANGE                   17:17
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ1_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_RANGE                   18:18
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ2_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_RANGE                   19:19
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ3_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_RANGE                   20:20
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ4_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_RANGE                   21:21
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ5_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_RANGE                   22:22
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ6_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_RANGE                   23:23
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ7_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_RANGE                   24:24
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQ8_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_SHIFT                  _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_RANGE                  25:25
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQSP_TX_PWRD_CMD3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_SHIFT                  _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_RANGE                  26:26
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_WOFFSET                        0x0
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_DQSN_TX_PWRD_CMD3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_RANGE                   27:27
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_RANGE                 28:28
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPU_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_SHIFT                 _MK_SHIFT_CONST(29)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_SHIFT)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_RANGE                 29:29
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_PWRD_5_0_CMD_TX_E_WKPD_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_SEL_CLK_SRC_0_0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0                   _MK_ADDR_CONST(0x740)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_SECURE                    0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_SCR                       0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_WORD_COUNT                        0x1
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_RESET_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_READ_MASK                         _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_RANGE                    0:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_RANGE                    1:1
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_RANGE                    2:2
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_RANGE                    3:3
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_RANGE                    4:4
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_RANGE                    5:5
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_RANGE                    6:6
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_RANGE                    7:7
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_RANGE                    8:8
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_RANGE                   9:9
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_RANGE                   10:10
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_SHIFT                    _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_RANGE                    11:11
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_RANGE                    16:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ0_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_RANGE                    17:17
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ1_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_RANGE                    18:18
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ2_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_RANGE                    19:19
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ3_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_RANGE                    20:20
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ4_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_RANGE                    21:21
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ5_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_RANGE                    22:22
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ6_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_RANGE                    23:23
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ7_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_RANGE                    24:24
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQ8_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_SHIFT                   _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_RANGE                   25:25
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSP_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_SHIFT                   _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_RANGE                   26:26
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_DQSN_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_SHIFT                    _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_RANGE                    27:27
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CMD_TX_SEL_CLK_SRC_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_SEL_CLK_SRC_1_0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0                   _MK_ADDR_CONST(0x744)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_SECURE                    0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_SCR                       0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_WORD_COUNT                        0x1
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_RESET_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_READ_MASK                         _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_RANGE                    0:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_RANGE                    1:1
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_RANGE                    2:2
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_RANGE                    3:3
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_RANGE                    4:4
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_RANGE                    5:5
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_RANGE                    6:6
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_RANGE                    7:7
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_RANGE                    8:8
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_RANGE                   9:9
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_RANGE                   10:10
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_SHIFT                    _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_RANGE                    11:11
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_RANGE                    16:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ0_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_RANGE                    17:17
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ1_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_RANGE                    18:18
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ2_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_RANGE                    19:19
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ3_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_RANGE                    20:20
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ4_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_RANGE                    21:21
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ5_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_RANGE                    22:22
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ6_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_RANGE                    23:23
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ7_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_RANGE                    24:24
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQ8_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_SHIFT                   _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_RANGE                   25:25
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSP_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_SHIFT                   _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_RANGE                   26:26
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_DQSN_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_SHIFT                    _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_RANGE                    27:27
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CMD_TX_SEL_CLK_SRC_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_SEL_CLK_SRC_3_0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0                   _MK_ADDR_CONST(0x74c)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_SECURE                    0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_SCR                       0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_WORD_COUNT                        0x1
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_RESET_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_READ_MASK                         _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_RANGE                    0:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_RANGE                    1:1
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_RANGE                    2:2
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_RANGE                    3:3
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_RANGE                    4:4
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_RANGE                    5:5
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_RANGE                    6:6
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_RANGE                    7:7
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_RANGE                    8:8
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_RANGE                   9:9
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_RANGE                   10:10
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_SHIFT                    _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_RANGE                    11:11
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_RANGE                    16:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ0_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_RANGE                    17:17
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ1_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_RANGE                    18:18
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ2_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_RANGE                    19:19
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ3_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_RANGE                    20:20
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ4_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_RANGE                    21:21
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ5_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_RANGE                    22:22
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ6_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_RANGE                    23:23
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ7_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_RANGE                    24:24
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQ8_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_SHIFT                   _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_RANGE                   25:25
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSP_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_SHIFT                   _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_RANGE                   26:26
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_DQSN_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_SHIFT                    _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_RANGE                    27:27
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CMD_TX_SEL_CLK_SRC_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_SEL_CLK_SRC_2_0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0                   _MK_ADDR_CONST(0x748)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_SECURE                    0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_SCR                       0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_WORD_COUNT                        0x1
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_RESET_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_READ_MASK                         _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_RANGE                    0:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_RANGE                    1:1
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_RANGE                    2:2
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_RANGE                    3:3
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_RANGE                    4:4
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_RANGE                    5:5
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_RANGE                    6:6
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_RANGE                    7:7
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_RANGE                    8:8
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_RANGE                   9:9
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_RANGE                   10:10
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_SHIFT                    _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_RANGE                    11:11
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_RANGE                    16:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ0_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_RANGE                    17:17
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ1_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_RANGE                    18:18
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ2_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_RANGE                    19:19
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ3_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_RANGE                    20:20
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ4_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_RANGE                    21:21
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ5_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_RANGE                    22:22
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ6_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_RANGE                    23:23
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ7_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_RANGE                    24:24
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQ8_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_SHIFT                   _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_RANGE                   25:25
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSP_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_SHIFT                   _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_RANGE                   26:26
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_WOFFSET                 0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_DQSN_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_SHIFT                    _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_RANGE                    27:27
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CMD_TX_SEL_CLK_SRC_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_SEL_CLK_SRC_4_0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0                   _MK_ADDR_CONST(0x750)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_SECURE                    0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_SCR                       0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_WORD_COUNT                        0x1
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_RESET_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_READ_MASK                         _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_RANGE                     0:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_RANGE                     1:1
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_RANGE                     2:2
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_RANGE                     3:3
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_RANGE                     4:4
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_RANGE                     5:5
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_RANGE                     6:6
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_RANGE                     7:7
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_RANGE                     8:8
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_SHIFT                    _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_RANGE                    9:9
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_SHIFT                    _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_RANGE                    10:10
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_SHIFT                     _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_RANGE                     11:11
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_RANGE                     16:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ0_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_RANGE                     17:17
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ1_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_RANGE                     18:18
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ2_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_RANGE                     19:19
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ3_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_RANGE                     20:20
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ4_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_RANGE                     21:21
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ5_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_RANGE                     22:22
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ6_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_RANGE                     23:23
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ7_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_RANGE                     24:24
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQ8_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_SHIFT                    _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_RANGE                    25:25
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSP_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_RANGE                    26:26
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_DQSN_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_RANGE                     27:27
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CMD_TX_SEL_CLK_SRC_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TX_SEL_CLK_SRC_5_0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0                   _MK_ADDR_CONST(0x754)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_SECURE                    0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_SCR                       0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_WORD_COUNT                        0x1
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_RESET_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_READ_MASK                         _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0fff)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_RANGE                     0:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_RANGE                     1:1
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_RANGE                     2:2
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_RANGE                     3:3
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_RANGE                     4:4
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_RANGE                     5:5
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(6)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_RANGE                     6:6
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(7)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_RANGE                     7:7
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_RANGE                     8:8
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_SHIFT                    _MK_SHIFT_CONST(9)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_RANGE                    9:9
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_SHIFT                    _MK_SHIFT_CONST(10)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_RANGE                    10:10
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_SHIFT                     _MK_SHIFT_CONST(11)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_RANGE                     11:11
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_RANGE                     16:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ0_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(17)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_RANGE                     17:17
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ1_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(18)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_RANGE                     18:18
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ2_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(19)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_RANGE                     19:19
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ3_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_RANGE                     20:20
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ4_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(21)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_RANGE                     21:21
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ5_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(22)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_RANGE                     22:22
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ6_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(23)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_RANGE                     23:23
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ7_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_RANGE                     24:24
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQ8_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_SHIFT                    _MK_SHIFT_CONST(25)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_RANGE                    25:25
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSP_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_RANGE                    26:26
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_WOFFSET                  0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_DQSN_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_SHIFT)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_RANGE                     27:27
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CMD_TX_SEL_CLK_SRC_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_BYPASS_0
#define EMC_PMACRO_DDLL_BYPASS_0                        _MK_ADDR_CONST(0x760)
#define EMC_PMACRO_DDLL_BYPASS_0_SECURE                         0x0
#define EMC_PMACRO_DDLL_BYPASS_0_SCR                    0
#define EMC_PMACRO_DDLL_BYPASS_0_WORD_COUNT                     0x1
#define EMC_PMACRO_DDLL_BYPASS_0_RESET_VAL                      _MK_MASK_CONST(0xff00ff)
#define EMC_PMACRO_DDLL_BYPASS_0_RESET_MASK                     _MK_MASK_CONST(0xefffefff)
#define EMC_PMACRO_DDLL_BYPASS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_READ_MASK                      _MK_MASK_CONST(0xefffefff)
#define EMC_PMACRO_DDLL_BYPASS_0_WRITE_MASK                     _MK_MASK_CONST(0xefffefff)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_RANGE                       0:0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQ_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_RANGE                      1:1
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_TXDQS_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_SHIFT                      _MK_SHIFT_CONST(2)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_RANGE                      2:2
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXDQS_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_RANGE                 3:3
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_QU_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_SHIFT                       _MK_SHIFT_CONST(4)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_RANGE                       4:4
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BYTE_RXRT_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_SHIFT                        _MK_SHIFT_CONST(5)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_RANGE                        5:5
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQ_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_SHIFT                       _MK_SHIFT_CONST(6)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_RANGE                       6:6
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_TXDQS_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_SHIFT                        _MK_SHIFT_CONST(7)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_RANGE                        7:7
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLL_BIT_RXDQ_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_RANGE                    8:8
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQ_BYPASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_SHIFT                   _MK_SHIFT_CONST(9)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_RANGE                   9:9
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_TXDQS_BYPASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_RANGE                   10:10
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_RXDQS_BYPASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_SHIFT                      _MK_SHIFT_CONST(11)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_RANGE                      11:11
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BYTE_QU_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_SHIFT                    _MK_SHIFT_CONST(13)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_RANGE                    13:13
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQS_BYPASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_SHIFT                     _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_RANGE                     14:14
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_TXDQ_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_SHIFT                     _MK_SHIFT_CONST(15)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_RANGE                     15:15
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_DATA_DDLLCAL_BIT_RXDQ_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_RANGE                        16:16
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQ_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_SHIFT                       _MK_SHIFT_CONST(17)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_RANGE                       17:17
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_TXDQS_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_SHIFT                       _MK_SHIFT_CONST(18)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_RANGE                       18:18
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXDQS_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_RANGE                  19:19
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_QU_BYPASS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_RANGE                        20:20
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BYTE_RXRT_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_SHIFT                 _MK_SHIFT_CONST(21)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_RANGE                 21:21
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQ_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_SHIFT                        _MK_SHIFT_CONST(22)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_RANGE                        22:22
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_TXDQS_BYPASS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_SHIFT                 _MK_SHIFT_CONST(23)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_RANGE                 23:23
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLL_BIT_RXDQ_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_RANGE                     24:24
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQ_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_SHIFT                    _MK_SHIFT_CONST(25)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_RANGE                    25:25
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_TXDQS_BYPASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_RANGE                    26:26
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_RXDQS_BYPASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_RANGE                       27:27
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BYTE_QU_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_SHIFT                     _MK_SHIFT_CONST(29)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_RANGE                     29:29
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQS_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_SHIFT                      _MK_SHIFT_CONST(30)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_RANGE                      30:30
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_TXDQ_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_SHIFT                      _MK_SHIFT_CONST(31)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_SHIFT)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_RANGE                      31:31
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_BYPASS_0_CMD_DDLLCAL_BIT_RXDQ_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_PWRD_0_0
#define EMC_PMACRO_DDLL_PWRD_0_0                        _MK_ADDR_CONST(0x770)
#define EMC_PMACRO_DDLL_PWRD_0_0_SECURE                         0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_SCR                    0
#define EMC_PMACRO_DDLL_PWRD_0_0_WORD_COUNT                     0x1
#define EMC_PMACRO_DDLL_PWRD_0_0_RESET_VAL                      _MK_MASK_CONST(0x94949494)
#define EMC_PMACRO_DDLL_PWRD_0_0_RESET_MASK                     _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_READ_MASK                      _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_0_0_WRITE_MASK                     _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_RANGE                        0:0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_RANGE                       1:1
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_SHIFT                       _MK_SHIFT_CONST(2)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_RANGE                       2:2
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_RANGE                  3:3
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_RANGE                        4:4
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_SHIFT                 _MK_SHIFT_CONST(6)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_RANGE                 6:6
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_SHIFT                 _MK_SHIFT_CONST(7)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_RANGE                 7:7
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_RANGE                        8:8
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_SHIFT                       _MK_SHIFT_CONST(9)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_RANGE                       9:9
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_SHIFT                       _MK_SHIFT_CONST(10)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_RANGE                       10:10
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_RANGE                  11:11
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_RANGE                        12:12
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_SHIFT                 _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_RANGE                 14:14
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_SHIFT                 _MK_SHIFT_CONST(15)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_RANGE                 15:15
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_RANGE                        16:16
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_SHIFT                       _MK_SHIFT_CONST(17)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_RANGE                       17:17
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_SHIFT                       _MK_SHIFT_CONST(18)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_RANGE                       18:18
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_RANGE                  19:19
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_RANGE                        20:20
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_SHIFT                 _MK_SHIFT_CONST(22)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_RANGE                 22:22
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_SHIFT                 _MK_SHIFT_CONST(23)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_RANGE                 23:23
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_RANGE                        24:24
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQ_PWRD_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_SHIFT                       _MK_SHIFT_CONST(25)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_RANGE                       25:25
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_TXDQS_PWRD_BYTE3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_SHIFT                       _MK_SHIFT_CONST(26)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_RANGE                       26:26
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXDQS_PWRD_BYTE3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_SHIFT                  _MK_SHIFT_CONST(27)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_RANGE                  27:27
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_QU_PWRD_BYTE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_RANGE                        28:28
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BYTE_RXRT_PWRD_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_RANGE                 30:30
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_TXDQ_PWRD_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_RANGE                 31:31
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_0_0_DDLL_BIT_RXDQ_PWRD_BYTE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_PWRD_1_0
#define EMC_PMACRO_DDLL_PWRD_1_0                        _MK_ADDR_CONST(0x774)
#define EMC_PMACRO_DDLL_PWRD_1_0_SECURE                         0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_SCR                    0
#define EMC_PMACRO_DDLL_PWRD_1_0_WORD_COUNT                     0x1
#define EMC_PMACRO_DDLL_PWRD_1_0_RESET_VAL                      _MK_MASK_CONST(0x94949494)
#define EMC_PMACRO_DDLL_PWRD_1_0_RESET_MASK                     _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_READ_MASK                      _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_1_0_WRITE_MASK                     _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_RANGE                        0:0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_RANGE                       1:1
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_SHIFT                       _MK_SHIFT_CONST(2)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_RANGE                       2:2
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_SHIFT                  _MK_SHIFT_CONST(3)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_RANGE                  3:3
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_SHIFT                        _MK_SHIFT_CONST(4)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_RANGE                        4:4
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_SHIFT                 _MK_SHIFT_CONST(6)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_RANGE                 6:6
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_SHIFT                 _MK_SHIFT_CONST(7)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_RANGE                 7:7
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_RANGE                        8:8
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_SHIFT                       _MK_SHIFT_CONST(9)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_RANGE                       9:9
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_SHIFT                       _MK_SHIFT_CONST(10)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_RANGE                       10:10
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_SHIFT                  _MK_SHIFT_CONST(11)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_RANGE                  11:11
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_SHIFT                        _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_RANGE                        12:12
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_SHIFT                 _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_RANGE                 14:14
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_SHIFT                 _MK_SHIFT_CONST(15)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_RANGE                 15:15
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_RANGE                        16:16
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_SHIFT                       _MK_SHIFT_CONST(17)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_RANGE                       17:17
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_SHIFT                       _MK_SHIFT_CONST(18)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_RANGE                       18:18
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_SHIFT                  _MK_SHIFT_CONST(19)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_RANGE                  19:19
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_RANGE                        20:20
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_SHIFT                 _MK_SHIFT_CONST(22)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_RANGE                 22:22
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_SHIFT                 _MK_SHIFT_CONST(23)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_RANGE                 23:23
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_RANGE                        24:24
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQ_PWRD_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_SHIFT                       _MK_SHIFT_CONST(25)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_RANGE                       25:25
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_TXDQS_PWRD_BYTE7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_SHIFT                       _MK_SHIFT_CONST(26)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_RANGE                       26:26
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXDQS_PWRD_BYTE7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_SHIFT                  _MK_SHIFT_CONST(27)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_RANGE                  27:27
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_QU_PWRD_BYTE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_RANGE                        28:28
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BYTE_RXRT_PWRD_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_SHIFT                 _MK_SHIFT_CONST(30)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_RANGE                 30:30
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_TXDQ_PWRD_BYTE7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_SHIFT                 _MK_SHIFT_CONST(31)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_RANGE                 31:31
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_1_0_DDLL_BIT_RXDQ_PWRD_BYTE7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_PWRD_2_0
#define EMC_PMACRO_DDLL_PWRD_2_0                        _MK_ADDR_CONST(0x778)
#define EMC_PMACRO_DDLL_PWRD_2_0_SECURE                         0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_SCR                    0
#define EMC_PMACRO_DDLL_PWRD_2_0_WORD_COUNT                     0x1
#define EMC_PMACRO_DDLL_PWRD_2_0_RESET_VAL                      _MK_MASK_CONST(0x94949494)
#define EMC_PMACRO_DDLL_PWRD_2_0_RESET_MASK                     _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_READ_MASK                      _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_2_0_WRITE_MASK                     _MK_MASK_CONST(0xdfdfdfdf)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_RANGE                 0:0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_RANGE                        1:1
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_RANGE                        2:2
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_SHIFT                   _MK_SHIFT_CONST(3)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_RANGE                   3:3
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_RANGE                 4:4
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_SHIFT                  _MK_SHIFT_CONST(6)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_RANGE                  6:6
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_SHIFT                  _MK_SHIFT_CONST(7)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_RANGE                  7:7
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_RANGE                 8:8
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_SHIFT                        _MK_SHIFT_CONST(9)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_RANGE                        9:9
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_RANGE                        10:10
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_SHIFT                   _MK_SHIFT_CONST(11)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_RANGE                   11:11
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_RANGE                 12:12
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_SHIFT                  _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_RANGE                  14:14
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_SHIFT                  _MK_SHIFT_CONST(15)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_RANGE                  15:15
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_RANGE                 16:16
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_SHIFT                        _MK_SHIFT_CONST(17)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_RANGE                        17:17
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_SHIFT                        _MK_SHIFT_CONST(18)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_RANGE                        18:18
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_SHIFT                   _MK_SHIFT_CONST(19)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_RANGE                   19:19
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_RANGE                 20:20
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_SHIFT                  _MK_SHIFT_CONST(22)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_RANGE                  22:22
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_SHIFT                  _MK_SHIFT_CONST(23)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_RANGE                  23:23
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_RANGE                 24:24
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQ_PWRD_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_SHIFT                        _MK_SHIFT_CONST(25)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_RANGE                        25:25
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_TXDQS_PWRD_CMD3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_RANGE                        26:26
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXDQS_PWRD_CMD3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_SHIFT                   _MK_SHIFT_CONST(27)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_RANGE                   27:27
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_QU_PWRD_CMD3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_RANGE                 28:28
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_DEFAULT                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BYTE_RXRT_PWRD_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_SHIFT                  _MK_SHIFT_CONST(30)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_RANGE                  30:30
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_TXDQ_PWRD_CMD3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_SHIFT                  _MK_SHIFT_CONST(31)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_SHIFT)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_RANGE                  31:31
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PWRD_2_0_DDLL_BIT_RXDQ_PWRD_CMD3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CMD_CTRL_0_0
#define EMC_PMACRO_CMD_CTRL_0_0                 _MK_ADDR_CONST(0x780)
#define EMC_PMACRO_CMD_CTRL_0_0_SECURE                  0x0
#define EMC_PMACRO_CMD_CTRL_0_0_SCR                     0
#define EMC_PMACRO_CMD_CTRL_0_0_WORD_COUNT                      0x1
#define EMC_PMACRO_CMD_CTRL_0_0_RESET_VAL                       _MK_MASK_CONST(0xa0a0a0a)
#define EMC_PMACRO_CMD_CTRL_0_0_RESET_MASK                      _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_READ_MASK                       _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_0_0_WRITE_MASK                      _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_RANGE                  0:0
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_WOFFSET                        0x0
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_RANGE                       1:1
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_BYPASS_CKE0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_RANGE                 2:2
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_SHIFT                        _MK_SHIFT_CONST(3)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_RANGE                        3:3
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_RANGE                     4:4
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_WOFFSET                   0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_SHIFT                    _MK_SHIFT_CONST(5)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_RANGE                    5:5
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_RANGE                  8:8
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_WOFFSET                        0x0
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_SHIFT                        _MK_SHIFT_CONST(9)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_RANGE                        9:9
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_RANGE                 10:10
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_SHIFT                        _MK_SHIFT_CONST(11)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_RANGE                        11:11
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_RANGE                     12:12
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_WOFFSET                   0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_SHIFT                    _MK_SHIFT_CONST(13)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_RANGE                    13:13
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_RANGE                  16:16
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_WOFFSET                        0x0
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_SHIFT                        _MK_SHIFT_CONST(17)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_RANGE                        17:17
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_SHIFT                 _MK_SHIFT_CONST(18)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_RANGE                 18:18
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_SHIFT                        _MK_SHIFT_CONST(19)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_RANGE                        19:19
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_RANGE                     20:20
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_WOFFSET                   0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_SHIFT                    _MK_SHIFT_CONST(21)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_RANGE                    21:21
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_RANGE                  24:24
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_WOFFSET                        0x0
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_CMD_E_INPUT_CKE3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_SHIFT                        _MK_SHIFT_CONST(25)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_RANGE                        25:25
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYT_TXCMD_BYPASS_CKE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_RANGE                 26:26
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BYTE_TXCMD_PWRD_CKE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_SHIFT                        _MK_SHIFT_CONST(27)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_RANGE                        27:27
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLL_BIT_TXCMD_BYPASS_CKE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_RANGE                     28:28
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_WOFFSET                   0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_SHIFT                    _MK_SHIFT_CONST(29)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_SHIFT)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_RANGE                    29:29
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_0_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CMD_CTRL_1_0
#define EMC_PMACRO_CMD_CTRL_1_0                 _MK_ADDR_CONST(0x784)
#define EMC_PMACRO_CMD_CTRL_1_0_SECURE                  0x0
#define EMC_PMACRO_CMD_CTRL_1_0_SCR                     0
#define EMC_PMACRO_CMD_CTRL_1_0_WORD_COUNT                      0x1
#define EMC_PMACRO_CMD_CTRL_1_0_RESET_VAL                       _MK_MASK_CONST(0xa0a0a0a)
#define EMC_PMACRO_CMD_CTRL_1_0_RESET_MASK                      _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_READ_MASK                       _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_1_0_WRITE_MASK                      _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_RANGE                  0:0
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_WOFFSET                        0x0
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_RANGE                        1:1
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_SHIFT                 _MK_SHIFT_CONST(2)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_RANGE                 2:2
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_SHIFT                        _MK_SHIFT_CONST(3)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_RANGE                        3:3
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_RANGE                     4:4
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_WOFFSET                   0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_SHIFT                    _MK_SHIFT_CONST(5)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_RANGE                    5:5
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_RANGE                  8:8
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_WOFFSET                        0x0
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_SHIFT                        _MK_SHIFT_CONST(9)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_RANGE                        9:9
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_SHIFT                 _MK_SHIFT_CONST(10)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_RANGE                 10:10
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_SHIFT                        _MK_SHIFT_CONST(11)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_RANGE                        11:11
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_RANGE                     12:12
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_WOFFSET                   0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_SHIFT                    _MK_SHIFT_CONST(13)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_RANGE                    13:13
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_RANGE                  16:16
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_WOFFSET                        0x0
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_SHIFT                        _MK_SHIFT_CONST(17)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_RANGE                        17:17
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_SHIFT                 _MK_SHIFT_CONST(18)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_RANGE                 18:18
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_SHIFT                        _MK_SHIFT_CONST(19)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_RANGE                        19:19
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_RANGE                     20:20
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_WOFFSET                   0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_SHIFT                    _MK_SHIFT_CONST(21)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_RANGE                    21:21
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_SHIFT                  _MK_SHIFT_CONST(24)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_RANGE                  24:24
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_WOFFSET                        0x0
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_CMD_E_INPUT_CKE7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_SHIFT                        _MK_SHIFT_CONST(25)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_RANGE                        25:25
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYT_TXCMD_BYPASS_CKE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_RANGE                 26:26
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BYTE_TXCMD_PWRD_CKE7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_SHIFT                        _MK_SHIFT_CONST(27)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_RANGE                        27:27
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLL_BIT_TXCMD_BYPASS_CKE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_RANGE                     28:28
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_WOFFSET                   0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BIT_TXCMD_BYPASS_CKE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_SHIFT                    _MK_SHIFT_CONST(29)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_SHIFT)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_RANGE                    29:29
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_1_0_DDLLCAL_BYTE_TXCMD_BYPASS_CKE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CMD_CTRL_2_0
#define EMC_PMACRO_CMD_CTRL_2_0                 _MK_ADDR_CONST(0x788)
#define EMC_PMACRO_CMD_CTRL_2_0_SECURE                  0x0
#define EMC_PMACRO_CMD_CTRL_2_0_SCR                     0
#define EMC_PMACRO_CMD_CTRL_2_0_WORD_COUNT                      0x1
#define EMC_PMACRO_CMD_CTRL_2_0_RESET_VAL                       _MK_MASK_CONST(0xa0a0a0a)
#define EMC_PMACRO_CMD_CTRL_2_0_RESET_MASK                      _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_READ_MASK                       _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_2_0_WRITE_MASK                      _MK_MASK_CONST(0x3f3f3f3f)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_RANGE                 0:0
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_RANGE                       1:1
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_RANGE                        2:2
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_SHIFT                       _MK_SHIFT_CONST(3)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_RANGE                       3:3
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_RANGE                    4:4
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_RANGE                   5:5
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_WOFFSET                 0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_RANGE                 8:8
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_SHIFT                       _MK_SHIFT_CONST(9)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_RANGE                       9:9
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_SHIFT                        _MK_SHIFT_CONST(10)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_RANGE                        10:10
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_SHIFT                       _MK_SHIFT_CONST(11)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_RANGE                       11:11
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_SHIFT                    _MK_SHIFT_CONST(12)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_RANGE                    12:12
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_SHIFT                   _MK_SHIFT_CONST(13)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_RANGE                   13:13
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_WOFFSET                 0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_RANGE                 16:16
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_SHIFT                       _MK_SHIFT_CONST(17)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_RANGE                       17:17
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_SHIFT                        _MK_SHIFT_CONST(18)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_RANGE                        18:18
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_SHIFT                       _MK_SHIFT_CONST(19)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_RANGE                       19:19
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_RANGE                    20:20
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_SHIFT                   _MK_SHIFT_CONST(21)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_RANGE                   21:21
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_WOFFSET                 0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_RANGE                 24:24
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_WOFFSET                       0x0
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_CMD_E_INPUT_MISC2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_SHIFT                       _MK_SHIFT_CONST(25)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_RANGE                       25:25
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYT_TXCMD_BYPASS_MISC2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_SHIFT                        _MK_SHIFT_CONST(26)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_RANGE                        26:26
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_WOFFSET                      0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BYTE_TXCMD_PWRD_MISC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_SHIFT                       _MK_SHIFT_CONST(27)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_RANGE                       27:27
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_WOFFSET                     0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLL_BIT_TXCMD_BYPASS_MISC2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_SHIFT                    _MK_SHIFT_CONST(28)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_RANGE                    28:28
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_WOFFSET                  0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BIT_TXCMD_BYPASS_MISC2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_SHIFT                   _MK_SHIFT_CONST(29)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_SHIFT)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_RANGE                   29:29
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_WOFFSET                 0x0
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_CTRL_2_0_DDLLCAL_BYTE_TXCMD_BYPASS_MISC2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0                     _MK_ADDR_CONST(0x800)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0                     _MK_ADDR_CONST(0x804)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0                     _MK_ADDR_CONST(0x808)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0                     _MK_ADDR_CONST(0x80c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0                     _MK_ADDR_CONST(0x810)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0                     _MK_ADDR_CONST(0x814)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0                     _MK_ADDR_CONST(0x818)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0                     _MK_ADDR_CONST(0x81c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0                     _MK_ADDR_CONST(0x820)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0                     _MK_ADDR_CONST(0x824)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0                     _MK_ADDR_CONST(0x828)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0                     _MK_ADDR_CONST(0x82c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0                     _MK_ADDR_CONST(0x830)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0                     _MK_ADDR_CONST(0x834)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0                     _MK_ADDR_CONST(0x838)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0                     _MK_ADDR_CONST(0x83c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0                     _MK_ADDR_CONST(0x840)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0                     _MK_ADDR_CONST(0x844)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0                     _MK_ADDR_CONST(0x848)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0                     _MK_ADDR_CONST(0x84c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0                     _MK_ADDR_CONST(0x850)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0                     _MK_ADDR_CONST(0x854)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0                     _MK_ADDR_CONST(0x858)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0                     _MK_ADDR_CONST(0x85c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0                     _MK_ADDR_CONST(0x860)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0                     _MK_ADDR_CONST(0x864)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0                     _MK_ADDR_CONST(0x868)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0                     _MK_ADDR_CONST(0x86c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0                     _MK_ADDR_CONST(0x870)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0                     _MK_ADDR_CONST(0x874)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0                     _MK_ADDR_CONST(0x878)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0                     _MK_ADDR_CONST(0x87c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0                      _MK_ADDR_CONST(0x880)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0                      _MK_ADDR_CONST(0x884)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0                      _MK_ADDR_CONST(0x888)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0                      _MK_ADDR_CONST(0x88c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_READ_MASK                    _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_RANGE                      14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_WOFFSET                    0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0                      _MK_ADDR_CONST(0x890)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0                      _MK_ADDR_CONST(0x894)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0                      _MK_ADDR_CONST(0x898)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0                      _MK_ADDR_CONST(0x89c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_READ_MASK                    _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_RANGE                      14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_WOFFSET                    0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0                      _MK_ADDR_CONST(0x8a0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0                      _MK_ADDR_CONST(0x8a4)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0                      _MK_ADDR_CONST(0x8a8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0                      _MK_ADDR_CONST(0x8ac)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_READ_MASK                    _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_RANGE                      14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_WOFFSET                    0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0                      _MK_ADDR_CONST(0x8b0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0                      _MK_ADDR_CONST(0x8b4)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0                      _MK_ADDR_CONST(0x8b8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0                      _MK_ADDR_CONST(0x8bc)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_READ_MASK                    _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN9_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_RANGE                      14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_WOFFSET                    0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK0_PIN10_CMD3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0                     _MK_ADDR_CONST(0x900)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0                     _MK_ADDR_CONST(0x904)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0                     _MK_ADDR_CONST(0x908)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0                     _MK_ADDR_CONST(0x90c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0                     _MK_ADDR_CONST(0x910)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0                     _MK_ADDR_CONST(0x914)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0                     _MK_ADDR_CONST(0x918)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0                     _MK_ADDR_CONST(0x91c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0                     _MK_ADDR_CONST(0x920)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0                     _MK_ADDR_CONST(0x924)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0                     _MK_ADDR_CONST(0x928)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0                     _MK_ADDR_CONST(0x92c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0                     _MK_ADDR_CONST(0x930)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0                     _MK_ADDR_CONST(0x934)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0                     _MK_ADDR_CONST(0x938)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0                     _MK_ADDR_CONST(0x93c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0                     _MK_ADDR_CONST(0x940)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0                     _MK_ADDR_CONST(0x944)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0                     _MK_ADDR_CONST(0x948)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0                     _MK_ADDR_CONST(0x94c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0                     _MK_ADDR_CONST(0x950)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0                     _MK_ADDR_CONST(0x954)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0                     _MK_ADDR_CONST(0x958)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0                     _MK_ADDR_CONST(0x95c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0                     _MK_ADDR_CONST(0x960)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0                     _MK_ADDR_CONST(0x964)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0                     _MK_ADDR_CONST(0x968)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0                     _MK_ADDR_CONST(0x96c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0                     _MK_ADDR_CONST(0x970)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0                     _MK_ADDR_CONST(0x974)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_RANGE                     14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_RANGE                     22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_RANGE                     30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0                     _MK_ADDR_CONST(0x978)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0                     _MK_ADDR_CONST(0x97c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_SECURE                      0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_SCR                         0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_WORD_COUNT                  0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_READ_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_RANGE                     6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_FIELD                    _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_RANGE                    14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0                      _MK_ADDR_CONST(0x980)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0                      _MK_ADDR_CONST(0x984)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0                      _MK_ADDR_CONST(0x988)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0                      _MK_ADDR_CONST(0x98c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_READ_MASK                    _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_RANGE                      14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_WOFFSET                    0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0                      _MK_ADDR_CONST(0x990)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0                      _MK_ADDR_CONST(0x994)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0                      _MK_ADDR_CONST(0x998)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0                      _MK_ADDR_CONST(0x99c)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_READ_MASK                    _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_RANGE                      14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_WOFFSET                    0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0                      _MK_ADDR_CONST(0x9a0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0                      _MK_ADDR_CONST(0x9a4)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0                      _MK_ADDR_CONST(0x9a8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0                      _MK_ADDR_CONST(0x9ac)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_READ_MASK                    _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_RANGE                      14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_WOFFSET                    0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0                      _MK_ADDR_CONST(0x9b0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_OB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0                      _MK_ADDR_CONST(0x9b4)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_RANGE                       14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_RANGE                       22:16
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_RANGE                       30:24
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_OB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0                      _MK_ADDR_CONST(0x9b8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_OB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0                      _MK_ADDR_CONST(0x9bc)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_SECURE                       0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_SCR                  0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_WORD_COUNT                   0x1
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_READ_MASK                    _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_RANGE                       6:0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN9_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_SHIFT)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_RANGE                      14:8
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_WOFFSET                    0x0
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0_OB_DDLL_SHORT_DQ_RANK1_PIN10_CMD3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0                     _MK_ADDR_CONST(0xa00)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0                     _MK_ADDR_CONST(0xa04)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0                     _MK_ADDR_CONST(0xa08)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0                     _MK_ADDR_CONST(0xa10)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0                     _MK_ADDR_CONST(0xa14)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0                     _MK_ADDR_CONST(0xa18)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0                     _MK_ADDR_CONST(0xa20)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0                     _MK_ADDR_CONST(0xa24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0                     _MK_ADDR_CONST(0xa28)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0                     _MK_ADDR_CONST(0xa30)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0                     _MK_ADDR_CONST(0xa34)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0                     _MK_ADDR_CONST(0xa38)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0                     _MK_ADDR_CONST(0xa40)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0                     _MK_ADDR_CONST(0xa44)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0                     _MK_ADDR_CONST(0xa48)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0                     _MK_ADDR_CONST(0xa50)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0                     _MK_ADDR_CONST(0xa54)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0                     _MK_ADDR_CONST(0xa58)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0                     _MK_ADDR_CONST(0xa60)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0                     _MK_ADDR_CONST(0xa64)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0                     _MK_ADDR_CONST(0xa68)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0                     _MK_ADDR_CONST(0xa70)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0                     _MK_ADDR_CONST(0xa74)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0                     _MK_ADDR_CONST(0xa78)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0                      _MK_ADDR_CONST(0xa80)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0                      _MK_ADDR_CONST(0xa84)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0                      _MK_ADDR_CONST(0xa88)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0                      _MK_ADDR_CONST(0xa90)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0                      _MK_ADDR_CONST(0xa94)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0                      _MK_ADDR_CONST(0xa98)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0                      _MK_ADDR_CONST(0xaa0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0                      _MK_ADDR_CONST(0xaa4)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0                      _MK_ADDR_CONST(0xaa8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0                      _MK_ADDR_CONST(0xab0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN0_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN1_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN2_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK0_PIN3_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0                      _MK_ADDR_CONST(0xab4)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN4_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN5_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN6_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK0_PIN7_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0                      _MK_ADDR_CONST(0xab8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK0_PIN8_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0                     _MK_ADDR_CONST(0xb00)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0                     _MK_ADDR_CONST(0xb04)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0                     _MK_ADDR_CONST(0xb08)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0                     _MK_ADDR_CONST(0xb10)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0                     _MK_ADDR_CONST(0xb14)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0                     _MK_ADDR_CONST(0xb18)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0                     _MK_ADDR_CONST(0xb20)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0                     _MK_ADDR_CONST(0xb24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0                     _MK_ADDR_CONST(0xb28)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0                     _MK_ADDR_CONST(0xb30)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0                     _MK_ADDR_CONST(0xb34)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0                     _MK_ADDR_CONST(0xb38)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0                     _MK_ADDR_CONST(0xb40)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0                     _MK_ADDR_CONST(0xb44)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0                     _MK_ADDR_CONST(0xb48)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0                     _MK_ADDR_CONST(0xb50)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0                     _MK_ADDR_CONST(0xb54)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0                     _MK_ADDR_CONST(0xb58)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0                     _MK_ADDR_CONST(0xb60)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0                     _MK_ADDR_CONST(0xb64)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0                     _MK_ADDR_CONST(0xb68)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0                     _MK_ADDR_CONST(0xb70)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0                     _MK_ADDR_CONST(0xb74)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_RESET_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_READ_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_RANGE                     14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_RANGE                     22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_RANGE                     30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0                     _MK_ADDR_CONST(0xb78)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_SECURE                      0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_SCR                         0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_WORD_COUNT                  0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_FIELD                     _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_RANGE                     6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_WOFFSET                   0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_BYTE7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0                      _MK_ADDR_CONST(0xb80)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0                      _MK_ADDR_CONST(0xb84)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0                      _MK_ADDR_CONST(0xb88)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0                      _MK_ADDR_CONST(0xb90)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0                      _MK_ADDR_CONST(0xb94)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0                      _MK_ADDR_CONST(0xb98)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0                      _MK_ADDR_CONST(0xba0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0                      _MK_ADDR_CONST(0xba4)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0                      _MK_ADDR_CONST(0xba8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0                      _MK_ADDR_CONST(0xbb0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN0_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN1_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN2_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0_IB_DDLL_SHORT_DQ_RANK1_PIN3_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0                      _MK_ADDR_CONST(0xbb4)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN4_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_RANGE                       14:8
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN5_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_RANGE                       22:16
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN6_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_RANGE                       30:24
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0_IB_DDLL_SHORT_DQ_RANK1_PIN7_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0                      _MK_ADDR_CONST(0xbb8)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_SCR                  0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_SHIFT)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_RANGE                       6:0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0_IB_DDLL_SHORT_DQ_RANK1_PIN8_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_VREF_DQ_0_0
#define EMC_PMACRO_IB_VREF_DQ_0_0                       _MK_ADDR_CONST(0xbe0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_SECURE                        0x0
#define EMC_PMACRO_IB_VREF_DQ_0_0_SCR                   0
#define EMC_PMACRO_IB_VREF_DQ_0_0_WORD_COUNT                    0x1
#define EMC_PMACRO_IB_VREF_DQ_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_RESET_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_READ_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_0_0_WRITE_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_RANGE                        6:0
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_WOFFSET                      0x0
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_RANGE                        14:8
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_WOFFSET                      0x0
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_RANGE                        22:16
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_WOFFSET                      0x0
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_RANGE                        30:24
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_WOFFSET                      0x0
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_0_0_IB_VREF_DQ_BYTE3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_VREF_DQ_1_0
#define EMC_PMACRO_IB_VREF_DQ_1_0                       _MK_ADDR_CONST(0xbe4)
#define EMC_PMACRO_IB_VREF_DQ_1_0_SECURE                        0x0
#define EMC_PMACRO_IB_VREF_DQ_1_0_SCR                   0
#define EMC_PMACRO_IB_VREF_DQ_1_0_WORD_COUNT                    0x1
#define EMC_PMACRO_IB_VREF_DQ_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_RESET_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_READ_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_1_0_WRITE_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_RANGE                        6:0
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_WOFFSET                      0x0
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_RANGE                        14:8
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_WOFFSET                      0x0
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_RANGE                        22:16
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_WOFFSET                      0x0
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_RANGE                        30:24
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_WOFFSET                      0x0
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_1_0_IB_VREF_DQ_BYTE7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_VREF_DQ_2_0
#define EMC_PMACRO_IB_VREF_DQ_2_0                       _MK_ADDR_CONST(0xbe8)
#define EMC_PMACRO_IB_VREF_DQ_2_0_SECURE                        0x0
#define EMC_PMACRO_IB_VREF_DQ_2_0_SCR                   0
#define EMC_PMACRO_IB_VREF_DQ_2_0_WORD_COUNT                    0x1
#define EMC_PMACRO_IB_VREF_DQ_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_RESET_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_READ_MASK                     _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_2_0_WRITE_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_RANGE                 6:0
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_WOFFSET                       0x0
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_RANGE                 14:8
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_WOFFSET                       0x0
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_RANGE                 22:16
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_WOFFSET                       0x0
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_SHIFT)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_RANGE                 30:24
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_WOFFSET                       0x0
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQ_2_0_IB_VREF_DQ_CMD3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_VREF_DQS_0_0
#define EMC_PMACRO_IB_VREF_DQS_0_0                      _MK_ADDR_CONST(0xbf0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_SECURE                       0x0
#define EMC_PMACRO_IB_VREF_DQS_0_0_SCR                  0
#define EMC_PMACRO_IB_VREF_DQS_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_VREF_DQS_0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_0_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_RANGE                      6:0
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_WOFFSET                    0x0
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_RANGE                      14:8
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_WOFFSET                    0x0
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_RANGE                      22:16
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_WOFFSET                    0x0
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_RANGE                      30:24
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_WOFFSET                    0x0
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_0_0_IB_VREF_DQS_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_VREF_DQS_1_0
#define EMC_PMACRO_IB_VREF_DQS_1_0                      _MK_ADDR_CONST(0xbf4)
#define EMC_PMACRO_IB_VREF_DQS_1_0_SECURE                       0x0
#define EMC_PMACRO_IB_VREF_DQS_1_0_SCR                  0
#define EMC_PMACRO_IB_VREF_DQS_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_VREF_DQS_1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_1_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_RANGE                      6:0
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_WOFFSET                    0x0
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_RANGE                      14:8
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_WOFFSET                    0x0
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_RANGE                      22:16
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_WOFFSET                    0x0
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_SHIFT                      _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_FIELD                      _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_RANGE                      30:24
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_WOFFSET                    0x0
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_1_0_IB_VREF_DQS_BYTE7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_VREF_DQS_2_0
#define EMC_PMACRO_IB_VREF_DQS_2_0                      _MK_ADDR_CONST(0xbf8)
#define EMC_PMACRO_IB_VREF_DQS_2_0_SECURE                       0x0
#define EMC_PMACRO_IB_VREF_DQS_2_0_SCR                  0
#define EMC_PMACRO_IB_VREF_DQS_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_IB_VREF_DQS_2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_READ_MASK                    _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_2_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_RANGE                       6:0
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_WOFFSET                     0x0
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_RANGE                       14:8
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_WOFFSET                     0x0
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_RANGE                       22:16
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_WOFFSET                     0x0
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_FIELD                       _MK_FIELD_CONST(0x7f, EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_SHIFT)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_RANGE                       30:24
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_WOFFSET                     0x0
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_VREF_DQS_2_0_IB_VREF_DQS_CMD3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_IB_RXRT_0
#define EMC_PMACRO_IB_RXRT_0                    _MK_ADDR_CONST(0xcf4)
#define EMC_PMACRO_IB_RXRT_0_SECURE                     0x0
#define EMC_PMACRO_IB_RXRT_0_SCR                        0
#define EMC_PMACRO_IB_RXRT_0_WORD_COUNT                         0x1
#define EMC_PMACRO_IB_RXRT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_RXRT_0_RESET_MASK                         _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_RXRT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_RXRT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_RXRT_0_READ_MASK                  _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_RXRT_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_RXRT_0_IB_RXRT_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_IB_RXRT_0_IB_RXRT_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_IB_RXRT_0_IB_RXRT_SHIFT)
#define EMC_PMACRO_IB_RXRT_0_IB_RXRT_RANGE                      10:0
#define EMC_PMACRO_IB_RXRT_0_IB_RXRT_WOFFSET                    0x0
#define EMC_PMACRO_IB_RXRT_0_IB_RXRT_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_RXRT_0_IB_RXRT_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_IB_RXRT_0_IB_RXRT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_IB_RXRT_0_IB_RXRT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_LONG_CMD_0_0
#define EMC_PMACRO_DDLL_LONG_CMD_0_0                    _MK_ADDR_CONST(0xc00)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_SECURE                     0x0
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_SCR                        0
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_WORD_COUNT                         0x1
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE                   10:0
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE                   26:16
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_LONG_CMD_1_0
#define EMC_PMACRO_DDLL_LONG_CMD_1_0                    _MK_ADDR_CONST(0xc04)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_SECURE                     0x0
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_SCR                        0
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_WORD_COUNT                         0x1
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE                   10:0
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE                   26:16
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_LONG_CMD_2_0
#define EMC_PMACRO_DDLL_LONG_CMD_2_0                    _MK_ADDR_CONST(0xc08)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_SECURE                     0x0
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_SCR                        0
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_WORD_COUNT                         0x1
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE                   10:0
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE                   26:16
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_LONG_CMD_3_0
#define EMC_PMACRO_DDLL_LONG_CMD_3_0                    _MK_ADDR_CONST(0xc0c)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_SECURE                     0x0
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_SCR                        0
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_WORD_COUNT                         0x1
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE                   10:0
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_FIELD                   _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE                   26:16
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_LONG_CMD_4_0
#define EMC_PMACRO_DDLL_LONG_CMD_4_0                    _MK_ADDR_CONST(0xc10)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_SECURE                     0x0
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_SCR                        0
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_WORD_COUNT                         0x1
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE                  10:0
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_RANGE                  26:16
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_MISC0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_LONG_CMD_5_0
#define EMC_PMACRO_DDLL_LONG_CMD_5_0                    _MK_ADDR_CONST(0xc14)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_SECURE                     0x0
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_SCR                        0
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_WORD_COUNT                         0x1
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_RESET_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_READ_MASK                  _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_WRITE_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_RANGE                  10:0
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_FIELD                  _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_SHIFT)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_RANGE                  26:16
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_DEFAULT_MASK                   _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_LONG_CMD_5_0_DDLL_LONG_CMD_MISC2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_SHORT_CMD_0_0
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0                   _MK_ADDR_CONST(0xc20)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_SECURE                    0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_SCR                       0
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_WORD_COUNT                        0x1
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_RESET_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_READ_MASK                         _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_WRITE_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_RANGE                 6:0
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_RANGE                 14:8
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_RANGE                 22:16
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_RANGE                 30:24
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_DDLL_SHORT_CMD_CKE3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_SHORT_CMD_1_0
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0                   _MK_ADDR_CONST(0xc24)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_SECURE                    0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_SCR                       0
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_WORD_COUNT                        0x1
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_RESET_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_READ_MASK                         _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_WRITE_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_RANGE                 6:0
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_RANGE                 14:8
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_RANGE                 22:16
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_FIELD                 _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_RANGE                 30:24
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_DDLL_SHORT_CMD_CKE7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_SHORT_CMD_2_0
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0                   _MK_ADDR_CONST(0xc28)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_SECURE                    0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_SCR                       0
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_WORD_COUNT                        0x1
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_RESET_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_READ_MASK                         _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_WRITE_MASK                        _MK_MASK_CONST(0x7f7f7f7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_RANGE                        6:0
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_SHIFT                        _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_RANGE                        14:8
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_RANGE                        22:16
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_FIELD                        _MK_FIELD_CONST(0x7f, EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_SHIFT)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_RANGE                        30:24
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_WOFFSET                      0x0
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_MISC2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CFG_PM_GLOBAL_0_0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0                    _MK_ADDR_CONST(0xc30)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_SECURE                     0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_SCR                        0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_WORD_COUNT                         0x1
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_RESET_MASK                         _MK_MASK_CONST(0xfff0000)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_READ_MASK                  _MK_MASK_CONST(0xfff0000)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0000)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_RANGE                    16:16
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_WOFFSET                  0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_SHIFT                    _MK_SHIFT_CONST(17)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_RANGE                    17:17
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_WOFFSET                  0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_SHIFT                    _MK_SHIFT_CONST(18)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_RANGE                    18:18
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_WOFFSET                  0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_SHIFT                    _MK_SHIFT_CONST(19)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_RANGE                    19:19
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_WOFFSET                  0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_RANGE                    20:20
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_WOFFSET                  0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_SHIFT                    _MK_SHIFT_CONST(21)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_RANGE                    21:21
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_WOFFSET                  0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_SHIFT                    _MK_SHIFT_CONST(22)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_RANGE                    22:22
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_WOFFSET                  0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_RANGE                    23:23
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_WOFFSET                  0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_BYTE7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_RANGE                     24:24
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_WOFFSET                   0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_SHIFT                     _MK_SHIFT_CONST(25)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_RANGE                     25:25
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_WOFFSET                   0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_SHIFT                     _MK_SHIFT_CONST(26)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_RANGE                     26:26
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_WOFFSET                   0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_SHIFT                     _MK_SHIFT_CONST(27)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_SHIFT)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_RANGE                     27:27
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_WOFFSET                   0x0
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CFG_PM_GLOBAL_0_0_DISABLE_CFG_CMD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_VTTGEN_CTRL_0_0
#define EMC_PMACRO_VTTGEN_CTRL_0_0                      _MK_ADDR_CONST(0xc34)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_SECURE                       0x0
#define EMC_PMACRO_VTTGEN_CTRL_0_0_SCR                  0
#define EMC_PMACRO_VTTGEN_CTRL_0_0_WORD_COUNT                   0x1
#define EMC_PMACRO_VTTGEN_CTRL_0_0_RESET_VAL                    _MK_MASK_CONST(0x90909)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_RESET_MASK                   _MK_MASK_CONST(0x10f0f0f)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_READ_MASK                    _MK_MASK_CONST(0x10f0f0f)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_WRITE_MASK                   _MK_MASK_CONST(0x10f0f0f)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_RANGE                 3:0
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_WOFFSET                       0x0
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_DEFAULT                       _MK_MASK_CONST(0x9)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_FIELD                  _MK_FIELD_CONST(0xf, EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_RANGE                  11:8
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_WOFFSET                        0x0
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_DEFAULT                        _MK_MASK_CONST(0x9)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_SHIFT                   _MK_SHIFT_CONST(16)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_FIELD                   _MK_FIELD_CONST(0xf, EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_RANGE                   19:16
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_WOFFSET                 0x0
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_DEFAULT                 _MK_MASK_CONST(0x9)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_RANGE                     24:24
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_WOFFSET                   0x0
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_VTTGEN_CTRL_1_0
#define EMC_PMACRO_VTTGEN_CTRL_1_0                      _MK_ADDR_CONST(0xc38)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_SECURE                       0x0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_SCR                  0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_WORD_COUNT                   0x1
#define EMC_PMACRO_VTTGEN_CTRL_1_0_RESET_VAL                    _MK_MASK_CONST(0x154210)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_RESET_MASK                   _MK_MASK_CONST(0xff7fff)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_READ_MASK                    _MK_MASK_CONST(0xff7fff)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_WRITE_MASK                   _MK_MASK_CONST(0xff7fff)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_FIELD                        _MK_FIELD_CONST(0x1f, EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_RANGE                        4:0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_WOFFSET                      0x0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_DEFAULT                      _MK_MASK_CONST(0x10)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_CTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_SHIFT                 _MK_SHIFT_CONST(5)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_FIELD                 _MK_FIELD_CONST(0x1f, EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_RANGE                 9:5
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_WOFFSET                       0x0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_DEFAULT                       _MK_MASK_CONST(0x10)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_CTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_SHIFT                  _MK_SHIFT_CONST(10)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_FIELD                  _MK_FIELD_CONST(0x1f, EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_RANGE                  14:10
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_WOFFSET                        0x0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_DEFAULT                        _MK_MASK_CONST(0x10)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_CTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_RANGE                     17:16
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_WOFFSET                   0x0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VCLAMP_WB_CTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_SHIFT                      _MK_SHIFT_CONST(18)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_FIELD                      _MK_FIELD_CONST(0x3, EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_RANGE                      19:18
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_WOFFSET                    0x0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VAUXP_WB_CTRL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_SHIFT                       _MK_SHIFT_CONST(20)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_RANGE                       21:20
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_WOFFSET                     0x0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_VDDA_WB_CTRL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_SHIFT                      _MK_SHIFT_CONST(22)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_FIELD                      _MK_FIELD_CONST(0x3, EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_RANGE                      23:22
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_WOFFSET                    0x0
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_1_0_VTT_SPARE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_VTTGEN_CTRL_2_0
#define EMC_PMACRO_VTTGEN_CTRL_2_0                      _MK_ADDR_CONST(0xcf0)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_SECURE                       0x0
#define EMC_PMACRO_VTTGEN_CTRL_2_0_SCR                  0
#define EMC_PMACRO_VTTGEN_CTRL_2_0_WORD_COUNT                   0x1
#define EMC_PMACRO_VTTGEN_CTRL_2_0_RESET_VAL                    _MK_MASK_CONST(0x40404)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_FIELD                        _MK_FIELD_CONST(0xff, EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_RANGE                        7:0
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_WOFFSET                      0x0
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_DEFAULT                      _MK_MASK_CONST(0x4)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VCLAMP_LOAD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_FIELD                 _MK_FIELD_CONST(0xff, EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_RANGE                 15:8
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_WOFFSET                       0x0
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_DEFAULT                       _MK_MASK_CONST(0x4)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VAUXP_LOAD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_FIELD                  _MK_FIELD_CONST(0xff, EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_SHIFT)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_RANGE                  23:16
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_WOFFSET                        0x0
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_DEFAULT                        _MK_MASK_CONST(0x4)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_VTTGEN_CTRL_2_0_VTT_VDDA_LOAD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DSR_VTTGEN_CTRL_0_0
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0                  _MK_ADDR_CONST(0xc6c)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_SECURE                   0x0
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_SCR                      0
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_WORD_COUNT                       0x1
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_RESET_VAL                        _MK_MASK_CONST(0x409)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_RESET_MASK                       _MK_MASK_CONST(0xff0f)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_READ_MASK                        _MK_MASK_CONST(0xff0f)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_WRITE_MASK                       _MK_MASK_CONST(0xff0f)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_FIELD                   _MK_FIELD_CONST(0xf, EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_SHIFT)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_RANGE                   3:0
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_WOFFSET                 0x0
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_DEFAULT                 _MK_MASK_CONST(0x9)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_FIELD                  _MK_FIELD_CONST(0xff, EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_SHIFT)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_RANGE                  15:8
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_WOFFSET                        0x0
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_DEFAULT                        _MK_MASK_CONST(0x4)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_BG_BIAS_CTRL_0_0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0                     _MK_ADDR_CONST(0xc3c)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_SECURE                      0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_SCR                         0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_WORD_COUNT                  0x1
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_RESET_VAL                   _MK_MASK_CONST(0x34)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_RESET_MASK                  _MK_MASK_CONST(0x333377)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_READ_MASK                   _MK_MASK_CONST(0x333377)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_WRITE_MASK                  _MK_MASK_CONST(0x333377)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_SHIFT)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_RANGE                     0:0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_WOFFSET                   0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_E_PWRD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_SHIFT                       _MK_SHIFT_CONST(1)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_SHIFT)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_RANGE                       1:1
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_WOFFSET                     0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_SHIFT                   _MK_SHIFT_CONST(2)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_SHIFT)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_RANGE                   2:2
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_WOFFSET                 0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_DEFAULT                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BGLP_E_PWRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_SHIFT                      _MK_SHIFT_CONST(4)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_FIELD                      _MK_FIELD_CONST(0x7, EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_SHIFT)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_RANGE                      6:4
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_WOFFSET                    0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_DEFAULT                    _MK_MASK_CONST(0x3)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_SETUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_SHIFT                  _MK_SHIFT_CONST(8)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_SHIFT)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_RANGE                  9:8
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_WOFFSET                        0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_BG_ILVL_CTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_SHIFT                  _MK_SHIFT_CONST(12)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_FIELD                  _MK_FIELD_CONST(0x3, EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_SHIFT)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_RANGE                  13:12
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_WOFFSET                        0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_XM2COMP_BG_ILVL_CTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_FIELD                        _MK_FIELD_CONST(0x3, EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_SHIFT)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_RANGE                        17:16
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_WOFFSET                      0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_DDLL_BG_ILVL_CTRL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_FIELD                 _MK_FIELD_CONST(0x3, EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_SHIFT)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_RANGE                 21:20
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_WOFFSET                       0x0
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BG_BIAS_CTRL_0_0_DDLL_CDB_BG_ILVL_CTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_PAD_CFG_CTRL_0
#define EMC_PMACRO_PAD_CFG_CTRL_0                       _MK_ADDR_CONST(0xc40)
#define EMC_PMACRO_PAD_CFG_CTRL_0_SECURE                        0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_SCR                   0
#define EMC_PMACRO_PAD_CFG_CTRL_0_WORD_COUNT                    0x1
#define EMC_PMACRO_PAD_CFG_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x20000)
#define EMC_PMACRO_PAD_CFG_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x73332e63)
#define EMC_PMACRO_PAD_CFG_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x73332e63)
#define EMC_PMACRO_PAD_CFG_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x73332e63)
#define EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_RANGE                       1:0
#define EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_WOFFSET                     0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_FIELD                   _MK_FIELD_CONST(0x3, EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_RANGE                   6:5
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_WOFFSET                 0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PD_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_SHIFT                  _MK_SHIFT_CONST(9)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_RANGE                  9:9
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_WOFFSET                        0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_PWRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_SHIFT                   _MK_SHIFT_CONST(10)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_FIELD                   _MK_FIELD_CONST(0x3, EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_RANGE                   11:10
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_WOFFSET                 0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_CMD_TX_EBOOST_PU_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_SHIFT                 _MK_SHIFT_CONST(13)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_RANGE                 13:13
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_WOFFSET                       0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_SEL_MV_CYCLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_FIELD                        _MK_FIELD_CONST(0x3, EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_RANGE                        17:16
#define EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_WOFFSET                      0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_DEFAULT                      _MK_MASK_CONST(0x2)
#define EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_MEM_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_SHIFT                     _MK_SHIFT_CONST(20)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_RANGE                     21:20
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_WOFFSET                   0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_DCC_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_RANGE                 24:24
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_WOFFSET                       0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_E_TX_NMOS_DRVUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_SHIFT                  _MK_SHIFT_CONST(25)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_RANGE                  25:25
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_WOFFSET                        0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_TX_E_DDLL_TCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_FIELD                     _MK_FIELD_CONST(0x7, EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_SHIFT)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_RANGE                     30:28
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_WOFFSET                   0x0
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_DIRECT_QUSE                       _MK_ENUM_CONST(0)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_RESERVED                  _MK_ENUM_CONST(1)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_REGULAR_WO_DIV2                   _MK_ENUM_CONST(2)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_REGULAR                   _MK_ENUM_CONST(3)
#define EMC_PMACRO_PAD_CFG_CTRL_0_PAD_MACRO_QUSE_MODE_RESERVED1                 _MK_ENUM_CONST(4)


// Register EMC_PMACRO_CMD_PAD_RX_CTRL_0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0                    _MK_ADDR_CONST(0xc50)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_SECURE                     0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_SCR                        0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_WORD_COUNT                         0x1
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x8000)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x1f7ff737)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x1f7ff737)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x1f7ff737)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_FIELD                       _MK_FIELD_CONST(0x7, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_RANGE                       2:0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_WOFFSET                     0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_DQ_SCHMITT                  _MK_ENUM_CONST(0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_RESERVED                    _MK_ENUM_CONST(1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_DQ_DIFF_MODE_50                     _MK_ENUM_CONST(2)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_DQ_DIFF_MODE_15                     _MK_ENUM_CONST(3)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_DQ_HSSA_MODE_50                     _MK_ENUM_CONST(4)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_DQ_HSSA_MODE_15                     _MK_ENUM_CONST(5)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_RESERVED1                   _MK_ENUM_CONST(6)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_MODE_DQ_LSSA_MODE                        _MK_ENUM_CONST(7)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_SHIFT                      _MK_SHIFT_CONST(4)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_FIELD                      _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_RANGE                      5:4
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_WOFFSET                    0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_DQS_SCHMITT                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_RESERVED                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_DQS_DIFF_MODE_50                   _MK_ENUM_CONST(2)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_MODE_DQS_DIFF_MODE_15                   _MK_ENUM_CONST(3)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_FIELD                      _MK_FIELD_CONST(0x7, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_RANGE                      10:8
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_WOFFSET                    0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_DAMP_DFE_CTRL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_RANGE                       12:12
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_WOFFSET                     0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_E_DIFF_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_SHIFT                 _MK_SHIFT_CONST(13)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_RANGE                 13:13
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_WOFFSET                       0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_DAMP_DFE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_SHIFT                     _MK_SHIFT_CONST(14)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_RANGE                     14:14
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_WOFFSET                   0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_E_RDIV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_SHIFT                  _MK_SHIFT_CONST(15)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_RANGE                  15:15
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_WOFFSET                        0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_DEFAULT                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_EINPUT_FORCE_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_FIELD                      _MK_FIELD_CONST(0x1f, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_RANGE                      20:16
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_WOFFSET                    0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQS_RX_CTRL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_SHIFT                  _MK_SHIFT_CONST(21)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_RANGE                  21:21
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_WOFFSET                        0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_IBIAS_PWRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_SHIFT                   _MK_SHIFT_CONST(22)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_RANGE                   22:22
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_WOFFSET                 0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_RX_E_DIRECT_ZI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_SHIFT                       _MK_SHIFT_CONST(24)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_FIELD                       _MK_FIELD_CONST(0x1f, EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_SHIFT)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_RANGE                       28:24
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_WOFFSET                     0x0
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_CMD_DQ_RX_CTRL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DATA_PAD_RX_CTRL_0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0                   _MK_ADDR_CONST(0xc54)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_SECURE                    0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_SCR                       0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_WORD_COUNT                        0x1
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x8000)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x1f7ff737)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x1f7ff737)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x1f7ff737)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_FIELD                     _MK_FIELD_CONST(0x7, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_RANGE                     2:0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_WOFFSET                   0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_DQ_SCHMITT                        _MK_ENUM_CONST(0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_RESERVED                  _MK_ENUM_CONST(1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_DQ_DIFF_MODE_50                   _MK_ENUM_CONST(2)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_DQ_DIFF_MODE_15                   _MK_ENUM_CONST(3)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_DQ_HSSA_MODE_50                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_DQ_HSSA_MODE_15                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_RESERVED1                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_MODE_DQ_LSSA_MODE                      _MK_ENUM_CONST(7)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_RANGE                    5:4
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_WOFFSET                  0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_DQS_SCHMITT                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_RESERVED                 _MK_ENUM_CONST(1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_DQS_DIFF_MODE_50                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_MODE_DQS_DIFF_MODE_15                 _MK_ENUM_CONST(3)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_FIELD                    _MK_FIELD_CONST(0x7, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_RANGE                    10:8
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_WOFFSET                  0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_DAMP_DFE_CTRL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_RANGE                     12:12
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_WOFFSET                   0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_E_DIFF_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_SHIFT                       _MK_SHIFT_CONST(13)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_RANGE                       13:13
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_WOFFSET                     0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_DAMP_DFE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_SHIFT                   _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_RANGE                   14:14
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_WOFFSET                 0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_E_RDIV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_SHIFT                        _MK_SHIFT_CONST(15)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_RANGE                        15:15
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_WOFFSET                      0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_EINPUT_FORCE_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_FIELD                    _MK_FIELD_CONST(0x1f, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_RANGE                    20:16
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_WOFFSET                  0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQS_RX_CTRL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_SHIFT                        _MK_SHIFT_CONST(21)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_RANGE                        21:21
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_WOFFSET                      0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_IBIAS_PWRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_SHIFT                 _MK_SHIFT_CONST(22)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_RANGE                 22:22
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_WOFFSET                       0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_RX_E_DIRECT_ZI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_FIELD                     _MK_FIELD_CONST(0x1f, EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_SHIFT)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_RANGE                     28:24
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_WOFFSET                   0x0
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_DATA_DQ_RX_CTRL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CMD_RX_TERM_MODE_0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0                   _MK_ADDR_CONST(0xc58)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_SECURE                    0x0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_SCR                       0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_WORD_COUNT                        0x1
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_RESET_VAL                         _MK_MASK_CONST(0x2000)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_RESET_MASK                        _MK_MASK_CONST(0x3333)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_READ_MASK                         _MK_MASK_CONST(0x3333)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_WRITE_MASK                        _MK_MASK_CONST(0x3333)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_FIELD                 _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_SHIFT)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_RANGE                 1:0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_WOFFSET                       0x0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQ_RX_TERM_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_SHIFT                       _MK_SHIFT_CONST(4)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_SHIFT)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_RANGE                       5:4
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_WOFFSET                     0x0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSP_RX_TERM_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_SHIFT)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_RANGE                       9:8
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_WOFFSET                     0x0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DQSN_RX_TERM_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_SHIFT)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_RANGE                       12:12
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_WOFFSET                     0x0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_DDLL_QU_SEL_M2CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_SHIFT                       _MK_SHIFT_CONST(13)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_SHIFT)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_RANGE                       13:13
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_WOFFSET                     0x0
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_CMD_E_PWRD_RX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DATA_RX_TERM_MODE_0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0                  _MK_ADDR_CONST(0xc5c)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_SECURE                   0x0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_SCR                      0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_WORD_COUNT                       0x1
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_RESET_VAL                        _MK_MASK_CONST(0x2000)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_RESET_MASK                       _MK_MASK_CONST(0x3333)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_READ_MASK                        _MK_MASK_CONST(0x3333)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_WRITE_MASK                       _MK_MASK_CONST(0x3333)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_SHIFT)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_RANGE                       1:0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_WOFFSET                     0x0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQ_RX_TERM_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_SHIFT)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_RANGE                     5:4
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_WOFFSET                   0x0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSP_RX_TERM_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_SHIFT)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_RANGE                     9:8
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_WOFFSET                   0x0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DQSN_RX_TERM_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_SHIFT)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_RANGE                     12:12
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_WOFFSET                   0x0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_DDLL_QU_SEL_M2CLK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_SHIFT                     _MK_SHIFT_CONST(13)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_SHIFT)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_RANGE                     13:13
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_WOFFSET                   0x0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_DEFAULT                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_DATA_E_PWRD_RX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CMD_PAD_TX_CTRL_0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0                    _MK_ADDR_CONST(0xc60)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_SECURE                     0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_SCR                        0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_WORD_COUNT                         0x1
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x2000000)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf31ffff)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xf31ffff)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf31ffff)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_RANGE                       0:0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_WOFFSET                     0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_E_IVREF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_RANGE                      1:1
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_WOFFSET                    0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_DCC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_RANGE                     3:2
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_WOFFSET                   0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PD_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_RANGE                     4:4
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_WOFFSET                   0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_SHIFT                     _MK_SHIFT_CONST(5)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_RANGE                     5:5
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_WOFFSET                   0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_E_WKPU_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_SHIFT                     _MK_SHIFT_CONST(6)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_RANGE                     7:6
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_WOFFSET                   0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_EBOOST_PU_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_SHIFT                      _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_RANGE                      8:8
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_WOFFSET                    0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_E_IVREF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_SHIFT                    _MK_SHIFT_CONST(9)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_RANGE                    9:9
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_WOFFSET                  0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_DCC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_SHIFT                    _MK_SHIFT_CONST(10)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_RANGE                    11:10
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_WOFFSET                  0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PD_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_SHIFT                   _MK_SHIFT_CONST(12)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_RANGE                   12:12
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_WOFFSET                 0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_SHIFT                   _MK_SHIFT_CONST(13)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_RANGE                   13:13
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_WOFFSET                 0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSP_TX_E_WKPU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_SHIFT                    _MK_SHIFT_CONST(14)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_FIELD                    _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_RANGE                    15:14
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_WOFFSET                  0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_EBOOST_PU_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_RANGE                    16:16
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_WOFFSET                  0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_DCC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_SHIFT                   _MK_SHIFT_CONST(20)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_RANGE                   20:20
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_WOFFSET                 0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_SHIFT                   _MK_SHIFT_CONST(21)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_RANGE                   21:21
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_WOFFSET                 0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQSN_TX_E_WKPU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_RANGE                     24:24
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_WOFFSET                   0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_E_DCC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_SHIFT                        _MK_SHIFT_CONST(25)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_RANGE                        25:25
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_WOFFSET                      0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_CMD_TX_DRVFORCEON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_SHIFT                 _MK_SHIFT_CONST(26)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_RANGE                 26:26
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_WOFFSET                       0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQ_TX_DRVFORCEON_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_SHIFT                        _MK_SHIFT_CONST(27)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_SHIFT)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_RANGE                        27:27
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_WOFFSET                      0x0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_CMD_DQS_TX_DRVFORCEON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DATA_PAD_TX_CTRL_0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0                   _MK_ADDR_CONST(0xc64)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_SECURE                    0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_SCR                       0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_WORD_COUNT                        0x1
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x2000000)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf31ffff)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xf31ffff)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf31ffff)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_RANGE                     0:0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_WOFFSET                   0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_E_IVREF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_SHIFT                    _MK_SHIFT_CONST(1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_RANGE                    1:1
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_WOFFSET                  0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_DCC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_SHIFT                   _MK_SHIFT_CONST(2)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_FIELD                   _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_RANGE                   3:2
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_WOFFSET                 0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PD_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_SHIFT                   _MK_SHIFT_CONST(4)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_RANGE                   4:4
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_WOFFSET                 0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_SHIFT                   _MK_SHIFT_CONST(5)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_RANGE                   5:5
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_WOFFSET                 0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_E_WKPU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_SHIFT                   _MK_SHIFT_CONST(6)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_FIELD                   _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_RANGE                   7:6
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_WOFFSET                 0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_EBOOST_PU_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_SHIFT                    _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_RANGE                    8:8
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_WOFFSET                  0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_E_IVREF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_SHIFT                  _MK_SHIFT_CONST(9)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_RANGE                  9:9
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_WOFFSET                        0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_DCC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_SHIFT                  _MK_SHIFT_CONST(10)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_FIELD                  _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_RANGE                  11:10
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_WOFFSET                        0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PD_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_RANGE                 12:12
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_WOFFSET                       0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_SHIFT                 _MK_SHIFT_CONST(13)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_RANGE                 13:13
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_WOFFSET                       0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSP_TX_E_WKPU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_SHIFT                  _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_FIELD                  _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_RANGE                  15:14
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_WOFFSET                        0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_EBOOST_PU_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_SHIFT                  _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_RANGE                  16:16
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_WOFFSET                        0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_DCC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_RANGE                 20:20
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_WOFFSET                       0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_SHIFT                 _MK_SHIFT_CONST(21)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_RANGE                 21:21
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_WOFFSET                       0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQSN_TX_E_WKPU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_RANGE                   24:24
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_WOFFSET                 0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_E_DCC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_SHIFT                      _MK_SHIFT_CONST(25)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_RANGE                      25:25
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_WOFFSET                    0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_CMD_TX_DRVFORCEON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_SHIFT                       _MK_SHIFT_CONST(26)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_RANGE                       26:26
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_WOFFSET                     0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQ_TX_DRVFORCEON_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_SHIFT                      _MK_SHIFT_CONST(27)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_SHIFT)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_RANGE                      27:27
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_WOFFSET                    0x0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_DATA_DQS_TX_DRVFORCEON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_COMMON_PAD_TX_CTRL_0
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0                 _MK_ADDR_CONST(0xc68)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_SECURE                  0x0
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_SCR                     0
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_WORD_COUNT                      0x1
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0xf)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_SHIFT)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_RANGE                       0:0
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_WOFFSET                     0x0
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQ_TX_BPSDYNEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_SHIFT)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_RANGE                      1:1
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_WOFFSET                    0x0
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_DEFAULT                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_DATA_DQS_TX_BPSDYNEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_FIELD                        _MK_FIELD_CONST(0x1, EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_SHIFT)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_RANGE                        2:2
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_WOFFSET                      0x0
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_DEFAULT                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQ_TX_BPSDYNEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_SHIFT                       _MK_SHIFT_CONST(3)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_SHIFT)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_RANGE                       3:3
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_WOFFSET                     0x0
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_DEFAULT                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_CMD_DQS_TX_BPSDYNEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_BRICK_MAPPING_0_0
#define EMC_PMACRO_BRICK_MAPPING_0_0                    _MK_ADDR_CONST(0xc80)
#define EMC_PMACRO_BRICK_MAPPING_0_0_SECURE                     0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_SCR                        0
#define EMC_PMACRO_BRICK_MAPPING_0_0_WORD_COUNT                         0x1
#define EMC_PMACRO_BRICK_MAPPING_0_0_RESET_VAL                  _MK_MASK_CONST(0xcccccccc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_RANGE                 3:0
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK0_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_RANGE                 7:4
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK0_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_RANGE                 11:8
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK1_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_RANGE                 15:12
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK1_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_RANGE                 19:16
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK2_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_RANGE                 23:20
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK2_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_RANGE                 27:24
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_0_0_BRICK_MAPPING_BRICK3_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_RANGE                 31:28
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_0_0_CMDIO_MAPPING_BRICK3_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)


// Register EMC_PMACRO_BRICK_MAPPING_1_0
#define EMC_PMACRO_BRICK_MAPPING_1_0                    _MK_ADDR_CONST(0xc84)
#define EMC_PMACRO_BRICK_MAPPING_1_0_SECURE                     0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_SCR                        0
#define EMC_PMACRO_BRICK_MAPPING_1_0_WORD_COUNT                         0x1
#define EMC_PMACRO_BRICK_MAPPING_1_0_RESET_VAL                  _MK_MASK_CONST(0xcccccccc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_RANGE                 3:0
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK4_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_RANGE                 7:4
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK4_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_RANGE                 11:8
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK5_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_RANGE                 15:12
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK5_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_RANGE                 19:16
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK6_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_SHIFT                 _MK_SHIFT_CONST(20)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_RANGE                 23:20
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK6_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_SHIFT                 _MK_SHIFT_CONST(24)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_RANGE                 27:24
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_1_0_BRICK_MAPPING_BRICK7_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_SHIFT                 _MK_SHIFT_CONST(28)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_RANGE                 31:28
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_1_0_CMDIO_MAPPING_BRICK7_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)


// Register EMC_PMACRO_BRICK_MAPPING_2_0
#define EMC_PMACRO_BRICK_MAPPING_2_0                    _MK_ADDR_CONST(0xc88)
#define EMC_PMACRO_BRICK_MAPPING_2_0_SECURE                     0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_SCR                        0
#define EMC_PMACRO_BRICK_MAPPING_2_0_WORD_COUNT                         0x1
#define EMC_PMACRO_BRICK_MAPPING_2_0_RESET_VAL                  _MK_MASK_CONST(0xcccccccc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_RANGE                 3:0
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK8_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_RANGE                 7:4
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK8_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_SHIFT                 _MK_SHIFT_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_RANGE                 11:8
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BYTE0                      _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BYTE1                      _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BYTE2                      _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BYTE3                      _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BYTE4                      _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BYTE5                      _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BYTE6                      _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BYTE7                      _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_CMD0                       _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_CMD1                       _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_CMD2                       _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_CMD3                       _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK9_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_SHIFT                 _MK_SHIFT_CONST(12)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_FIELD                 _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_RANGE                 15:12
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_DEFAULT                       _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_INIT_ENUM                     VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_CH0_CKE0                   _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_CH0_CKE1                   _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_CH0_CKE_B0                 _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_CH0_CKE_B1                 _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_CH1_CKE0                   _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_CH1_CKE1                   _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_CH1_CKE_B0                 _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_CH1_CKE_B1                 _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_RESET                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_MISC0                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_MISC1                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_MISC2                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK9_VIRTUAL_ID_BOOT                       _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_SHIFT                        _MK_SHIFT_CONST(16)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_FIELD                        _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_RANGE                        19:16
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_WOFFSET                      0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_DEFAULT                      _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_INIT_ENUM                    VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BYTE0                     _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BYTE1                     _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BYTE2                     _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BYTE3                     _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BYTE4                     _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BYTE5                     _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BYTE6                     _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BYTE7                     _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_CMD0                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_CMD1                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_CMD2                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_CMD3                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK10_VIRTUAL_ID_BOOT                      _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_SHIFT                        _MK_SHIFT_CONST(20)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_FIELD                        _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_RANGE                        23:20
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_WOFFSET                      0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_DEFAULT                      _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_INIT_ENUM                    VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_CH0_CKE0                  _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_CH0_CKE1                  _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_CH0_CKE_B0                        _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_CH0_CKE_B1                        _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_CH1_CKE0                  _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_CH1_CKE1                  _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_CH1_CKE_B0                        _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_CH1_CKE_B1                        _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_RESET                     _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_MISC0                     _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_MISC1                     _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_MISC2                     _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK10_VIRTUAL_ID_BOOT                      _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_SHIFT                        _MK_SHIFT_CONST(24)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_FIELD                        _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_RANGE                        27:24
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_WOFFSET                      0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_DEFAULT                      _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_INIT_ENUM                    VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BYTE0                     _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BYTE1                     _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BYTE2                     _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BYTE3                     _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BYTE4                     _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BYTE5                     _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BYTE6                     _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BYTE7                     _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_CMD0                      _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_CMD1                      _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_CMD2                      _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_CMD3                      _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_2_0_BRICK_MAPPING_BRICK11_VIRTUAL_ID_BOOT                      _MK_ENUM_CONST(12)

#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_SHIFT                        _MK_SHIFT_CONST(28)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_FIELD                        _MK_FIELD_CONST(0xf, EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_SHIFT)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_RANGE                        31:28
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_WOFFSET                      0x0
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_DEFAULT                      _MK_MASK_CONST(0xc)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_INIT_ENUM                    VIRTUAL_ID_BOOT
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_CH0_CKE0                  _MK_ENUM_CONST(0)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_CH0_CKE1                  _MK_ENUM_CONST(1)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_CH0_CKE_B0                        _MK_ENUM_CONST(2)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_CH0_CKE_B1                        _MK_ENUM_CONST(3)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_CH1_CKE0                  _MK_ENUM_CONST(4)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_CH1_CKE1                  _MK_ENUM_CONST(5)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_CH1_CKE_B0                        _MK_ENUM_CONST(6)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_CH1_CKE_B1                        _MK_ENUM_CONST(7)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_RESET                     _MK_ENUM_CONST(8)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_MISC0                     _MK_ENUM_CONST(9)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_MISC1                     _MK_ENUM_CONST(10)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_MISC2                     _MK_ENUM_CONST(11)
#define EMC_PMACRO_BRICK_MAPPING_2_0_CMDIO_MAPPING_BRICK11_VIRTUAL_ID_BOOT                      _MK_ENUM_CONST(12)


// Register EMC_PMACRO_DDLLCAL_CAL_0
#define EMC_PMACRO_DDLLCAL_CAL_0                        _MK_ADDR_CONST(0xce0)
#define EMC_PMACRO_DDLLCAL_CAL_0_SECURE                         0x0
#define EMC_PMACRO_DDLLCAL_CAL_0_SCR                    0
#define EMC_PMACRO_DDLLCAL_CAL_0_WORD_COUNT                     0x1
#define EMC_PMACRO_DDLLCAL_CAL_0_RESET_VAL                      _MK_MASK_CONST(0x40)
#define EMC_PMACRO_DDLLCAL_CAL_0_RESET_MASK                     _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLLCAL_CAL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLLCAL_CAL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLLCAL_CAL_0_READ_MASK                      _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLLCAL_CAL_0_WRITE_MASK                     _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_FIELD                      _MK_FIELD_CONST(0x7ff, EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_SHIFT)
#define EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_RANGE                      10:0
#define EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_WOFFSET                    0x0
#define EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_DEFAULT                    _MK_MASK_CONST(0x40)
#define EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_DEFAULT_MASK                       _MK_MASK_CONST(0x7ff)
#define EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLLCAL_CAL_0_DDLLCAL_CAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_OFFSET_0
#define EMC_PMACRO_DDLL_OFFSET_0                        _MK_ADDR_CONST(0xce4)
#define EMC_PMACRO_DDLL_OFFSET_0_SECURE                         0x0
#define EMC_PMACRO_DDLL_OFFSET_0_SCR                    0
#define EMC_PMACRO_DDLL_OFFSET_0_WORD_COUNT                     0x1
#define EMC_PMACRO_DDLL_OFFSET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_RESET_MASK                     _MK_MASK_CONST(0x1ff1ff3f)
#define EMC_PMACRO_DDLL_OFFSET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_READ_MASK                      _MK_MASK_CONST(0x1ff1ff3f)
#define EMC_PMACRO_DDLL_OFFSET_0_WRITE_MASK                     _MK_MASK_CONST(0x1ff1ff3f)
#define EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_FIELD                      _MK_FIELD_CONST(0x3f, EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_RANGE                      5:0
#define EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DDLL_OFFSET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_RANGE                     8:8
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQ_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_SHIFT                    _MK_SHIFT_CONST(9)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_RANGE                    9:9
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXDQS_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_SHIFT                    _MK_SHIFT_CONST(10)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_RANGE                    10:10
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_TXCMD_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_SHIFT                     _MK_SHIFT_CONST(11)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_RANGE                     11:11
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BIT_RXDQ_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_SHIFT                    _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_RANGE                    12:12
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQ_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_SHIFT                   _MK_SHIFT_CONST(13)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_RANGE                   13:13
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXDQS_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_SHIFT                   _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_RANGE                   14:14
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_TXCMD_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_SHIFT                   _MK_SHIFT_CONST(15)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_RANGE                   15:15
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_RXDQS_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_SHIFT                      _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_RANGE                      16:16
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_DATA_DDLL_OFFSET_BYTE_QU_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_SHIFT                      _MK_SHIFT_CONST(20)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_RANGE                      20:20
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQ_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_SHIFT                     _MK_SHIFT_CONST(21)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_RANGE                     21:21
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXDQS_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_SHIFT                     _MK_SHIFT_CONST(22)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_RANGE                     22:22
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_TXCMD_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_SHIFT                      _MK_SHIFT_CONST(23)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_RANGE                      23:23
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_WOFFSET                    0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BIT_RXDQ_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_SHIFT                     _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_RANGE                     24:24
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQ_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_SHIFT                    _MK_SHIFT_CONST(25)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_RANGE                    25:25
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXDQS_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_SHIFT                    _MK_SHIFT_CONST(26)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_RANGE                    26:26
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_TXCMD_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_SHIFT                    _MK_SHIFT_CONST(27)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_RANGE                    27:27
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_RXDQS_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_SHIFT                       _MK_SHIFT_CONST(28)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_FIELD                       _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_SHIFT)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_RANGE                       28:28
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_WOFFSET                     0x0
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_OFFSET_0_CMD_DDLL_OFFSET_BYTE_QU_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DDLL_PERIODIC_OFFSET_0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0                       _MK_ADDR_CONST(0xce8)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_SECURE                        0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_SCR                   0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_WORD_COUNT                    0x1
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_RESET_MASK                    _MK_MASK_CONST(0x1ff1ff3f)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_READ_MASK                     _MK_MASK_CONST(0x1ff1ff3f)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_WRITE_MASK                    _MK_MASK_CONST(0x1ff1ff3f)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_SHIFT                    _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_FIELD                    _MK_FIELD_CONST(0x3f, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_RANGE                    5:0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DDLL_PERIODIC_OFFSET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_SHIFT                   _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_RANGE                   8:8
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_RANGE                  9:9
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_SHIFT                  _MK_SHIFT_CONST(10)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_RANGE                  10:10
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_SHIFT                   _MK_SHIFT_CONST(11)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_RANGE                   11:11
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_SHIFT                  _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_RANGE                  12:12
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_SHIFT                 _MK_SHIFT_CONST(13)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_RANGE                 13:13
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_SHIFT                 _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_RANGE                 14:14
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_SHIFT                 _MK_SHIFT_CONST(15)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_RANGE                 15:15
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_WOFFSET                       0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_SHIFT                    _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_RANGE                    16:16
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_DATA_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_SHIFT                    _MK_SHIFT_CONST(20)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_RANGE                    20:20
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQ_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_SHIFT                   _MK_SHIFT_CONST(21)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_RANGE                   21:21
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXDQS_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_SHIFT                   _MK_SHIFT_CONST(22)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_RANGE                   22:22
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_TXCMD_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_SHIFT                    _MK_SHIFT_CONST(23)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_FIELD                    _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_RANGE                    23:23
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_WOFFSET                  0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BIT_RXDQ_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_SHIFT                   _MK_SHIFT_CONST(24)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_FIELD                   _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_RANGE                   24:24
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_WOFFSET                 0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQ_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_SHIFT                  _MK_SHIFT_CONST(25)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_RANGE                  25:25
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXDQS_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_SHIFT                  _MK_SHIFT_CONST(26)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_RANGE                  26:26
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_TXCMD_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_SHIFT                  _MK_SHIFT_CONST(27)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_RANGE                  27:27
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_WOFFSET                        0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_RXDQS_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_SHIFT                     _MK_SHIFT_CONST(28)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_SHIFT)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_RANGE                     28:28
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_WOFFSET                   0x0
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DDLL_PERIODIC_OFFSET_0_CMD_DDLL_PERIODIC_OFFSET_BYTE_QU_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_BRICK_CTRL_RFU1_0
#define EMC_PMACRO_BRICK_CTRL_RFU1_0                    _MK_ADDR_CONST(0x330)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_SECURE                     0x0
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_SCR                        0
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_WORD_COUNT                         0x1
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_RESET_VAL                  _MK_MASK_CONST(0x1fff1fff)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_FIELD                  _MK_FIELD_CONST(0xffff, EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_SHIFT)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_RANGE                  15:0
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_WOFFSET                        0x0
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_DEFAULT                        _MK_MASK_CONST(0x1fff)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_CMD_BRICK_CTRL_RFU1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_FIELD                 _MK_FIELD_CONST(0xffff, EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_SHIFT)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_RANGE                 31:16
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_DEFAULT                       _MK_MASK_CONST(0x1fff)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU1_0_DATA_BRICK_CTRL_RFU1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_BRICK_CTRL_RFU2_0
#define EMC_PMACRO_BRICK_CTRL_RFU2_0                    _MK_ADDR_CONST(0x334)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_SECURE                     0x0
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_SCR                        0
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_WORD_COUNT                         0x1
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_FIELD                  _MK_FIELD_CONST(0xffff, EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_SHIFT)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_RANGE                  15:0
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_WOFFSET                        0x0
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_CMD_BRICK_CTRL_RFU2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_SHIFT                 _MK_SHIFT_CONST(16)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_FIELD                 _MK_FIELD_CONST(0xffff, EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_SHIFT)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_RANGE                 31:16
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_WOFFSET                       0x0
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_BRICK_CTRL_RFU2_0_DATA_BRICK_CTRL_RFU2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0                        _MK_ADDR_CONST(0x318)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_SECURE                         0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_SCR                    0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_WORD_COUNT                     0x1
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_RESET_MASK                     _MK_MASK_CONST(0x3ffff)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_READ_MASK                      _MK_MASK_CONST(0x3ffff)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_WRITE_MASK                     _MK_MASK_CONST(0x3ffff)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_RANGE                       1:0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_SHIFT                       _MK_SHIFT_CONST(2)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_RANGE                       3:2
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_SHIFT                       _MK_SHIFT_CONST(4)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_RANGE                       5:4
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_SHIFT                       _MK_SHIFT_CONST(6)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_RANGE                       7:6
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_SHIFT                       _MK_SHIFT_CONST(8)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_RANGE                       9:8
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_SHIFT                       _MK_SHIFT_CONST(10)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_RANGE                       11:10
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_SHIFT                       _MK_SHIFT_CONST(12)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_RANGE                       13:12
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_SHIFT                       _MK_SHIFT_CONST(14)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_RANGE                       15:14
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_SHIFT                       _MK_SHIFT_CONST(16)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_FIELD                       _MK_FIELD_CONST(0x3, EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_SHIFT)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_RANGE                       17:16
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_WOFFSET                     0x0
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_CMD_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0                       _MK_ADDR_CONST(0x31c)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_SECURE                        0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_SCR                   0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_WORD_COUNT                    0x1
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_RESET_MASK                    _MK_MASK_CONST(0x3ffff)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_READ_MASK                     _MK_MASK_CONST(0x3ffff)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_WRITE_MASK                    _MK_MASK_CONST(0x3ffff)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_SHIFT                     _MK_SHIFT_CONST(0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_RANGE                     1:0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_RANGE                     3:2
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_SHIFT                     _MK_SHIFT_CONST(4)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_RANGE                     5:4
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_SHIFT                     _MK_SHIFT_CONST(6)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_RANGE                     7:6
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_SHIFT                     _MK_SHIFT_CONST(8)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_RANGE                     9:8
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_SHIFT                     _MK_SHIFT_CONST(10)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_RANGE                     11:10
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_SHIFT                     _MK_SHIFT_CONST(12)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_RANGE                     13:12
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_SHIFT                     _MK_SHIFT_CONST(14)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_RANGE                     15:14
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_SHIFT                     _MK_SHIFT_CONST(16)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_FIELD                     _MK_FIELD_CONST(0x3, EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_SHIFT)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_RANGE                     17:16
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_WOFFSET                   0x0
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_DATA_BRICK_CTRL_FDPD_RFU_PHASE_BIT8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TRAINING_CTRL_0_0
#define EMC_PMACRO_TRAINING_CTRL_0_0                    _MK_ADDR_CONST(0xcf8)
#define EMC_PMACRO_TRAINING_CTRL_0_0_SECURE                     0x0
#define EMC_PMACRO_TRAINING_CTRL_0_0_SCR                        0
#define EMC_PMACRO_TRAINING_CTRL_0_0_WORD_COUNT                         0x1
#define EMC_PMACRO_TRAINING_CTRL_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_TRAINING_CTRL_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_TRAINING_CTRL_0_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_RANGE                 0:0
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_WOFFSET                       0x0
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_ENABLED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_RANGE                      1:1
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_WOFFSET                    0x0
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_TRAIN_QPOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_SHIFT                  _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_RANGE                  2:2
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_WOFFSET                        0x0
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_RX_E_DIRECT_ZI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_RANGE                 3:3
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_WOFFSET                       0x0
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_E_WRPTR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_RANGE                 4:4
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_WOFFSET                       0x0
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_0_0_CH0_TRAINING_DRV_DQS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMACRO_TRAINING_CTRL_1_0
#define EMC_PMACRO_TRAINING_CTRL_1_0                    _MK_ADDR_CONST(0xcfc)
#define EMC_PMACRO_TRAINING_CTRL_1_0_SECURE                     0x0
#define EMC_PMACRO_TRAINING_CTRL_1_0_SCR                        0
#define EMC_PMACRO_TRAINING_CTRL_1_0_WORD_COUNT                         0x1
#define EMC_PMACRO_TRAINING_CTRL_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_TRAINING_CTRL_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_TRAINING_CTRL_1_0_WRITE_MASK                         _MK_MASK_CONST(0x1f)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_RANGE                 0:0
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_WOFFSET                       0x0
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_ENABLED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_FIELD                      _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_RANGE                      1:1
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_WOFFSET                    0x0
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_TRAIN_QPOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_SHIFT                  _MK_SHIFT_CONST(2)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_RANGE                  2:2
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_WOFFSET                        0x0
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_RX_E_DIRECT_ZI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_SHIFT                 _MK_SHIFT_CONST(3)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_RANGE                 3:3
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_WOFFSET                       0x0
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_E_WRPTR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_SHIFT                 _MK_SHIFT_CONST(4)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_FIELD                 _MK_FIELD_CONST(0x1, EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_SHIFT)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_RANGE                 4:4
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_WOFFSET                       0x0
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_TRAINING_CTRL_1_0_CH1_TRAINING_DRV_DQS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register EMC_PMC_SCRATCH1_0
#define EMC_PMC_SCRATCH1_0                      _MK_ADDR_CONST(0x440)
#define EMC_PMC_SCRATCH1_0_SECURE                       0x0
#define EMC_PMC_SCRATCH1_0_SCR                  0
#define EMC_PMC_SCRATCH1_0_WORD_COUNT                   0x1
#define EMC_PMC_SCRATCH1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH1_0_SCRATCH1_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMC_SCRATCH1_0_SCRATCH1_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_PMC_SCRATCH1_0_SCRATCH1_SHIFT)
#define EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE                       31:0
#define EMC_PMC_SCRATCH1_0_SCRATCH1_WOFFSET                     0x0
#define EMC_PMC_SCRATCH1_0_SCRATCH1_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH1_0_SCRATCH1_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH1_0_SCRATCH1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH1_0_SCRATCH1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMC_SCRATCH2_0
#define EMC_PMC_SCRATCH2_0                      _MK_ADDR_CONST(0x444)
#define EMC_PMC_SCRATCH2_0_SECURE                       0x0
#define EMC_PMC_SCRATCH2_0_SCR                  0
#define EMC_PMC_SCRATCH2_0_WORD_COUNT                   0x1
#define EMC_PMC_SCRATCH2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH2_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH2_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH2_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH2_0_SCRATCH2_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMC_SCRATCH2_0_SCRATCH2_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_PMC_SCRATCH2_0_SCRATCH2_SHIFT)
#define EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE                       31:0
#define EMC_PMC_SCRATCH2_0_SCRATCH2_WOFFSET                     0x0
#define EMC_PMC_SCRATCH2_0_SCRATCH2_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH2_0_SCRATCH2_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH2_0_SCRATCH2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH2_0_SCRATCH2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_PMC_SCRATCH3_0
#define EMC_PMC_SCRATCH3_0                      _MK_ADDR_CONST(0x448)
#define EMC_PMC_SCRATCH3_0_SECURE                       0x0
#define EMC_PMC_SCRATCH3_0_SCR                  0
#define EMC_PMC_SCRATCH3_0_WORD_COUNT                   0x1
#define EMC_PMC_SCRATCH3_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH3_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH3_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH3_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH3_0_SCRATCH3_SHIFT                       _MK_SHIFT_CONST(0)
#define EMC_PMC_SCRATCH3_0_SCRATCH3_FIELD                       _MK_FIELD_CONST(0xffffffff, EMC_PMC_SCRATCH3_0_SCRATCH3_SHIFT)
#define EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE                       31:0
#define EMC_PMC_SCRATCH3_0_SCRATCH3_WOFFSET                     0x0
#define EMC_PMC_SCRATCH3_0_SCRATCH3_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH3_0_SCRATCH3_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define EMC_PMC_SCRATCH3_0_SCRATCH3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_PMC_SCRATCH3_0_SCRATCH3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register EMC_MCH_GLOBAL_INTSTATUS_0
#define EMC_MCH_GLOBAL_INTSTATUS_0                      _MK_ADDR_CONST(0x44c)
#define EMC_MCH_GLOBAL_INTSTATUS_0_SECURE                       0x0
#define EMC_MCH_GLOBAL_INTSTATUS_0_SCR                  0
#define EMC_MCH_GLOBAL_INTSTATUS_0_WORD_COUNT                   0x1
#define EMC_MCH_GLOBAL_INTSTATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_INTSTATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_INTSTATUS_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_FIELD                        _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_SHIFT)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_RANGE                        0:0
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_WOFFSET                      0x0
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_INIT_ENUM                    NONE
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_NONE                 _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH0_INT                  _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_FIELD                        _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_SHIFT)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_RANGE                        1:1
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_WOFFSET                      0x0
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_INIT_ENUM                    NONE
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_NONE                 _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH1_INT                  _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_FIELD                        _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_SHIFT)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_RANGE                        2:2
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_WOFFSET                      0x0
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_INIT_ENUM                    NONE
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_NONE                 _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH2_INT                  _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_SHIFT                        _MK_SHIFT_CONST(3)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_FIELD                        _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_SHIFT)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_RANGE                        3:3
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_WOFFSET                      0x0
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_INIT_ENUM                    NONE
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_NONE                 _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_INTSTATUS_0_INT_CH3_INT                  _MK_ENUM_CONST(1)


// Register EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0                     _MK_ADDR_CONST(0x450)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_SECURE                      0x0
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_SCR                         0
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_WORD_COUNT                  0x1
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_FIELD                      _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_SHIFT)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_RANGE                      0:0
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_WOFFSET                    0x0
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_INIT_ENUM                  NONE
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_NONE                       _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH0_INT                        _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_SHIFT                      _MK_SHIFT_CONST(1)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_FIELD                      _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_SHIFT)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_RANGE                      1:1
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_WOFFSET                    0x0
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_INIT_ENUM                  NONE
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_NONE                       _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH1_INT                        _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_SHIFT                      _MK_SHIFT_CONST(2)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_FIELD                      _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_SHIFT)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_RANGE                      2:2
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_WOFFSET                    0x0
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_INIT_ENUM                  NONE
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_NONE                       _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH2_INT                        _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_SHIFT                      _MK_SHIFT_CONST(3)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_FIELD                      _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_SHIFT)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_RANGE                      3:3
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_WOFFSET                    0x0
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_INIT_ENUM                  NONE
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_NONE                       _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0_CRITICAL_INT_CH3_INT                        _MK_ENUM_CONST(1)


// Register EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0                  _MK_ADDR_CONST(0x474)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_SECURE                   0x0
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_SCR                      0
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_WORD_COUNT                       0x1
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_SHIFT                        _MK_SHIFT_CONST(0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_FIELD                        _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_SHIFT)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_RANGE                        0:0
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_WOFFSET                      0x0
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_INIT_ENUM                    NONE
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_NONE                 _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH0_INT                  _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_FIELD                        _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_SHIFT)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_RANGE                        1:1
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_WOFFSET                      0x0
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_INIT_ENUM                    NONE
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_NONE                 _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH1_INT                  _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_SHIFT                        _MK_SHIFT_CONST(2)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_FIELD                        _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_SHIFT)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_RANGE                        2:2
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_WOFFSET                      0x0
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_INIT_ENUM                    NONE
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_NONE                 _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH2_INT                  _MK_ENUM_CONST(1)

#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_SHIFT                        _MK_SHIFT_CONST(3)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_FIELD                        _MK_FIELD_CONST(0x1, EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_SHIFT)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_RANGE                        3:3
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_WOFFSET                      0x0
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_INIT_ENUM                    NONE
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_NONE                 _MK_ENUM_CONST(0)
#define EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0_NONCRITICAL_INT_CH3_INT                  _MK_ENUM_CONST(1)


// Register EMC_ASR_CONTROL_0
#define EMC_ASR_CONTROL_0                       _MK_ADDR_CONST(0x470)
#define EMC_ASR_CONTROL_0_SECURE                        0x0
#define EMC_ASR_CONTROL_0_SCR                   0
#define EMC_ASR_CONTROL_0_WORD_COUNT                    0x1
#define EMC_ASR_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_ASR_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x8000ffff)
#define EMC_ASR_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_ASR_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define EMC_ASR_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x8000ffff)
#define EMC_ASR_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x8000ffff)
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_FIELD                      _MK_FIELD_CONST(0x1, EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_SHIFT)
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_RANGE                      31:31
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_WOFFSET                    0x0
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_INIT_ENUM                  DISABLED
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_DISABLED                   _MK_ENUM_CONST(0)
#define EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_ENABLED                    _MK_ENUM_CONST(1)

#define EMC_ASR_CONTROL_0_ASR_THRESHOLD_SHIFT                   _MK_SHIFT_CONST(0)
#define EMC_ASR_CONTROL_0_ASR_THRESHOLD_FIELD                   _MK_FIELD_CONST(0xffff, EMC_ASR_CONTROL_0_ASR_THRESHOLD_SHIFT)
#define EMC_ASR_CONTROL_0_ASR_THRESHOLD_RANGE                   15:0
#define EMC_ASR_CONTROL_0_ASR_THRESHOLD_WOFFSET                 0x0
#define EMC_ASR_CONTROL_0_ASR_THRESHOLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ASR_CONTROL_0_ASR_THRESHOLD_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define EMC_ASR_CONTROL_0_ASR_THRESHOLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_ASR_CONTROL_0_ASR_THRESHOLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register EMC_RESET_PAD_CTRL_0
#define EMC_RESET_PAD_CTRL_0                    _MK_ADDR_CONST(0x454)
#define EMC_RESET_PAD_CTRL_0_SECURE                     0x0
#define EMC_RESET_PAD_CTRL_0_SCR                        0
#define EMC_RESET_PAD_CTRL_0_WORD_COUNT                         0x1
#define EMC_RESET_PAD_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf7)
#define EMC_RESET_PAD_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xf7)
#define EMC_RESET_PAD_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf7)
#define EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_FIELD                 _MK_FIELD_CONST(0x1, EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_SHIFT)
#define EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_RANGE                 0:0
#define EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_WOFFSET                       0x0
#define EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_E_WKPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_SHIFT                        _MK_SHIFT_CONST(1)
#define EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_SHIFT)
#define EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_RANGE                        1:1
#define EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_WOFFSET                      0x0
#define EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define EMC_RESET_PAD_CTRL_0_RESET_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define EMC_RESET_PAD_CTRL_0_RESET_EN_FIELD                     _MK_FIELD_CONST(0x1, EMC_RESET_PAD_CTRL_0_RESET_EN_SHIFT)
#define EMC_RESET_PAD_CTRL_0_RESET_EN_RANGE                     2:2
#define EMC_RESET_PAD_CTRL_0_RESET_EN_WOFFSET                   0x0
#define EMC_RESET_PAD_CTRL_0_RESET_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define EMC_RESET_PAD_CTRL_0_RESET_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define EMC_RESET_PAD_CTRL_0_RESET_RFU_SHIFT                    _MK_SHIFT_CONST(4)
#define EMC_RESET_PAD_CTRL_0_RESET_RFU_FIELD                    _MK_FIELD_CONST(0xf, EMC_RESET_PAD_CTRL_0_RESET_RFU_SHIFT)
#define EMC_RESET_PAD_CTRL_0_RESET_RFU_RANGE                    7:4
#define EMC_RESET_PAD_CTRL_0_RESET_RFU_WOFFSET                  0x0
#define EMC_RESET_PAD_CTRL_0_RESET_RFU_DEFAULT                  _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_RFU_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define EMC_RESET_PAD_CTRL_0_RESET_RFU_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_RESET_PAD_CTRL_0_RESET_RFU_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register EMC_ACT_0
#define EMC_ACT_0                       _MK_ADDR_CONST(0x110)
#define EMC_ACT_0_SECURE                        0x0
#define EMC_ACT_0_SCR                   0
#define EMC_ACT_0_WORD_COUNT                    0x1
#define EMC_ACT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define EMC_ACT_0_RESET_MASK                    _MK_MASK_CONST(0xc380ffff)
#define EMC_ACT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define EMC_ACT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0xc380ffff)
#define EMC_ACT_0_READ_MASK                     _MK_MASK_CONST(0xc380ffff)
#define EMC_ACT_0_WRITE_MASK                    _MK_MASK_CONST(0xc380ffff)
#define EMC_ACT_0_SW_ACT_ROW_SHIFT                      _MK_SHIFT_CONST(0)
#define EMC_ACT_0_SW_ACT_ROW_FIELD                      _MK_FIELD_CONST(0xffff, EMC_ACT_0_SW_ACT_ROW_SHIFT)
#define EMC_ACT_0_SW_ACT_ROW_RANGE                      15:0
#define EMC_ACT_0_SW_ACT_ROW_WOFFSET                    0x0
#define EMC_ACT_0_SW_ACT_ROW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ACT_0_SW_ACT_ROW_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define EMC_ACT_0_SW_ACT_ROW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ACT_0_SW_ACT_ROW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)

#define EMC_ACT_0_SW_ACT_BANK_SHIFT                     _MK_SHIFT_CONST(23)
#define EMC_ACT_0_SW_ACT_BANK_FIELD                     _MK_FIELD_CONST(0x7, EMC_ACT_0_SW_ACT_BANK_SHIFT)
#define EMC_ACT_0_SW_ACT_BANK_RANGE                     25:23
#define EMC_ACT_0_SW_ACT_BANK_WOFFSET                   0x0
#define EMC_ACT_0_SW_ACT_BANK_DEFAULT                   _MK_MASK_CONST(0x0)
#define EMC_ACT_0_SW_ACT_BANK_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define EMC_ACT_0_SW_ACT_BANK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_ACT_0_SW_ACT_BANK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x7)

#define EMC_ACT_0_SW_ACT_DEV_SELECTN_SHIFT                      _MK_SHIFT_CONST(30)
#define EMC_ACT_0_SW_ACT_DEV_SELECTN_FIELD                      _MK_FIELD_CONST(0x3, EMC_ACT_0_SW_ACT_DEV_SELECTN_SHIFT)
#define EMC_ACT_0_SW_ACT_DEV_SELECTN_RANGE                      31:30
#define EMC_ACT_0_SW_ACT_DEV_SELECTN_WOFFSET                    0x0
#define EMC_ACT_0_SW_ACT_DEV_SELECTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_ACT_0_SW_ACT_DEV_SELECTN_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define EMC_ACT_0_SW_ACT_DEV_SELECTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define EMC_ACT_0_SW_ACT_DEV_SELECTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x3)


// Register EMC_MEM_INIT_DONE_0
#define EMC_MEM_INIT_DONE_0                     _MK_ADDR_CONST(0x114)
#define EMC_MEM_INIT_DONE_0_SECURE                      0x0
#define EMC_MEM_INIT_DONE_0_SCR                         0
#define EMC_MEM_INIT_DONE_0_WORD_COUNT                  0x1
#define EMC_MEM_INIT_DONE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define EMC_MEM_INIT_DONE_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MEM_INIT_DONE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define EMC_MEM_INIT_DONE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define EMC_MEM_INIT_DONE_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define EMC_MEM_INIT_DONE_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_SHIFT                 _MK_SHIFT_CONST(0)
#define EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_FIELD                 _MK_FIELD_CONST(0x1, EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_SHIFT)
#define EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_RANGE                 0:0
#define EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_WOFFSET                       0x0
#define EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define EMC_MEM_INIT_DONE_0_MEM_INIT_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)


// Register EMC_PMACRO_SEL_NEGEDGE_FLOP_0
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0                   _MK_ADDR_CONST(0xcec)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SECURE                    0x0
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SCR                       0
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_WORD_COUNT                        0x1
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_SHIFT                  _MK_SHIFT_CONST(0)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_FIELD                  _MK_FIELD_CONST(0x1, EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_SHIFT)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_RANGE                  0:0
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_WOFFSET                        0x0
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_DEFAULT                        _MK_MASK_CONST(0x0)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define EMC_PMACRO_SEL_NEGEDGE_FLOP_0_SEL_NEG_IB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_AREMC_REGS(_op_) \
_op_(EMC_INTSTATUS_0) \
_op_(EMC_INTMASK_0) \
_op_(EMC_DBG_0) \
_op_(EMC_CONFIG_SAMPLE_DELAY_0) \
_op_(EMC_CFG_UPDATE_0) \
_op_(EMC_CRITICAL_INTMASK_0) \
_op_(EMC_NONCRITICAL_INTMASK_0) \
_op_(EMC_CFG_0) \
_op_(EMC_ADR_CFG_0) \
_op_(EMC_REFCTRL_0) \
_op_(EMC_PIN_0) \
_op_(EMC_TIMING_CONTROL_0) \
_op_(EMC_RC_0) \
_op_(EMC_RFC_0) \
_op_(EMC_RFCPB_0) \
_op_(EMC_RAS_0) \
_op_(EMC_RP_0) \
_op_(EMC_R2W_0) \
_op_(EMC_W2R_0) \
_op_(EMC_R2P_0) \
_op_(EMC_W2P_0) \
_op_(EMC_CCDMW_0) \
_op_(EMC_RD_RCD_0) \
_op_(EMC_WR_RCD_0) \
_op_(EMC_RRD_0) \
_op_(EMC_REXT_0) \
_op_(EMC_WDV_0) \
_op_(EMC_QUSE_0) \
_op_(EMC_QRST_0) \
_op_(EMC_ISSUE_QRST_0) \
_op_(EMC_QSAFE_0) \
_op_(EMC_RDV_0) \
_op_(EMC_REFRESH_0) \
_op_(EMC_BURST_REFRESH_NUM_0) \
_op_(EMC_PDEX2WR_0) \
_op_(EMC_PDEX2RD_0) \
_op_(EMC_PDEX2CKE_0) \
_op_(EMC_PCHG2PDEN_0) \
_op_(EMC_ACT2PDEN_0) \
_op_(EMC_AR2PDEN_0) \
_op_(EMC_RW2PDEN_0) \
_op_(EMC_CKE2PDEN_0) \
_op_(EMC_TXSR_0) \
_op_(EMC_TCKE_0) \
_op_(EMC_TFAW_0) \
_op_(EMC_TRPAB_0) \
_op_(EMC_TCLKSTABLE_0) \
_op_(EMC_TCLKSTOP_0) \
_op_(EMC_TREFBW_0) \
_op_(EMC_TPPD_0) \
_op_(EMC_TRTM_0) \
_op_(EMC_TWTM_0) \
_op_(EMC_TRATM_0) \
_op_(EMC_TWATM_0) \
_op_(EMC_TR2REF_0) \
_op_(EMC_PDEX2MRR_0) \
_op_(EMC_ODT_WRITE_0) \
_op_(EMC_WEXT_0) \
_op_(EMC_RFC_SLR_0) \
_op_(EMC_MRS_WAIT_CNT2_0) \
_op_(EMC_MRS_WAIT_CNT_0) \
_op_(EMC_MRS_0) \
_op_(EMC_EMRS_0) \
_op_(EMC_REF_0) \
_op_(EMC_PRE_0) \
_op_(EMC_NOP_0) \
_op_(EMC_SELF_REF_0) \
_op_(EMC_DPD_0) \
_op_(EMC_MRW_0) \
_op_(EMC_MRR_0) \
_op_(EMC_CMDQ_0) \
_op_(EMC_MC2EMCQ_0) \
_op_(EMC_FBIO_SPARE_0) \
_op_(EMC_FBIO_CFG5_0) \
_op_(EMC_CFG_RSV_0) \
_op_(EMC_ACPD_CONTROL_0) \
_op_(EMC_MPC_0) \
_op_(EMC_EMRS2_0) \
_op_(EMC_EMRS3_0) \
_op_(EMC_MRW2_0) \
_op_(EMC_MRW3_0) \
_op_(EMC_MRW4_0) \
_op_(EMC_MRW5_0) \
_op_(EMC_MRW6_0) \
_op_(EMC_MRW7_0) \
_op_(EMC_MRW8_0) \
_op_(EMC_MRW9_0) \
_op_(EMC_MRW10_0) \
_op_(EMC_MRW11_0) \
_op_(EMC_MRW12_0) \
_op_(EMC_MRW13_0) \
_op_(EMC_MRW14_0) \
_op_(EMC_MRW15_0) \
_op_(EMC_CFG_SYNC_0) \
_op_(EMC_CLKEN_OVERRIDE_0) \
_op_(EMC_R2R_0) \
_op_(EMC_W2W_0) \
_op_(EMC_EINPUT_0) \
_op_(EMC_EINPUT_DURATION_0) \
_op_(EMC_PUTERM_EXTRA_0) \
_op_(EMC_TCKESR_0) \
_op_(EMC_TPD_0) \
_op_(EMC_STAT_CONTROL_0) \
_op_(EMC_STAT_STATUS_0) \
_op_(EMC_STAT_DRAM_CLOCK_LIMIT_LO_0) \
_op_(EMC_STAT_DRAM_CLOCK_LIMIT_HI_0) \
_op_(EMC_STAT_DRAM_CLOCKS_LO_0) \
_op_(EMC_STAT_DRAM_CLOCKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_ACTIVATE_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_READ_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_READ_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_READ8_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_READ8_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_WRITE_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_WRITE_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_WRITE8_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_WRITE8_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_REF_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_REF_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV0_SR_CKE_EQ0_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV0_DSR_0) \
_op_(EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_ACTIVATE_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_READ_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_READ_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_READ8_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_READ8_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_WRITE_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_WRITE_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_WRITE8_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_WRITE8_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_REF_CNT_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_REF_CNT_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_DEV1_SR_CKE_EQ0_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_DEV1_DSR_0) \
_op_(EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_NO_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ0_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_CLKSTOP_CKE_EQ1_SOME_BANKS_ACTIVE_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_LO_0) \
_op_(EMC_STAT_DRAM_IO_SR_CKE_EQ0_CLKS_HI_0) \
_op_(EMC_STAT_DRAM_IO_DSR_0) \
_op_(EMC_AUTO_CAL_CONFIG_0) \
_op_(EMC_AUTO_CAL_CONFIG2_0) \
_op_(EMC_AUTO_CAL_CONFIG3_0) \
_op_(EMC_AUTO_CAL_CONFIG4_0) \
_op_(EMC_AUTO_CAL_CONFIG5_0) \
_op_(EMC_AUTO_CAL_CONFIG6_0) \
_op_(EMC_AUTO_CAL_CONFIG7_0) \
_op_(EMC_AUTO_CAL_CONFIG8_0) \
_op_(EMC_AUTO_CAL_CONFIG9_0) \
_op_(EMC_AUTO_CAL_VREF_SEL_0_0) \
_op_(EMC_AUTO_CAL_VREF_SEL_1_0) \
_op_(EMC_AUTO_CAL_INTERVAL_0) \
_op_(EMC_AUTO_CAL_STATUS_0) \
_op_(EMC_AUTO_CAL_STATUS2_0) \
_op_(EMC_AUTO_CAL_CHANNEL_0) \
_op_(EMC_PMACRO_RX_TERM_0) \
_op_(EMC_PMACRO_DQ_TX_DRV_0) \
_op_(EMC_PMACRO_CA_TX_DRV_0) \
_op_(EMC_PMACRO_CMD_TX_DRV_0) \
_op_(EMC_PMACRO_AUTOCAL_CFG_0_0) \
_op_(EMC_PMACRO_AUTOCAL_CFG_1_0) \
_op_(EMC_PMACRO_AUTOCAL_CFG_2_0) \
_op_(EMC_PMACRO_AUTOCAL_CFG_COMMON_0) \
_op_(EMC_PMACRO_ZCTRL_0) \
_op_(EMC_XM2COMPPADCTRL_0) \
_op_(EMC_XM2COMPPADCTRL2_0) \
_op_(EMC_XM2COMPPADCTRL3_0) \
_op_(EMC_COMP_PAD_SW_CTRL_0) \
_op_(EMC_REQ_CTRL_0) \
_op_(EMC_EMC_STATUS_0) \
_op_(EMC_CFG_2_0) \
_op_(EMC_CFG_DIG_DLL_0) \
_op_(EMC_CFG_DIG_DLL_PERIOD_0) \
_op_(EMC_DIG_DLL_STATUS_0) \
_op_(EMC_CFG_DIG_DLL_1_0) \
_op_(EMC_RDV_MASK_0) \
_op_(EMC_WDV_MASK_0) \
_op_(EMC_RDV_EARLY_MASK_0) \
_op_(EMC_RDV_EARLY_0) \
_op_(EMC_WDV_CHK_0) \
_op_(EMC_ZCAL_INTERVAL_0) \
_op_(EMC_ZCAL_WAIT_CNT_0) \
_op_(EMC_ZCAL_MRW_CMD_0) \
_op_(EMC_ZQ_CAL_0) \
_op_(EMC_SCRATCH0_0) \
_op_(EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0) \
_op_(EMC_STALL_THEN_EXE_AFTER_CLKCHANGE_0) \
_op_(EMC_UNSTALL_RW_AFTER_CLKCHANGE_0) \
_op_(EMC_FDPD_CTRL_CMD_NO_RAMP_0) \
_op_(EMC_SEL_DPD_CTRL_0) \
_op_(EMC_FDPD_CTRL_DQ_0) \
_op_(EMC_FDPD_CTRL_CMD_0) \
_op_(EMC_PRE_REFRESH_REQ_CNT_0) \
_op_(EMC_REFCTRL2_0) \
_op_(EMC_FBIO_CFG7_0) \
_op_(EMC_FBIO_CFG9_0) \
_op_(EMC_ECC_CONTROL_0) \
_op_(EMC_ECC_STATUS_0) \
_op_(EMC_ECC_ERR_SP0_0) \
_op_(EMC_ECC_ERR_SP1_0) \
_op_(EMC_ECC_ERR_ADDR_0) \
_op_(EMC_ECC_ERR_REQ_0) \
_op_(EMC_EMC_ENCR_KEY_STATUS_0) \
_op_(EMC_DATA_BRLSHFT_0_0) \
_op_(EMC_DATA_BRLSHFT_1_0) \
_op_(EMC_DQS_BRLSHFT_0_0) \
_op_(EMC_DQS_BRLSHFT_1_0) \
_op_(EMC_CMD_BRLSHFT_0_0) \
_op_(EMC_CMD_BRLSHFT_1_0) \
_op_(EMC_CMD_BRLSHFT_2_0) \
_op_(EMC_CMD_BRLSHFT_3_0) \
_op_(EMC_QUSE_BRLSHFT_0_0) \
_op_(EMC_QUSE_BRLSHFT_1_0) \
_op_(EMC_QUSE_BRLSHFT_2_0) \
_op_(EMC_QUSE_BRLSHFT_3_0) \
_op_(EMC_FBIO_CFG8_0) \
_op_(EMC_CMD_MAPPING_CMD0_0_0) \
_op_(EMC_CMD_MAPPING_CMD0_1_0) \
_op_(EMC_CMD_MAPPING_CMD0_2_0) \
_op_(EMC_CMD_MAPPING_CMD1_0_0) \
_op_(EMC_CMD_MAPPING_CMD1_1_0) \
_op_(EMC_CMD_MAPPING_CMD1_2_0) \
_op_(EMC_CMD_MAPPING_CMD2_0_0) \
_op_(EMC_CMD_MAPPING_CMD2_1_0) \
_op_(EMC_CMD_MAPPING_CMD2_2_0) \
_op_(EMC_CMD_MAPPING_CMD3_0_0) \
_op_(EMC_CMD_MAPPING_CMD3_1_0) \
_op_(EMC_CMD_MAPPING_CMD3_2_0) \
_op_(EMC_CMD_MAPPING_BYTE_0) \
_op_(EMC_DYN_SELF_REF_CONTROL_0) \
_op_(EMC_TXSRDLL_0) \
_op_(EMC_CCFIFO_ADDR_0) \
_op_(EMC_CCFIFO_DATA_0) \
_op_(EMC_CCFIFO_STATUS_0) \
_op_(EMC_SWIZZLE_RANK0_BYTE0_0) \
_op_(EMC_SWIZZLE_RANK0_BYTE1_0) \
_op_(EMC_SWIZZLE_RANK0_BYTE2_0) \
_op_(EMC_SWIZZLE_RANK0_BYTE3_0) \
_op_(EMC_SWIZZLE_RANK1_BYTE0_0) \
_op_(EMC_SWIZZLE_RANK1_BYTE1_0) \
_op_(EMC_SWIZZLE_RANK1_BYTE2_0) \
_op_(EMC_SWIZZLE_RANK1_BYTE3_0) \
_op_(EMC_TR_TIMING_0_0) \
_op_(EMC_TR_CTRL_0_0) \
_op_(EMC_TR_CTRL_1_0) \
_op_(EMC_TR_DVFS_0) \
_op_(EMC_SWITCH_BACK_CTRL_0) \
_op_(EMC_TR_RDV_0) \
_op_(EMC_TR_QPOP_0) \
_op_(EMC_TR_RDV_MASK_0) \
_op_(EMC_TR_QSAFE_0) \
_op_(EMC_TR_QRST_0) \
_op_(EMC_IBDLY_0) \
_op_(EMC_OBDLY_0) \
_op_(EMC_TXDSRVTTGEN_0) \
_op_(EMC_WE_DURATION_0) \
_op_(EMC_WS_DURATION_0) \
_op_(EMC_WEV_0) \
_op_(EMC_WSV_0) \
_op_(EMC_CFG_3_0) \
_op_(EMC_CFG_PIPE_2_0) \
_op_(EMC_CFG_PIPE_CLK_0) \
_op_(EMC_CFG_PIPE_1_0) \
_op_(EMC_CFG_PIPE_0) \
_op_(EMC_QPOP_0) \
_op_(EMC_QUSE_WIDTH_0) \
_op_(EMC_PUTERM_WIDTH_0) \
_op_(EMC_PROTOBIST_CONFIG_ADR_1_0) \
_op_(EMC_PROTOBIST_CONFIG_ADR_2_0) \
_op_(EMC_PROTOBIST_MISC_0) \
_op_(EMC_PROTOBIST_WDATA_LOWER_0) \
_op_(EMC_PROTOBIST_WDATA_UPPER_0) \
_op_(EMC_PROTOBIST_RDATA_0) \
_op_(EMC_DLL_CFG_0_0) \
_op_(EMC_DLL_CFG_1_0) \
_op_(EMC_DLL_CFG_2_0) \
_op_(EMC_DLL_CFG_3_0) \
_op_(EMC_TRAINING_CMD_0) \
_op_(EMC_TRAINING_CTRL_0) \
_op_(EMC_TRAINING_STATUS_0) \
_op_(EMC_TRAINING_QUSE_CORS_CTRL_0) \
_op_(EMC_TRAINING_QUSE_FINE_CTRL_0) \
_op_(EMC_TRAINING_QUSE_CTRL_MISC_0) \
_op_(EMC_TRAINING_WRITE_FINE_CTRL_0) \
_op_(EMC_TRAINING_WRITE_CTRL_MISC_0) \
_op_(EMC_TRAINING_WRITE_VREF_CTRL_0) \
_op_(EMC_TRAINING_READ_FINE_CTRL_0) \
_op_(EMC_TRAINING_READ_CTRL_MISC_0) \
_op_(EMC_TRAINING_READ_VREF_CTRL_0) \
_op_(EMC_TRAINING_CA_FINE_CTRL_0) \
_op_(EMC_TRAINING_CA_CTRL_MISC_0) \
_op_(EMC_TRAINING_CA_CTRL_MISC1_0) \
_op_(EMC_TRAINING_CA_VREF_CTRL_0) \
_op_(EMC_TRAINING_CA_TADR_CTRL_0) \
_op_(EMC_TRAINING_SETTLE_0) \
_op_(EMC_TRAINING_DEBUG_CTRL_0) \
_op_(EMC_TRAINING_DEBUG_DQ0_0) \
_op_(EMC_TRAINING_DEBUG_DQ1_0) \
_op_(EMC_TRAINING_DEBUG_DQ2_0) \
_op_(EMC_TRAINING_DEBUG_DQ3_0) \
_op_(EMC_TRAINING_MPC_0) \
_op_(EMC_TRAINING_PATRAM_CTRL_0) \
_op_(EMC_TRAINING_PATRAM_DQ_0) \
_op_(EMC_TRAINING_PATRAM_DMI_0) \
_op_(EMC_TRAINING_VREF_SETTLE_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_IB_BYTE0_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_IB_BYTE1_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_IB_BYTE2_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_IB_BYTE3_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_IB_MISC_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_OB_BYTE0_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_OB_BYTE1_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_OB_BYTE2_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_OB_BYTE3_0) \
_op_(EMC_TRAINING_RW_EYE_CENTER_OB_MISC_0) \
_op_(EMC_TRAINING_RW_OFFSET_IB_BYTE0_0) \
_op_(EMC_TRAINING_RW_OFFSET_IB_BYTE1_0) \
_op_(EMC_TRAINING_RW_OFFSET_IB_BYTE2_0) \
_op_(EMC_TRAINING_RW_OFFSET_IB_BYTE3_0) \
_op_(EMC_TRAINING_RW_OFFSET_IB_MISC_0) \
_op_(EMC_TRAINING_RW_OFFSET_OB_BYTE0_0) \
_op_(EMC_TRAINING_RW_OFFSET_OB_BYTE1_0) \
_op_(EMC_TRAINING_RW_OFFSET_OB_BYTE2_0) \
_op_(EMC_TRAINING_RW_OFFSET_OB_BYTE3_0) \
_op_(EMC_TRAINING_RW_OFFSET_OB_MISC_0) \
_op_(EMC_TRAINING_OPT_CA_VREF_0) \
_op_(EMC_TRAINING_OPT_DQ_OB_VREF_0) \
_op_(EMC_TRAINING_OPT_DQ_IB_VREF_RANK0_0) \
_op_(EMC_TRAINING_OPT_DQ_IB_VREF_RANK1_0) \
_op_(EMC_TRAINING_QUSE_VREF_CTRL_0) \
_op_(EMC_TRAINING_OPT_DQS_IB_VREF_RANK0_0) \
_op_(EMC_TRAINING_OPT_DQS_IB_VREF_RANK1_0) \
_op_(EMC_TRAINING_DRAMC_TIMING_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK0_0_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK0_1_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK0_2_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK0_3_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK0_4_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK0_5_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK1_0_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK1_1_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK1_2_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK1_3_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK1_4_0) \
_op_(EMC_PMACRO_QUSE_DDLL_RANK1_5_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0) \
_op_(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_4_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_4_0) \
_op_(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0) \
_op_(EMC_PMACRO_TX_PWRD_0_0) \
_op_(EMC_PMACRO_TX_PWRD_1_0) \
_op_(EMC_PMACRO_TX_PWRD_2_0) \
_op_(EMC_PMACRO_TX_PWRD_3_0) \
_op_(EMC_PMACRO_TX_PWRD_4_0) \
_op_(EMC_PMACRO_TX_PWRD_5_0) \
_op_(EMC_PMACRO_TX_SEL_CLK_SRC_0_0) \
_op_(EMC_PMACRO_TX_SEL_CLK_SRC_1_0) \
_op_(EMC_PMACRO_TX_SEL_CLK_SRC_3_0) \
_op_(EMC_PMACRO_TX_SEL_CLK_SRC_2_0) \
_op_(EMC_PMACRO_TX_SEL_CLK_SRC_4_0) \
_op_(EMC_PMACRO_TX_SEL_CLK_SRC_5_0) \
_op_(EMC_PMACRO_DDLL_BYPASS_0) \
_op_(EMC_PMACRO_DDLL_PWRD_0_0) \
_op_(EMC_PMACRO_DDLL_PWRD_1_0) \
_op_(EMC_PMACRO_DDLL_PWRD_2_0) \
_op_(EMC_PMACRO_CMD_CTRL_0_0) \
_op_(EMC_PMACRO_CMD_CTRL_1_0) \
_op_(EMC_PMACRO_CMD_CTRL_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE1_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE2_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE3_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE4_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE5_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE6_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE7_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD0_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD1_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD2_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE1_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE2_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE3_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE4_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE5_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE6_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE7_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD0_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD1_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD2_3_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_0_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_1_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_2_0) \
_op_(EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_1_0) \
_op_(EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0) \
_op_(EMC_PMACRO_IB_VREF_DQ_0_0) \
_op_(EMC_PMACRO_IB_VREF_DQ_1_0) \
_op_(EMC_PMACRO_IB_VREF_DQ_2_0) \
_op_(EMC_PMACRO_IB_VREF_DQS_0_0) \
_op_(EMC_PMACRO_IB_VREF_DQS_1_0) \
_op_(EMC_PMACRO_IB_VREF_DQS_2_0) \
_op_(EMC_PMACRO_IB_RXRT_0) \
_op_(EMC_PMACRO_DDLL_LONG_CMD_0_0) \
_op_(EMC_PMACRO_DDLL_LONG_CMD_1_0) \
_op_(EMC_PMACRO_DDLL_LONG_CMD_2_0) \
_op_(EMC_PMACRO_DDLL_LONG_CMD_3_0) \
_op_(EMC_PMACRO_DDLL_LONG_CMD_4_0) \
_op_(EMC_PMACRO_DDLL_LONG_CMD_5_0) \
_op_(EMC_PMACRO_DDLL_SHORT_CMD_0_0) \
_op_(EMC_PMACRO_DDLL_SHORT_CMD_1_0) \
_op_(EMC_PMACRO_DDLL_SHORT_CMD_2_0) \
_op_(EMC_PMACRO_CFG_PM_GLOBAL_0_0) \
_op_(EMC_PMACRO_VTTGEN_CTRL_0_0) \
_op_(EMC_PMACRO_VTTGEN_CTRL_1_0) \
_op_(EMC_PMACRO_VTTGEN_CTRL_2_0) \
_op_(EMC_PMACRO_DSR_VTTGEN_CTRL_0_0) \
_op_(EMC_PMACRO_BG_BIAS_CTRL_0_0) \
_op_(EMC_PMACRO_PAD_CFG_CTRL_0) \
_op_(EMC_PMACRO_CMD_PAD_RX_CTRL_0) \
_op_(EMC_PMACRO_DATA_PAD_RX_CTRL_0) \
_op_(EMC_PMACRO_CMD_RX_TERM_MODE_0) \
_op_(EMC_PMACRO_DATA_RX_TERM_MODE_0) \
_op_(EMC_PMACRO_CMD_PAD_TX_CTRL_0) \
_op_(EMC_PMACRO_DATA_PAD_TX_CTRL_0) \
_op_(EMC_PMACRO_COMMON_PAD_TX_CTRL_0) \
_op_(EMC_PMACRO_BRICK_MAPPING_0_0) \
_op_(EMC_PMACRO_BRICK_MAPPING_1_0) \
_op_(EMC_PMACRO_BRICK_MAPPING_2_0) \
_op_(EMC_PMACRO_DDLLCAL_CAL_0) \
_op_(EMC_PMACRO_DDLL_OFFSET_0) \
_op_(EMC_PMACRO_DDLL_PERIODIC_OFFSET_0) \
_op_(EMC_PMACRO_BRICK_CTRL_RFU1_0) \
_op_(EMC_PMACRO_BRICK_CTRL_RFU2_0) \
_op_(EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0) \
_op_(EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0) \
_op_(EMC_PMACRO_TRAINING_CTRL_0_0) \
_op_(EMC_PMACRO_TRAINING_CTRL_1_0) \
_op_(EMC_PMC_SCRATCH1_0) \
_op_(EMC_PMC_SCRATCH2_0) \
_op_(EMC_PMC_SCRATCH3_0) \
_op_(EMC_MCH_GLOBAL_INTSTATUS_0) \
_op_(EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0) \
_op_(EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0) \
_op_(EMC_ASR_CONTROL_0) \
_op_(EMC_RESET_PAD_CTRL_0) \
_op_(EMC_ACT_0) \
_op_(EMC_MEM_INIT_DONE_0) \
_op_(EMC_PMACRO_SEL_NEGEDGE_FLOP_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_EMC        0x00000000

//
// AREMC REGISTER BANKS
//

#define EMC0_FIRST_REG 0x0000 // EMC_INTSTATUS_0
#define EMC0_LAST_REG 0x0008 // EMC_DBG_0
#define EMC1_FIRST_REG 0x05f0 // EMC_CONFIG_SAMPLE_DELAY_0
#define EMC1_LAST_REG 0x05f4 // EMC_CFG_UPDATE_0
#define EMC2_FIRST_REG 0x0510 // EMC_CRITICAL_INTMASK_0
#define EMC2_LAST_REG 0x0514 // EMC_NONCRITICAL_INTMASK_0
#define EMC3_FIRST_REG 0x000c // EMC_CFG_0
#define EMC3_LAST_REG 0x0010 // EMC_ADR_CFG_0
#define EMC4_FIRST_REG 0x0020 // EMC_REFCTRL_0
#define EMC4_LAST_REG 0x0030 // EMC_RFC_0
#define EMC5_FIRST_REG 0x0590 // EMC_RFCPB_0
#define EMC5_LAST_REG 0x0590 // EMC_RFCPB_0
#define EMC6_FIRST_REG 0x0034 // EMC_RAS_0
#define EMC6_LAST_REG 0x0048 // EMC_W2P_0
#define EMC7_FIRST_REG 0x05c0 // EMC_CCDMW_0
#define EMC7_LAST_REG 0x05c0 // EMC_CCDMW_0
#define EMC8_FIRST_REG 0x004c // EMC_RD_RCD_0
#define EMC8_LAST_REG 0x0064 // EMC_QRST_0
#define EMC9_FIRST_REG 0x0428 // EMC_ISSUE_QRST_0
#define EMC9_LAST_REG 0x0428 // EMC_ISSUE_QRST_0
#define EMC10_FIRST_REG 0x0068 // EMC_QSAFE_0
#define EMC10_LAST_REG 0x007c // EMC_PDEX2RD_0
#define EMC11_FIRST_REG 0x0118 // EMC_PDEX2CKE_0
#define EMC11_LAST_REG 0x0118 // EMC_PDEX2CKE_0
#define EMC12_FIRST_REG 0x0080 // EMC_PCHG2PDEN_0
#define EMC12_LAST_REG 0x008c // EMC_RW2PDEN_0
#define EMC13_FIRST_REG 0x011c // EMC_CKE2PDEN_0
#define EMC13_LAST_REG 0x011c // EMC_CKE2PDEN_0
#define EMC14_FIRST_REG 0x0090 // EMC_TXSR_0
#define EMC14_LAST_REG 0x00ac // EMC_TPPD_0
#define EMC15_FIRST_REG 0x00bc // EMC_TRTM_0
#define EMC15_LAST_REG 0x00bc // EMC_TRTM_0
#define EMC16_FIRST_REG 0x00f8 // EMC_TWTM_0
#define EMC16_LAST_REG 0x00fc // EMC_TRATM_0
#define EMC17_FIRST_REG 0x0108 // EMC_TWATM_0
#define EMC17_LAST_REG 0x010c // EMC_TR2REF_0
#define EMC18_FIRST_REG 0x00b4 // EMC_PDEX2MRR_0
#define EMC18_LAST_REG 0x00b4 // EMC_PDEX2MRR_0
#define EMC19_FIRST_REG 0x00b0 // EMC_ODT_WRITE_0
#define EMC19_LAST_REG 0x00b0 // EMC_ODT_WRITE_0
#define EMC20_FIRST_REG 0x00b8 // EMC_WEXT_0
#define EMC20_LAST_REG 0x00b8 // EMC_WEXT_0
#define EMC21_FIRST_REG 0x00c0 // EMC_RFC_SLR_0
#define EMC21_LAST_REG 0x00f4 // EMC_MC2EMCQ_0
#define EMC22_FIRST_REG 0x0100 // EMC_FBIO_SPARE_0
#define EMC22_LAST_REG 0x0104 // EMC_FBIO_CFG5_0
#define EMC23_FIRST_REG 0x0120 // EMC_CFG_RSV_0
#define EMC23_LAST_REG 0x013c // EMC_MRW4_0
#define EMC24_FIRST_REG 0x04a0 // EMC_MRW5_0
#define EMC24_LAST_REG 0x04c4 // EMC_MRW14_0
#define EMC25_FIRST_REG 0x04d0 // EMC_MRW15_0
#define EMC25_LAST_REG 0x04d4 // EMC_CFG_SYNC_0
#define EMC26_FIRST_REG 0x0140 // EMC_CLKEN_OVERRIDE_0
#define EMC26_LAST_REG 0x0164 // EMC_STAT_STATUS_0
#define EMC27_FIRST_REG 0x019c // EMC_STAT_DRAM_CLOCK_LIMIT_LO_0
#define EMC27_LAST_REG 0x02a0 // EMC_STAT_DRAM_DEV1_DSR_0
#define EMC28_FIRST_REG 0x0c8c // EMC_STAT_DRAM_IO_EXTCLKS_CKE_EQ0_NO_BANKS_ACTIVE_CLKS_LO_0
#define EMC28_LAST_REG 0x0cd4 // EMC_STAT_DRAM_IO_DSR_0
#define EMC29_FIRST_REG 0x02a4 // EMC_AUTO_CAL_CONFIG_0
#define EMC29_LAST_REG 0x02a4 // EMC_AUTO_CAL_CONFIG_0
#define EMC30_FIRST_REG 0x0458 // EMC_AUTO_CAL_CONFIG2_0
#define EMC30_LAST_REG 0x045c // EMC_AUTO_CAL_CONFIG3_0
#define EMC31_FIRST_REG 0x05b0 // EMC_AUTO_CAL_CONFIG4_0
#define EMC31_LAST_REG 0x05b4 // EMC_AUTO_CAL_CONFIG5_0
#define EMC32_FIRST_REG 0x05cc // EMC_AUTO_CAL_CONFIG6_0
#define EMC32_LAST_REG 0x05cc // EMC_AUTO_CAL_CONFIG6_0
#define EMC33_FIRST_REG 0x0574 // EMC_AUTO_CAL_CONFIG7_0
#define EMC33_LAST_REG 0x0574 // EMC_AUTO_CAL_CONFIG7_0
#define EMC34_FIRST_REG 0x02dc // EMC_AUTO_CAL_CONFIG8_0
#define EMC34_LAST_REG 0x02dc // EMC_AUTO_CAL_CONFIG8_0
#define EMC35_FIRST_REG 0x042c // EMC_AUTO_CAL_CONFIG9_0
#define EMC35_LAST_REG 0x042c // EMC_AUTO_CAL_CONFIG9_0
#define EMC36_FIRST_REG 0x02f8 // EMC_AUTO_CAL_VREF_SEL_0_0
#define EMC36_LAST_REG 0x02f8 // EMC_AUTO_CAL_VREF_SEL_0_0
#define EMC37_FIRST_REG 0x0300 // EMC_AUTO_CAL_VREF_SEL_1_0
#define EMC37_LAST_REG 0x0300 // EMC_AUTO_CAL_VREF_SEL_1_0
#define EMC38_FIRST_REG 0x02a8 // EMC_AUTO_CAL_INTERVAL_0
#define EMC38_LAST_REG 0x02ac // EMC_AUTO_CAL_STATUS_0
#define EMC39_FIRST_REG 0x03d4 // EMC_AUTO_CAL_STATUS2_0
#define EMC39_LAST_REG 0x03d4 // EMC_AUTO_CAL_STATUS2_0
#define EMC40_FIRST_REG 0x0464 // EMC_AUTO_CAL_CHANNEL_0
#define EMC40_LAST_REG 0x0464 // EMC_AUTO_CAL_CHANNEL_0
#define EMC41_FIRST_REG 0x0c48 // EMC_PMACRO_RX_TERM_0
#define EMC41_LAST_REG 0x0c48 // EMC_PMACRO_RX_TERM_0
#define EMC42_FIRST_REG 0x0c70 // EMC_PMACRO_DQ_TX_DRV_0
#define EMC42_LAST_REG 0x0c74 // EMC_PMACRO_CA_TX_DRV_0
#define EMC43_FIRST_REG 0x0c4c // EMC_PMACRO_CMD_TX_DRV_0
#define EMC43_LAST_REG 0x0c4c // EMC_PMACRO_CMD_TX_DRV_0
#define EMC44_FIRST_REG 0x0700 // EMC_PMACRO_AUTOCAL_CFG_0_0
#define EMC44_LAST_REG 0x0708 // EMC_PMACRO_AUTOCAL_CFG_2_0
#define EMC45_FIRST_REG 0x0c78 // EMC_PMACRO_AUTOCAL_CFG_COMMON_0
#define EMC45_LAST_REG 0x0c78 // EMC_PMACRO_AUTOCAL_CFG_COMMON_0
#define EMC46_FIRST_REG 0x0c44 // EMC_PMACRO_ZCTRL_0
#define EMC46_LAST_REG 0x0c44 // EMC_PMACRO_ZCTRL_0
#define EMC47_FIRST_REG 0x030c // EMC_XM2COMPPADCTRL_0
#define EMC47_LAST_REG 0x030c // EMC_XM2COMPPADCTRL_0
#define EMC48_FIRST_REG 0x0578 // EMC_XM2COMPPADCTRL2_0
#define EMC48_LAST_REG 0x0578 // EMC_XM2COMPPADCTRL2_0
#define EMC49_FIRST_REG 0x02f4 // EMC_XM2COMPPADCTRL3_0
#define EMC49_LAST_REG 0x02f4 // EMC_XM2COMPPADCTRL3_0
#define EMC50_FIRST_REG 0x057c // EMC_COMP_PAD_SW_CTRL_0
#define EMC50_LAST_REG 0x057c // EMC_COMP_PAD_SW_CTRL_0
#define EMC51_FIRST_REG 0x02b0 // EMC_REQ_CTRL_0
#define EMC51_LAST_REG 0x02d8 // EMC_RDV_EARLY_0
#define EMC52_FIRST_REG 0x04e0 // EMC_WDV_CHK_0
#define EMC52_LAST_REG 0x04e0 // EMC_WDV_CHK_0
#define EMC53_FIRST_REG 0x02e0 // EMC_ZCAL_INTERVAL_0
#define EMC53_LAST_REG 0x02ec // EMC_ZQ_CAL_0
#define EMC54_FIRST_REG 0x0324 // EMC_SCRATCH0_0
#define EMC54_LAST_REG 0x0324 // EMC_SCRATCH0_0
#define EMC55_FIRST_REG 0x03c8 // EMC_STALL_THEN_EXE_BEFORE_CLKCHANGE_0
#define EMC55_LAST_REG 0x03d0 // EMC_UNSTALL_RW_AFTER_CLKCHANGE_0
#define EMC56_FIRST_REG 0x04d8 // EMC_FDPD_CTRL_CMD_NO_RAMP_0
#define EMC56_LAST_REG 0x04d8 // EMC_FDPD_CTRL_CMD_NO_RAMP_0
#define EMC57_FIRST_REG 0x03d8 // EMC_SEL_DPD_CTRL_0
#define EMC57_LAST_REG 0x03d8 // EMC_SEL_DPD_CTRL_0
#define EMC58_FIRST_REG 0x0310 // EMC_FDPD_CTRL_DQ_0
#define EMC58_LAST_REG 0x0314 // EMC_FDPD_CTRL_CMD_0
#define EMC59_FIRST_REG 0x03dc // EMC_PRE_REFRESH_REQ_CNT_0
#define EMC59_LAST_REG 0x03dc // EMC_PRE_REFRESH_REQ_CNT_0
#define EMC60_FIRST_REG 0x0580 // EMC_REFCTRL2_0
#define EMC60_LAST_REG 0x0584 // EMC_FBIO_CFG7_0
#define EMC61_FIRST_REG 0x0710 // EMC_FBIO_CFG9_0
#define EMC61_LAST_REG 0x0710 // EMC_FBIO_CFG9_0
#define EMC62_FIRST_REG 0x0ac0 // EMC_ECC_CONTROL_0
#define EMC62_LAST_REG 0x0ad4 // EMC_ECC_ERR_REQ_0
#define EMC63_FIRST_REG 0x0adc // EMC_EMC_ENCR_KEY_STATUS_0
#define EMC63_LAST_REG 0x0adc // EMC_EMC_ENCR_KEY_STATUS_0
#define EMC64_FIRST_REG 0x0588 // EMC_DATA_BRLSHFT_0_0
#define EMC64_LAST_REG 0x058c // EMC_DATA_BRLSHFT_1_0
#define EMC65_FIRST_REG 0x0594 // EMC_DQS_BRLSHFT_0_0
#define EMC65_LAST_REG 0x05ac // EMC_QUSE_BRLSHFT_0_0
#define EMC66_FIRST_REG 0x05b8 // EMC_QUSE_BRLSHFT_1_0
#define EMC66_LAST_REG 0x05bc // EMC_QUSE_BRLSHFT_2_0
#define EMC67_FIRST_REG 0x05c4 // EMC_QUSE_BRLSHFT_3_0
#define EMC67_LAST_REG 0x05c8 // EMC_FBIO_CFG8_0
#define EMC68_FIRST_REG 0x0380 // EMC_CMD_MAPPING_CMD0_0_0
#define EMC68_LAST_REG 0x03b0 // EMC_CMD_MAPPING_BYTE_0
#define EMC69_FIRST_REG 0x03e0 // EMC_DYN_SELF_REF_CONTROL_0
#define EMC69_LAST_REG 0x03f0 // EMC_CCFIFO_STATUS_0
#define EMC70_FIRST_REG 0x0404 // EMC_SWIZZLE_RANK0_BYTE0_0
#define EMC70_LAST_REG 0x0410 // EMC_SWIZZLE_RANK0_BYTE3_0
#define EMC71_FIRST_REG 0x0418 // EMC_SWIZZLE_RANK1_BYTE0_0
#define EMC71_LAST_REG 0x0424 // EMC_SWIZZLE_RANK1_BYTE3_0
#define EMC72_FIRST_REG 0x03b4 // EMC_TR_TIMING_0_0
#define EMC72_LAST_REG 0x03bc // EMC_TR_CTRL_1_0
#define EMC73_FIRST_REG 0x0460 // EMC_TR_DVFS_0
#define EMC73_LAST_REG 0x0460 // EMC_TR_DVFS_0
#define EMC74_FIRST_REG 0x03c0 // EMC_SWITCH_BACK_CTRL_0
#define EMC74_LAST_REG 0x03c4 // EMC_TR_RDV_0
#define EMC75_FIRST_REG 0x03f4 // EMC_TR_QPOP_0
#define EMC75_LAST_REG 0x0400 // EMC_TR_QRST_0
#define EMC76_FIRST_REG 0x0468 // EMC_IBDLY_0
#define EMC76_LAST_REG 0x046c // EMC_OBDLY_0
#define EMC77_FIRST_REG 0x0480 // EMC_TXDSRVTTGEN_0
#define EMC77_LAST_REG 0x0480 // EMC_TXDSRVTTGEN_0
#define EMC78_FIRST_REG 0x048c // EMC_WE_DURATION_0
#define EMC78_LAST_REG 0x049c // EMC_CFG_3_0
#define EMC79_FIRST_REG 0x0554 // EMC_CFG_PIPE_2_0
#define EMC79_LAST_REG 0x056c // EMC_PUTERM_WIDTH_0
#define EMC80_FIRST_REG 0x05d0 // EMC_PROTOBIST_CONFIG_ADR_1_0
#define EMC80_LAST_REG 0x05e0 // EMC_PROTOBIST_WDATA_UPPER_0
#define EMC81_FIRST_REG 0x05ec // EMC_PROTOBIST_RDATA_0
#define EMC81_LAST_REG 0x05ec // EMC_PROTOBIST_RDATA_0
#define EMC82_FIRST_REG 0x05e4 // EMC_DLL_CFG_0_0
#define EMC82_LAST_REG 0x05e8 // EMC_DLL_CFG_1_0
#define EMC83_FIRST_REG 0x05f8 // EMC_DLL_CFG_2_0
#define EMC83_LAST_REG 0x05fc // EMC_DLL_CFG_3_0
#define EMC84_FIRST_REG 0x0e00 // EMC_TRAINING_CMD_0
#define EMC84_LAST_REG 0x0edc // EMC_TRAINING_DRAMC_TIMING_0
#define EMC85_FIRST_REG 0x0600 // EMC_PMACRO_QUSE_DDLL_RANK0_0_0
#define EMC85_LAST_REG 0x0614 // EMC_PMACRO_QUSE_DDLL_RANK0_5_0
#define EMC86_FIRST_REG 0x0620 // EMC_PMACRO_QUSE_DDLL_RANK1_0_0
#define EMC86_LAST_REG 0x0634 // EMC_PMACRO_QUSE_DDLL_RANK1_5_0
#define EMC87_FIRST_REG 0x0640 // EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0
#define EMC87_LAST_REG 0x0654 // EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0
#define EMC88_FIRST_REG 0x0660 // EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0
#define EMC88_LAST_REG 0x0674 // EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0
#define EMC89_FIRST_REG 0x0680 // EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0
#define EMC89_LAST_REG 0x0694 // EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0
#define EMC90_FIRST_REG 0x06a0 // EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0
#define EMC90_LAST_REG 0x06b4 // EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0
#define EMC91_FIRST_REG 0x06c0 // EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0
#define EMC91_LAST_REG 0x06d4 // EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_5_0
#define EMC92_FIRST_REG 0x06e0 // EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0
#define EMC92_LAST_REG 0x06f4 // EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_5_0
#define EMC93_FIRST_REG 0x0720 // EMC_PMACRO_TX_PWRD_0_0
#define EMC93_LAST_REG 0x0734 // EMC_PMACRO_TX_PWRD_5_0
#define EMC94_FIRST_REG 0x0740 // EMC_PMACRO_TX_SEL_CLK_SRC_0_0
#define EMC94_LAST_REG 0x0744 // EMC_PMACRO_TX_SEL_CLK_SRC_1_0
#define EMC95_FIRST_REG 0x074c // EMC_PMACRO_TX_SEL_CLK_SRC_3_0
#define EMC95_LAST_REG 0x074c // EMC_PMACRO_TX_SEL_CLK_SRC_3_0
#define EMC96_FIRST_REG 0x0748 // EMC_PMACRO_TX_SEL_CLK_SRC_2_0
#define EMC96_LAST_REG 0x0748 // EMC_PMACRO_TX_SEL_CLK_SRC_2_0
#define EMC97_FIRST_REG 0x0750 // EMC_PMACRO_TX_SEL_CLK_SRC_4_0
#define EMC97_LAST_REG 0x0754 // EMC_PMACRO_TX_SEL_CLK_SRC_5_0
#define EMC98_FIRST_REG 0x0760 // EMC_PMACRO_DDLL_BYPASS_0
#define EMC98_LAST_REG 0x0760 // EMC_PMACRO_DDLL_BYPASS_0
#define EMC99_FIRST_REG 0x0770 // EMC_PMACRO_DDLL_PWRD_0_0
#define EMC99_LAST_REG 0x0778 // EMC_PMACRO_DDLL_PWRD_2_0
#define EMC100_FIRST_REG 0x0780 // EMC_PMACRO_CMD_CTRL_0_0
#define EMC100_LAST_REG 0x0788 // EMC_PMACRO_CMD_CTRL_2_0
#define EMC101_FIRST_REG 0x0800 // EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0
#define EMC101_LAST_REG 0x08bc // EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK0_CMD3_3_0
#define EMC102_FIRST_REG 0x0900 // EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0
#define EMC102_LAST_REG 0x09bc // EMC_PMACRO_OB_DDLL_SHORT_DQ_RANK1_CMD3_3_0
#define EMC103_FIRST_REG 0x0a00 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_0_0
#define EMC103_LAST_REG 0x0a08 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE0_2_0
#define EMC104_FIRST_REG 0x0a10 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_0_0
#define EMC104_LAST_REG 0x0a18 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE1_2_0
#define EMC105_FIRST_REG 0x0a20 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_0_0
#define EMC105_LAST_REG 0x0a28 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE2_2_0
#define EMC106_FIRST_REG 0x0a30 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_0_0
#define EMC106_LAST_REG 0x0a38 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE3_2_0
#define EMC107_FIRST_REG 0x0a40 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_0_0
#define EMC107_LAST_REG 0x0a48 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE4_2_0
#define EMC108_FIRST_REG 0x0a50 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_0_0
#define EMC108_LAST_REG 0x0a58 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE5_2_0
#define EMC109_FIRST_REG 0x0a60 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_0_0
#define EMC109_LAST_REG 0x0a68 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE6_2_0
#define EMC110_FIRST_REG 0x0a70 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_0_0
#define EMC110_LAST_REG 0x0a78 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_BYTE7_2_0
#define EMC111_FIRST_REG 0x0a80 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_0_0
#define EMC111_LAST_REG 0x0a88 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD0_2_0
#define EMC112_FIRST_REG 0x0a90 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_0_0
#define EMC112_LAST_REG 0x0a98 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD1_2_0
#define EMC113_FIRST_REG 0x0aa0 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_0_0
#define EMC113_LAST_REG 0x0aa8 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD2_2_0
#define EMC114_FIRST_REG 0x0ab0 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_0_0
#define EMC114_LAST_REG 0x0ab8 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK0_CMD3_2_0
#define EMC115_FIRST_REG 0x0b00 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_0_0
#define EMC115_LAST_REG 0x0b08 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE0_2_0
#define EMC116_FIRST_REG 0x0b10 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_0_0
#define EMC116_LAST_REG 0x0b18 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE1_2_0
#define EMC117_FIRST_REG 0x0b20 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_0_0
#define EMC117_LAST_REG 0x0b28 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE2_2_0
#define EMC118_FIRST_REG 0x0b30 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_0_0
#define EMC118_LAST_REG 0x0b38 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE3_2_0
#define EMC119_FIRST_REG 0x0b40 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_0_0
#define EMC119_LAST_REG 0x0b48 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE4_2_0
#define EMC120_FIRST_REG 0x0b50 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_0_0
#define EMC120_LAST_REG 0x0b58 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE5_2_0
#define EMC121_FIRST_REG 0x0b60 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_0_0
#define EMC121_LAST_REG 0x0b68 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE6_2_0
#define EMC122_FIRST_REG 0x0b70 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_0_0
#define EMC122_LAST_REG 0x0b78 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_BYTE7_2_0
#define EMC123_FIRST_REG 0x0b80 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_0_0
#define EMC123_LAST_REG 0x0b88 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD0_2_0
#define EMC124_FIRST_REG 0x0b90 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_0_0
#define EMC124_LAST_REG 0x0b98 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD1_2_0
#define EMC125_FIRST_REG 0x0ba0 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_0_0
#define EMC125_LAST_REG 0x0ba8 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD2_2_0
#define EMC126_FIRST_REG 0x0bb0 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_0_0
#define EMC126_LAST_REG 0x0bb8 // EMC_PMACRO_IB_DDLL_SHORT_DQ_RANK1_CMD3_2_0
#define EMC127_FIRST_REG 0x0be0 // EMC_PMACRO_IB_VREF_DQ_0_0
#define EMC127_LAST_REG 0x0be8 // EMC_PMACRO_IB_VREF_DQ_2_0
#define EMC128_FIRST_REG 0x0bf0 // EMC_PMACRO_IB_VREF_DQS_0_0
#define EMC128_LAST_REG 0x0bf8 // EMC_PMACRO_IB_VREF_DQS_2_0
#define EMC129_FIRST_REG 0x0cf4 // EMC_PMACRO_IB_RXRT_0
#define EMC129_LAST_REG 0x0cf4 // EMC_PMACRO_IB_RXRT_0
#define EMC130_FIRST_REG 0x0c00 // EMC_PMACRO_DDLL_LONG_CMD_0_0
#define EMC130_LAST_REG 0x0c14 // EMC_PMACRO_DDLL_LONG_CMD_5_0
#define EMC131_FIRST_REG 0x0c20 // EMC_PMACRO_DDLL_SHORT_CMD_0_0
#define EMC131_LAST_REG 0x0c28 // EMC_PMACRO_DDLL_SHORT_CMD_2_0
#define EMC132_FIRST_REG 0x0c30 // EMC_PMACRO_CFG_PM_GLOBAL_0_0
#define EMC132_LAST_REG 0x0c38 // EMC_PMACRO_VTTGEN_CTRL_1_0
#define EMC133_FIRST_REG 0x0cf0 // EMC_PMACRO_VTTGEN_CTRL_2_0
#define EMC133_LAST_REG 0x0cf0 // EMC_PMACRO_VTTGEN_CTRL_2_0
#define EMC134_FIRST_REG 0x0c6c // EMC_PMACRO_DSR_VTTGEN_CTRL_0_0
#define EMC134_LAST_REG 0x0c6c // EMC_PMACRO_DSR_VTTGEN_CTRL_0_0
#define EMC135_FIRST_REG 0x0c3c // EMC_PMACRO_BG_BIAS_CTRL_0_0
#define EMC135_LAST_REG 0x0c40 // EMC_PMACRO_PAD_CFG_CTRL_0
#define EMC136_FIRST_REG 0x0c50 // EMC_PMACRO_CMD_PAD_RX_CTRL_0
#define EMC136_LAST_REG 0x0c68 // EMC_PMACRO_COMMON_PAD_TX_CTRL_0
#define EMC137_FIRST_REG 0x0c80 // EMC_PMACRO_BRICK_MAPPING_0_0
#define EMC137_LAST_REG 0x0c88 // EMC_PMACRO_BRICK_MAPPING_2_0
#define EMC138_FIRST_REG 0x0ce0 // EMC_PMACRO_DDLLCAL_CAL_0
#define EMC138_LAST_REG 0x0ce8 // EMC_PMACRO_DDLL_PERIODIC_OFFSET_0
#define EMC139_FIRST_REG 0x0330 // EMC_PMACRO_BRICK_CTRL_RFU1_0
#define EMC139_LAST_REG 0x0334 // EMC_PMACRO_BRICK_CTRL_RFU2_0
#define EMC140_FIRST_REG 0x0318 // EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0
#define EMC140_LAST_REG 0x031c // EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0
#define EMC141_FIRST_REG 0x0cf8 // EMC_PMACRO_TRAINING_CTRL_0_0
#define EMC141_LAST_REG 0x0cfc // EMC_PMACRO_TRAINING_CTRL_1_0
#define EMC142_FIRST_REG 0x0440 // EMC_PMC_SCRATCH1_0
#define EMC142_LAST_REG 0x0450 // EMC_MCH_GLOBAL_CRITICAL_INTSTATUS_0
#define EMC143_FIRST_REG 0x0474 // EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0
#define EMC143_LAST_REG 0x0474 // EMC_MCH_GLOBAL_NONCRITICAL_INTSTATUS_0
#define EMC144_FIRST_REG 0x0470 // EMC_ASR_CONTROL_0
#define EMC144_LAST_REG 0x0470 // EMC_ASR_CONTROL_0
#define EMC145_FIRST_REG 0x0454 // EMC_RESET_PAD_CTRL_0
#define EMC145_LAST_REG 0x0454 // EMC_RESET_PAD_CTRL_0
#define EMC146_FIRST_REG 0x0110 // EMC_ACT_0
#define EMC146_LAST_REG 0x0114 // EMC_MEM_INIT_DONE_0
#define EMC147_FIRST_REG 0x0cec // EMC_PMACRO_SEL_NEGEDGE_FLOP_0
#define EMC147_LAST_REG 0x0cec // EMC_PMACRO_SEL_NEGEDGE_FLOP_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___AREMC_H_INC_
