Classic Timing Analyzer report for RAM_8bits
Wed Oct 08 15:28:36 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.232 ns                                       ; dataIn[3]                                                                           ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.704 ns                                      ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[0]                                                                          ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.541 ns                                       ; address[3]                                                                          ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                     ;                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0 ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1 ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2 ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3 ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4 ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5 ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6 ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7 ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                             ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                  ; To Clock ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.232 ns   ; dataIn[3]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.208 ns   ; dataIn[5]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 4.159 ns   ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 3.927 ns   ; dataIn[4]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 3.926 ns   ; dataIn[2]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 3.911 ns   ; dataIn[0]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 3.899 ns   ; dataIn[6]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 3.749 ns   ; address[0] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 3.721 ns   ; address[0] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 3.679 ns   ; address[1] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.651 ns   ; address[1] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 3.629 ns   ; dataIn[7]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; -0.068 ns  ; dataIn[1]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; -0.223 ns  ; address[2] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; -0.244 ns  ; address[4] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; -0.244 ns  ; address[3] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; -0.251 ns  ; address[2] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; -0.272 ns  ; address[4] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; -0.272 ns  ; address[3] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                               ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                ; To         ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 10.704 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataOut[0] ; clock      ;
; N/A   ; None         ; 10.704 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataOut[0] ; clock      ;
; N/A   ; None         ; 10.704 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataOut[0] ; clock      ;
; N/A   ; None         ; 10.704 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataOut[0] ; clock      ;
; N/A   ; None         ; 10.704 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[0] ; clock      ;
; N/A   ; None         ; 10.416 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataOut[1] ; clock      ;
; N/A   ; None         ; 10.416 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataOut[1] ; clock      ;
; N/A   ; None         ; 10.416 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataOut[1] ; clock      ;
; N/A   ; None         ; 10.416 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataOut[1] ; clock      ;
; N/A   ; None         ; 10.416 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[1] ; clock      ;
; N/A   ; None         ; 10.199 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataOut[6] ; clock      ;
; N/A   ; None         ; 10.199 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataOut[6] ; clock      ;
; N/A   ; None         ; 10.199 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataOut[6] ; clock      ;
; N/A   ; None         ; 10.199 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataOut[6] ; clock      ;
; N/A   ; None         ; 10.199 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[6] ; clock      ;
; N/A   ; None         ; 10.010 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataOut[4] ; clock      ;
; N/A   ; None         ; 10.010 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataOut[4] ; clock      ;
; N/A   ; None         ; 10.010 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataOut[4] ; clock      ;
; N/A   ; None         ; 10.010 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataOut[4] ; clock      ;
; N/A   ; None         ; 10.010 ns  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[4] ; clock      ;
; N/A   ; None         ; 9.949 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataOut[3] ; clock      ;
; N/A   ; None         ; 9.949 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataOut[3] ; clock      ;
; N/A   ; None         ; 9.949 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataOut[3] ; clock      ;
; N/A   ; None         ; 9.949 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataOut[3] ; clock      ;
; N/A   ; None         ; 9.949 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[3] ; clock      ;
; N/A   ; None         ; 9.905 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataOut[5] ; clock      ;
; N/A   ; None         ; 9.905 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataOut[5] ; clock      ;
; N/A   ; None         ; 9.905 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataOut[5] ; clock      ;
; N/A   ; None         ; 9.905 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataOut[5] ; clock      ;
; N/A   ; None         ; 9.905 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[5] ; clock      ;
; N/A   ; None         ; 9.392 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataOut[2] ; clock      ;
; N/A   ; None         ; 9.392 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataOut[2] ; clock      ;
; N/A   ; None         ; 9.392 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataOut[2] ; clock      ;
; N/A   ; None         ; 9.392 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataOut[2] ; clock      ;
; N/A   ; None         ; 9.392 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[2] ; clock      ;
; N/A   ; None         ; 9.312 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; dataOut[7] ; clock      ;
; N/A   ; None         ; 9.312 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; dataOut[7] ; clock      ;
; N/A   ; None         ; 9.312 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; dataOut[7] ; clock      ;
; N/A   ; None         ; 9.312 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; dataOut[7] ; clock      ;
; N/A   ; None         ; 9.312 ns   ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; dataOut[7] ; clock      ;
+-------+--------------+------------+-------------------------------------------------------------------------------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                    ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                  ; To Clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.541 ns  ; address[4] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; 0.541 ns  ; address[3] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; 0.520 ns  ; address[2] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; 0.513 ns  ; address[4] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; 0.513 ns  ; address[3] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; 0.492 ns  ; address[2] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; 0.337 ns  ; dataIn[1]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.360 ns ; dataIn[7]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -3.382 ns ; address[1] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -3.410 ns ; address[1] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.452 ns ; address[0] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -3.480 ns ; address[0] ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.567 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -3.630 ns ; dataIn[6]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -3.642 ns ; dataIn[0]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.657 ns ; dataIn[2]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.658 ns ; dataIn[4]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -3.890 ns ; WE         ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -3.939 ns ; dataIn[5]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -3.963 ns ; dataIn[3]  ; altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 08 15:28:36 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM_8bits -c RAM_8bits --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 235.07 MHz between source memory "altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.127 ns) plus Clock Low delay (2.127 ns) : restricted to 4.254 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.382 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.636 ns) + CELL(0.635 ns) = 2.382 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.624 ns ( 68.18 % )
                Info: Total interconnect delay = 0.758 ns ( 31.82 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.407 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.636 ns) + CELL(0.660 ns) = 2.407 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.649 ns ( 68.51 % )
                Info: Total interconnect delay = 0.758 ns ( 31.49 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for memory "altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3" (data pin = "dataIn[3]", clock pin = "clock") is 4.232 ns
    Info: + Longest pin to memory delay is 6.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_74; Fanout = 1; PIN Node = 'dataIn[3]'
        Info: 2: + IC(5.626 ns) + CELL(0.106 ns) = 6.604 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 0.978 ns ( 14.81 % )
        Info: Total interconnect delay = 5.626 ns ( 85.19 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.636 ns) + CELL(0.660 ns) = 2.407 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 1.649 ns ( 68.51 % )
        Info: Total interconnect delay = 0.758 ns ( 31.49 % )
Info: tco from clock "clock" to destination pin "dataOut[0]" through memory "altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" is 10.704 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.436 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.636 ns) + CELL(0.689 ns) = 2.436 ns; Loc. = M4K_X23_Y6; Fanout = 8; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.678 ns ( 68.88 % )
        Info: Total interconnect delay = 0.758 ns ( 31.12 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 8.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y6; Fanout = 8; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0'
        Info: 3: + IC(2.426 ns) + CELL(2.642 ns) = 8.059 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'dataOut[0]'
        Info: Total cell delay = 5.633 ns ( 69.90 % )
        Info: Total interconnect delay = 2.426 ns ( 30.10 % )
Info: th for memory "altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4" (data pin = "address[4]", clock pin = "clock") is 0.541 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.436 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.636 ns) + CELL(0.689 ns) = 2.436 ns; Loc. = M4K_X23_Y6; Fanout = 8; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4'
        Info: Total cell delay = 1.678 ns ( 68.88 % )
        Info: Total interconnect delay = 0.758 ns ( 31.12 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_90; Fanout = 2; PIN Node = 'address[4]'
        Info: 2: + IC(0.988 ns) + CELL(0.142 ns) = 2.129 ns; Loc. = M4K_X23_Y6; Fanout = 8; MEM Node = 'altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4'
        Info: Total cell delay = 1.141 ns ( 53.59 % )
        Info: Total interconnect delay = 0.988 ns ( 46.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Wed Oct 08 15:28:36 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


