static int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = 0 ;\r\nswitch ( F_2 ( V_2 ) ) {\r\ncase V_4 :\r\ncase V_5 :\r\nV_3 = F_3 (cam, {0x00 , 0x10}, {0x00 , 0x11},\r\n{0x00 , 0x14}, {0x20 , 0x17},\r\n{0x30 , 0x19}, {0x09 , 0x18}) ;\r\nbreak;\r\ncase V_6 :\r\nV_3 = F_3 (cam, {0x00 , 0x02}, {0x00 , 0x03},\r\n{0x1a , 0x04}, {0x20 , 0x05},\r\n{0x20 , 0x06}, {0x20 , 0x07},\r\n{0x00 , 0x10}, {0x00 , 0x11},\r\n{0x00 , 0x14}, {0x20 , 0x17},\r\n{0x30 , 0x19}, {0x09 , 0x18},\r\n{0x02 , 0x1c}, {0x03 , 0x1d},\r\n{0x0f , 0x1e}, {0x0c , 0x1f},\r\n{0x00 , 0x20}, {0x10 , 0x21},\r\n{0x20 , 0x22}, {0x30 , 0x23},\r\n{0x40 , 0x24}, {0x50 , 0x25},\r\n{0x60 , 0x26}, {0x70 , 0x27},\r\n{0x80 , 0x28}, {0x90 , 0x29},\r\n{0xa0 , 0x2a}, {0xb0 , 0x2b},\r\n{0xc0 , 0x2c}, {0xd0 , 0x2d},\r\n{0xe0 , 0x2e}, {0xf0 , 0x2f},\r\n{0xff , 0x30}) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_3 += F_4 ( V_2 , 0x02 , 0x14 ) ;\r\nV_3 += F_4 ( V_2 , 0x03 , 0x40 ) ;\r\nV_3 += F_4 ( V_2 , 0x0d , 0x2c ) ;\r\nV_3 += F_4 ( V_2 , 0x0e , 0x01 ) ;\r\nV_3 += F_4 ( V_2 , 0x0f , 0xa9 ) ;\r\nV_3 += F_4 ( V_2 , 0x10 , 0x08 ) ;\r\nV_3 += F_4 ( V_2 , 0x13 , 0x63 ) ;\r\nV_3 += F_4 ( V_2 , 0x15 , 0x70 ) ;\r\nV_3 += F_4 ( V_2 , 0x11 , 0x01 ) ;\r\nF_5 ( 400 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_2 ,\r\nstruct V_7 * V_8 )\r\n{\r\nswitch ( V_8 -> V_9 ) {\r\ncase V_10 :\r\n{\r\nint V_11 = F_7 ( V_2 , 0x04 ) ,\r\nV_12 = F_7 ( V_2 , 0x05 ) ;\r\nif ( V_11 < 0 || V_12 < 0 )\r\nreturn - V_13 ;\r\nV_8 -> V_14 = ( V_11 << 6 ) | ( V_12 & 0x3f ) ;\r\n}\r\nreturn 0 ;\r\ncase V_15 :\r\nif ( ( V_8 -> V_14 = F_7 ( V_2 , 0x09 ) ) < 0 )\r\nreturn - V_13 ;\r\nV_8 -> V_14 &= 0x0f ;\r\nreturn 0 ;\r\ncase V_16 :\r\nif ( ( V_8 -> V_14 = F_7 ( V_2 , 0x07 ) ) < 0 )\r\nreturn - V_13 ;\r\nV_8 -> V_14 &= 0x0f ;\r\nreturn 0 ;\r\ncase V_17 :\r\nif ( ( V_8 -> V_14 = F_7 ( V_2 , 0x10 ) ) < 0 )\r\nreturn - V_13 ;\r\nV_8 -> V_14 &= 0x1f ;\r\nreturn 0 ;\r\ncase V_18 :\r\nif ( ( V_8 -> V_14 = F_7 ( V_2 , 0x08 ) ) < 0 )\r\nreturn - V_13 ;\r\nV_8 -> V_14 &= 0x0f ;\r\nreturn 0 ;\r\ncase V_19 :\r\nif ( ( V_8 -> V_14 = F_7 ( V_2 , 0x0c ) ) < 0 )\r\nreturn - V_13 ;\r\nreturn 0 ;\r\ndefault:\r\nreturn - V_20 ;\r\n}\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 ,\r\nconst struct V_21 * V_22 )\r\n{\r\nint V_3 = 0 ;\r\nif ( V_22 -> V_23 == V_24 )\r\nV_3 += F_9 ( V_2 , 0x28 , 0x17 ) ;\r\nelse\r\nV_3 += F_9 ( V_2 , 0x20 , 0x17 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 ,\r\nconst struct V_7 * V_8 )\r\n{\r\nint V_3 = 0 ;\r\nswitch ( V_8 -> V_9 ) {\r\ncase V_10 :\r\nV_3 += F_4 ( V_2 , 0x04 , V_8 -> V_14 >> 6 ) ;\r\nV_3 += F_4 ( V_2 , 0x05 , V_8 -> V_14 & 0x3f ) ;\r\nbreak;\r\ncase V_15 :\r\nV_3 += F_4 ( V_2 , 0x09 , V_8 -> V_14 ) ;\r\nbreak;\r\ncase V_16 :\r\nV_3 += F_4 ( V_2 , 0x07 , V_8 -> V_14 ) ;\r\nbreak;\r\ncase V_17 :\r\nV_3 += F_4 ( V_2 , 0x10 , V_8 -> V_14 ) ;\r\nbreak;\r\ncase V_18 :\r\nV_3 += F_4 ( V_2 , 0x08 , V_8 -> V_14 ) ;\r\nbreak;\r\ncase V_19 :\r\nV_3 += F_4 ( V_2 , 0x0c , V_8 -> V_14 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_20 ;\r\n}\r\nV_3 += F_4 ( V_2 , 0x11 , 0x01 ) ;\r\nreturn V_3 ? - V_13 : 0 ;\r\n}\r\nstatic int F_11 ( struct V_1 * V_2 ,\r\nconst struct V_25 * V_26 )\r\n{\r\nstruct V_27 * V_28 = F_12 ( V_2 ) ;\r\nint V_3 = 0 ;\r\nT_1 V_29 = 0 ,\r\nV_30 = ( T_1 ) ( V_26 -> V_31 - V_28 -> V_32 . V_33 . V_31 ) + 3 ;\r\nswitch ( F_2 ( V_2 ) ) {\r\ncase V_4 :\r\ncase V_5 :\r\nV_29 = ( T_1 ) ( V_26 -> V_34 - V_28 -> V_32 . V_33 . V_34 ) + 4 ;\r\nbreak;\r\ncase V_6 :\r\nV_29 = ( T_1 ) ( V_26 -> V_34 - V_28 -> V_32 . V_33 . V_34 ) + 3 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_3 += F_9 ( V_2 , V_29 , 0x12 ) ;\r\nV_3 += F_9 ( V_2 , V_30 , 0x13 ) ;\r\nreturn V_3 ;\r\n}\r\nint F_13 ( struct V_1 * V_2 )\r\n{\r\nint V_35 = 0 , V_11 = 0 , V_3 = 0 ;\r\nunsigned int V_36 = 0 ;\r\nswitch ( F_2 ( V_2 ) ) {\r\ncase V_4 :\r\ncase V_5 :\r\nV_3 = F_3 (cam,\r\n{0x01 , 0x01},\r\n{0x40 , 0x01},\r\n{0x28 , 0x17}) ;\r\nbreak;\r\ncase V_6 :\r\nV_3 = F_3 (cam, {0x09 , 0x01}, {0x44 , 0x01},\r\n{0x44 , 0x02}, {0x29 , 0x17}) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_35 = F_14 ( V_2 , & V_37 , 0x00 ) ;\r\nV_11 = F_14 ( V_2 , & V_37 , 0x01 ) ;\r\nif ( V_3 || V_35 < 0 || V_11 < 0 )\r\nreturn - V_13 ;\r\nV_36 = ( V_35 << 4 ) | ( ( V_11 & 0xf0 ) >> 4 ) ;\r\nif ( V_36 != 0x017 )\r\nreturn - V_38 ;\r\nF_15 ( V_2 , & V_37 ) ;\r\nreturn 0 ;\r\n}
