# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl" --include "../../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog" --include "../../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog" --include "F:/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../../RISCV32I_ZYNQCORE.srcs/sim_1/new/zynq_wrapper_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
