{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596889066710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596889066721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 08 08:17:46 2020 " "Processing started: Sat Aug 08 08:17:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596889066721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889066721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UpCounter -c UpCounter_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off UpCounter -c UpCounter_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889066721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596889067210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596889067210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpCounter_Top " "Found entity 1: UpCounter_Top" {  } { { "UpCounter_Top.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889077472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(6) " "Verilog HDL information at counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1596889077489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889077493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889077512 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_divider.v(21) " "Verilog HDL information at clock_divider.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1596889077528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 6 6 " "Found 6 design units, including 6 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077539 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_flip_flop " "Found entity 2: d_flip_flop" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077539 ""} { "Info" "ISGN_ENTITY_NAME" "3 n_bit_counter " "Found entity 3: n_bit_counter" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077539 ""} { "Info" "ISGN_ENTITY_NAME" "4 clock_divider " "Found entity 4: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077539 ""} { "Info" "ISGN_ENTITY_NAME" "5 up_timer " "Found entity 5: up_timer" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077539 ""} { "Info" "ISGN_ENTITY_NAME" "6 shiftRegister " "Found entity 6: shiftRegister" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596889077539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889077539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UpCounter_Top " "Elaborating entity \"UpCounter_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596889077591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C0 " "Elaborating entity \"counter\" for hierarchy \"counter:C0\"" {  } { { "UpCounter_Top.v" "C0" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:D0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:D0\"" {  } { { "UpCounter_Top.v" "D0" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_1k " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_1k\"" {  } { { "UpCounter_Top.v" "clk_1k" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_counter clock_divider:clk_1k\|n_bit_counter:COUNT32_DIV " "Elaborating entity \"n_bit_counter\" for hierarchy \"clock_divider:clk_1k\|n_bit_counter:COUNT32_DIV\"" {  } { { "clock_divider.v" "COUNT32_DIV" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator clock_divider:clk_1k\|comparator:COMPARE32_DIV " "Elaborating entity \"comparator\" for hierarchy \"clock_divider:clk_1k\|comparator:COMPARE32_DIV\"" {  } { { "clock_divider.v" "COMPARE32_DIV" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077658 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "compare_count clock_divider.v(9) " "Verilog HDL Always Construct warning at clock_divider.v(9): variable \"compare_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1596889077660 "|UpCounter_Top|clock_divider:clk_1k|comparator:COMPARE32_DIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop clock_divider:clk_1k\|d_flip_flop:DFF " "Elaborating entity \"d_flip_flop\" for hierarchy \"clock_divider:clk_1k\|d_flip_flop:DFF\"" {  } { { "clock_divider.v" "DFF" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister shiftRegister:Shift " "Elaborating entity \"shiftRegister\" for hierarchy \"shiftRegister:Shift\"" {  } { { "UpCounter_Top.v" "Shift" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_timer up_timer:T1 " "Elaborating entity \"up_timer\" for hierarchy \"up_timer:T1\"" {  } { { "UpCounter_Top.v" "T1" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_counter n_bit_counter:BCD_0 " "Elaborating entity \"n_bit_counter\" for hierarchy \"n_bit_counter:BCD_0\"" {  } { { "UpCounter_Top.v" "BCD_0" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596889077697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_divider.v(45) " "Verilog HDL assignment warning at clock_divider.v(45): truncated value with size 32 to match size of target (4)" {  } { { "clock_divider.v" "" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596889077699 "|UpCounter_Top|n_bit_counter:BCD_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 COUNT32_DIV 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"COUNT32_DIV\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "clock_divider.v" "COUNT32_DIV" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 65 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1596889077719 "|UpCounter_Top|clock_divider:clk_1k|n_bit_counter:COUNT32_DIV"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock_divider:clk_1k\|_ " "Net \"clock_divider:clk_1k\|_\" is missing source, defaulting to GND" {  } { { "UpCounter_Top.v" "_" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 46 0 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596889077720 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1596889077720 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q\[3\] decoder:D0\|DIG\[3\] " "Net \"Q\[3\]\", which fans out to \"decoder:D0\|DIG\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "counter:C0\|Q\[3\] " "Net is fed by \"counter:C0\|Q\[3\]\"" {  } { { "counter.v" "Q\[3\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/counter.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1596889077754 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "n_bit_counter:BCD_0\|count\[3\] " "Net is fed by \"n_bit_counter:BCD_0\|count\[3\]\"" {  } { { "clock_divider.v" "count\[3\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 43 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1596889077754 ""}  } { { "UpCounter_Top.v" "Q\[3\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 14 -1 0 } } { "decoder.v" "DIG\[3\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/decoder.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1596889077754 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q\[2\] decoder:D0\|DIG\[2\] " "Net \"Q\[2\]\", which fans out to \"decoder:D0\|DIG\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "counter:C0\|Q\[2\] " "Net is fed by \"counter:C0\|Q\[2\]\"" {  } { { "counter.v" "Q\[2\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/counter.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1596889077754 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "n_bit_counter:BCD_0\|count\[2\] " "Net is fed by \"n_bit_counter:BCD_0\|count\[2\]\"" {  } { { "clock_divider.v" "count\[2\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 43 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1596889077754 ""}  } { { "UpCounter_Top.v" "Q\[2\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 14 -1 0 } } { "decoder.v" "DIG\[2\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/decoder.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1596889077754 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q\[1\] decoder:D0\|DIG\[1\] " "Net \"Q\[1\]\", which fans out to \"decoder:D0\|DIG\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "counter:C0\|Q\[1\] " "Net is fed by \"counter:C0\|Q\[1\]\"" {  } { { "counter.v" "Q\[1\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/counter.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1596889077754 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "n_bit_counter:BCD_0\|count\[1\] " "Net is fed by \"n_bit_counter:BCD_0\|count\[1\]\"" {  } { { "clock_divider.v" "count\[1\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 43 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1596889077754 ""}  } { { "UpCounter_Top.v" "Q\[1\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 14 -1 0 } } { "decoder.v" "DIG\[1\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/decoder.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1596889077754 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q\[0\] decoder:D0\|DIG\[0\] " "Net \"Q\[0\]\", which fans out to \"decoder:D0\|DIG\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "counter:C0\|Q\[0\] " "Net is fed by \"counter:C0\|Q\[0\]\"" {  } { { "counter.v" "Q\[0\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/counter.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1596889077755 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "n_bit_counter:BCD_0\|count\[0\] " "Net is fed by \"n_bit_counter:BCD_0\|count\[0\]\"" {  } { { "clock_divider.v" "count\[0\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/clock_divider.v" 43 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1596889077755 ""}  } { { "UpCounter_Top.v" "Q\[0\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/UpCounter_Top.v" 14 -1 0 } } { "decoder.v" "DIG\[0\]" { Text "C:/Users/ML/Documents/GitHub/Stopwatch/decoder.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1596889077755 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596889077755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ML/Documents/GitHub/Stopwatch/output_files/UpCounter_Top.map.smsg " "Generated suppressed messages file C:/Users/ML/Documents/GitHub/Stopwatch/output_files/UpCounter_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889077783 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596889077830 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 08 08:17:57 2020 " "Processing ended: Sat Aug 08 08:17:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596889077830 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596889077830 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596889077830 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889077830 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596889078444 ""}
