// Seed: 2835899718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  id_7(
      .id_0(~1), .id_1(1), .id_2(1)
  );
  assign id_6 = 1'd0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    output wand id_5,
    inout tri0 id_6,
    output tri id_7,
    output wand id_8,
    output wire id_9,
    output tri0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input uwire id_13,
    output wire id_14,
    input wor id_15,
    input supply1 id_16,
    input wor id_17
);
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_19, id_19, id_19
  );
endmodule
