#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug  3 15:12:51 2021
# Process ID: 15084
# Current directory: C:/Users/nguye/Downloads/project_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12112 C:\Users\nguye\Downloads\project_pipeline\project_pipeline.xpr
# Log file: C:/Users/nguye/Downloads/project_pipeline/vivado.log
# Journal file: C:/Users/nguye/Downloads/project_pipeline\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/nguye/Downloads/project_pipeline/project_pipeline.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/nguye/Downloads/RISC_V_pipeline/full_test.mem'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.oopen_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 834.289 ; gain = 231.934update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim/full_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/EX_MEM_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/ID_EX_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/IF_ID_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/MEM_WB_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/READ_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/muxA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/muxB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/muxW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/pc_add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 860.895 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim'
"xelab -wto 5905bc7b6a9442bba03115e5042f6fb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5905bc7b6a9442bba03115e5042f6fb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Asel_IDEX' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BrUn' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_sel' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_sel' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'WBsel_next_EXMEM' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:109]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/DMEM.v" Line 1. Module DMEM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.READ_IMEM
Compiling module xil_defaultlib.IF_ID_flipflop
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.ID_EX_flipflop
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.muxA
Compiling module xil_defaultlib.muxB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_flipflop
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.muxW
Compiling module xil_defaultlib.MEM_WB_flipflop
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Aug  3 15:15:10 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 79.813 ; gain = 11.492
INFO: [Common 17-206] Exiting Webtalk at Tue Aug  3 15:15:10 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 860.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/nguye/Downloads/RISC_V_pipeline/RISC_V/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/nguye/Downloads/RISC_V_pipeline/RISC_V/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 860.895 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 860.895 ; gain = 0.000
save_wave_config {C:/Users/nguye/Downloads/RISC_V_pipeline/RISC_V/test_behav.wcfg}
current_wave_config {test_behav.wcfg}
C:/Users/nguye/Downloads/RISC_V_pipeline/RISC_V/test_behav.wcfg
add_wave {{/test/dut/branch_comp/rs1}} {{/test/dut/branch_comp/rs2}} {{/test/dut/branch_comp/BrUn}} {{/test/dut/branch_comp/BrEq}} {{/test/dut/branch_comp/BrLt}} {{/test/dut/branch_comp/rs1_n}} {{/test/dut/branch_comp/rs2_n}} 
save_wave_config {C:/Users/nguye/Downloads/RISC_V_pipeline/RISC_V/test_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 889.121 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim/full_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/Downloads/project_pipeline/project_pipeline.sim/sim_1/behav/xsim'
"xelab -wto 5905bc7b6a9442bba03115e5042f6fb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5905bc7b6a9442bba03115e5042f6fb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Asel_IDEX' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BrUn' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_sel' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_sel' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'WBsel_next_EXMEM' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 889.121 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project pipeline_branchcomp {C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp} -part xc7vx485tffg1157-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 920.961 ; gain = 0.000
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new
file mkdir {C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new}
close [ open {C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v} w ]
add_files {{C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new
file mkdir {C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new}
close [ open {C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v} w ]
add_files -fileset sim_1 {{C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v}}
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_branchcomp_behav -key {Behavioral:sim_1:Functional:test_branchcomp} -tclbatch {test_branchcomp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_branchcomp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
BrLt= x, BrEq= 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_branchcomp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 920.961 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 920.961 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_branchcomp_behav -key {Behavioral:sim_1:Functional:test_branchcomp} -tclbatch {test_branchcomp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_branchcomp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
BrLt= 1, BrEq= 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_branchcomp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 941.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
BrLt= 1, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
BrLt= 1, BrEq= 0
BrLt= 1, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
BrLt= 1, BrEq= 0
BrLt= 1, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
BrLt= 1, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
BrLt= 0, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_branchcomp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_branchcomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sources_1/new/branch_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.srcs/sim_1/new/test_branchcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_branchcomp
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim'
"xelab -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1b03e1cd1d4b4d8ca235c6103d551d7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_branchcomp_behav xil_defaultlib.test_branchcomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/nguye/OneDrive - Hanoi University of Science and Technology/20202/KTMT/TestBench/pipeline_branchcomp/pipeline_branchcomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.test_branchcomp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_branchcomp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
BrLt= x, BrEq= 1
BrLt= 1, BrEq= 0
BrLt= 0, BrEq= 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 941.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  3 16:09:32 2021...
