
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006901    0.020847    0.115016    0.204333 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020847    0.000191    0.204524 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009966    0.039725    0.266156    0.470680 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039725    0.000420    0.471100 v fanout76/A (sg13g2_buf_8)
     8    0.045936    0.022213    0.061392    0.532491 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.023154    0.003324    0.535815 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011690    0.055461    0.076740    0.612555 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.055472    0.000625    0.613180 v _250_/B (sg13g2_nand2_1)
     2    0.011105    0.044086    0.050268    0.663447 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.044099    0.000605    0.664052 ^ _252_/A (sg13g2_nand2_1)
     2    0.011265    0.056092    0.060420    0.724471 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.056115    0.000943    0.725415 v _253_/A (sg13g2_nor2b_1)
     2    0.011226    0.074441    0.073583    0.798997 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.074482    0.001410    0.800408 ^ _254_/C (sg13g2_nor3_1)
     1    0.005399    0.034838    0.039180    0.839588 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.034838    0.000349    0.839937 v _255_/D (sg13g2_nor4_1)
     1    0.004135    0.084151    0.074197    0.914134 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.084151    0.000165    0.914299 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007612    0.058975    0.064971    0.979270 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.059020    0.000915    0.980185 v output4/A (sg13g2_buf_2)
     1    0.052931    0.061945    0.101573    1.081759 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.062317    0.003890    1.085649 v sine_out[0] (out)
                                              1.085649   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.085649   data arrival time
---------------------------------------------------------------------------------------------
                                              2.764352   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
