Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 12 18:16:00 2024
| Host         : CIP-S-128-012 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LCD_INIT_control_sets_placed.rpt
| Design       : LCD_INIT
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           15 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |             111 |           29 |
| Yes          | No                    | Yes                    |              61 |           22 |
| Yes          | Yes                   | No                     |             138 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/data_cmd_sw_sig        | SPI_SEND/state[4]_i_3_n_0                 |                1 |              1 |         1.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_counter0                     |                                           |                1 |              1 |         1.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_stamp0                       |                                           |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG          |                                            |                                           |                2 |              2 |         1.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG |                                            | SPI_SEND/state[4]_i_3_n_0                 |                3 |              4 |         1.33 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_1_INST/tx_buffer[15]_i_2_n_0  | SPI_SEND/SPI_1_INST/tx_buffer[15]_i_1_n_0 |                2 |              5 |         2.50 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/clk_toggles0           | SPI_SEND/SPI_0_INST/count[31]_i_1_n_0     |                2 |              5 |         2.50 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/E[0]                   | SPI_SEND/state[4]_i_3_n_0                 |                4 |              5 |         1.25 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/next_state0                       |                                           |                2 |              5 |         2.50 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_1_INST/clk_toggles[5]_i_1_n_0 | SPI_SEND/SPI_1_INST/count[31]_i_1__0_n_0  |                1 |              6 |         6.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/busy_reg_0[0]          | SPI_SEND/state[4]_i_3_n_0                 |                2 |              6 |         3.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/state_reg[4][0]        | SPI_SEND/state[4]_i_3_n_0                 |                5 |              8 |         1.60 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/tx_buffer0             |                                           |                1 |              8 |         8.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/busy_reg_1[0]          | SPI_SEND/state[4]_i_3_n_0                 |                3 |              9 |         3.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG |                                            |                                           |               13 |             23 |         1.77 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_1_INST/count[31]_i_2__0_n_0   | SPI_SEND/SPI_1_INST/count[31]_i_1__0_n_0  |                6 |             30 |         5.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/SPI_0_INST/count0                 | SPI_SEND/SPI_0_INST/count[31]_i_1_n_0     |                6 |             30 |         5.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_counter0                     | SPI_SEND/time_counter[31]_i_1_n_0         |                8 |             31 |         3.88 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/time_stamp0                       | SPI_SEND/time_stamp[31]_i_1_n_0           |                8 |             31 |         3.88 |
|  sys_clk_IBUF_BUFG          |                                            | CLK_25MHz_sig                             |                8 |             31 |         3.88 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/cyclecount0                       |                                           |                8 |             32 |         4.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/resetrun0                         |                                           |                8 |             32 |         4.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | counter2                                   |                                           |                8 |             32 |         4.00 |
|  CLK_25MHz_sig_reg_n_0_BUFG | SPI_SEND/byte_cmd[31]_i_1_n_0              | SPI_SEND/state[4]_i_3_n_0                 |                7 |             32 |         4.57 |
+-----------------------------+--------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


