{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550034795336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550034795341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 23:13:15 2019 " "Processing started: Tue Feb 12 23:13:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550034795341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550034795341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cla_16bit -c cla_16bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off cla_16bit -c cla_16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550034795341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550034795823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_4bit-dataflow " "Found design unit 1: cla_4bit-dataflow" {  } { { "cla_4bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex1 - 16bit CLA/cla_4bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550034805689 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "cla_4bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex1 - 16bit CLA/cla_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550034805689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550034805689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_16bit-structure " "Found design unit 1: cla_16bit-structure" {  } { { "cla_16bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex1 - 16bit CLA/cla_16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550034805692 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_16bit " "Found entity 1: cla_16bit" {  } { { "cla_16bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex1 - 16bit CLA/cla_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550034805692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550034805692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla_16bit " "Elaborating entity \"cla_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550034805733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cla_4bit cla_4bit:cla_4bit_1 A:dataflow " "Elaborating entity \"cla_4bit\" using architecture \"A:dataflow\" for hierarchy \"cla_4bit:cla_4bit_1\"" {  } { { "cla_16bit.vhd" "cla_4bit_1" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex1 - 16bit CLA/cla_16bit.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550034805735 ""}
{ "Error" "EVRFX_VHDL_TARGET_SLICE_IS_A_ELEMENTS_VALUE_IS_B_ELEMENTS" "4 3 cla_4bit.vhd(51) " "VHDL error at cla_4bit.vhd(51): slice that is assigned to target slice has 3 elements, but must have same number of elements as target slice (4)" {  } { { "cla_4bit.vhd" "" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex1 - 16bit CLA/cla_4bit.vhd" 51 0 0 } }  } 0 10504 "VHDL error at %3!s!: slice that is assigned to target slice has %2!d! elements, but must have same number of elements as target slice (%1!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550034805736 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cla_4bit:cla_4bit_1 " "Can't elaborate user hierarchy \"cla_4bit:cla_4bit_1\"" {  } { { "cla_16bit.vhd" "cla_4bit_1" { Text "G:/PURDUE/Semester VII - Spring 2019/ECE371/Github/Labs/Lab 2 ex1 - 16bit CLA/cla_16bit.vhd" 24 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550034805736 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550034805883 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 12 23:13:25 2019 " "Processing ended: Tue Feb 12 23:13:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550034805883 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550034805883 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550034805883 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550034805883 ""}
