###############################################################
#  Generated by:      Cadence Innovus 15.28-s017_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Mon Aug 28 16:33:38 2017
#  Design:            nnspc
#  Command:           defOut -floorplan -netlist -routing ../FINALDATA/last/nnspc_final.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN nnspc ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    NET TDRCNetAvoidChaining INTEGER ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 12.320 ;
    DESIGN FE_CORE_BOX_UR_X REAL 70.560 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 12.320 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 57.680 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 82880 70000 ) ;

ROW CORE_ROW_0 ams018Site 12320 12320 FS DO 104 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018Site 12320 17360 N DO 104 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018Site 12320 22400 FS DO 104 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018Site 12320 27440 N DO 104 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018Site 12320 32480 FS DO 104 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018Site 12320 37520 N DO 104 BY 1 STEP 560 0
 ;
ROW CORE_ROW_6 ams018Site 12320 42560 FS DO 104 BY 1 STEP 560 0
 ;
ROW CORE_ROW_7 ams018Site 12320 47600 N DO 104 BY 1 STEP 560 0
 ;
ROW CORE_ROW_8 ams018Site 12320 52640 FS DO 104 BY 1 STEP 560 0
 ;

TRACKS Y 280 DO 125 STEP 560 LAYER AM ;
TRACKS X 4760 DO 16 STEP 5040 LAYER AM ;
TRACKS X 280 DO 148 STEP 560 LAYER MT ;
TRACKS Y 280 DO 125 STEP 560 LAYER MT ;
TRACKS Y 280 DO 125 STEP 560 LAYER M4 ;
TRACKS X 280 DO 148 STEP 560 LAYER M4 ;
TRACKS X 280 DO 148 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 125 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 125 STEP 560 LAYER M2 ;
TRACKS X 280 DO 148 STEP 560 LAYER M2 ;
TRACKS X 280 DO 148 STEP 560 LAYER M1 ;
TRACKS Y 280 DO 125 STEP 560 LAYER M1 ;

GCELLGRID X -10 DO 2 STEP 8410 ;
GCELLGRID X 16800 DO 8 STEP 8400 ;
GCELLGRID X 82890 DO 1 STEP 7290 ;
GCELLGRID Y -10 DO 2 STEP 8410 ;
GCELLGRID Y 16800 DO 6 STEP 8400 ;
GCELLGRID Y 70010 DO 1 STEP 11210 ;

VIAS 18 ;
- M1_M2_1x2_HV_N
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 280
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 2 1
 + ORIGIN 0 280
 ;
- M1_M2_2x1_HV_E
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 ;
- M1_M2_1x2_HV_S
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 280
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 2 1
 + ORIGIN 0 -280
 ;
- M2_M3_2x1_M_EH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 + OFFSET 140 0 0 0
 ;
- M1_M2_2x1_HV_W
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 ;
- M1_M2_HV
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 0 0
 + ENCLOSURE -20 -20 0 0
 + ROWCOL 1 1
 ;
- M2_M3_2x1_VH_E
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 ;
- M2_M3_2x1_VH_W
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 ;
- M2_M3_2x1_M_WH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 + OFFSET -140 0 0 0
 ;
- M2_M3_1x2_M_SH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 280
 + ENCLOSURE 0 140 0 0
 + ROWCOL 2 1
 + ORIGIN 0 -280
 + OFFSET 0 -140 0 0
 ;
- M3_M4_2x1_M_EV
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN 280 0
 + OFFSET 140 0 0 0
 ;
- M3_M4_1x2_HV_N
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 0 280
 + ENCLOSURE 0 0 0 0
 + ROWCOL 2 1
 + ORIGIN 0 280
 ;
- M3_M4_2x1_M_WV
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 280 0
 + ENCLOSURE 140 0 0 0
 + ROWCOL 1 2
 + ORIGIN -280 0
 + OFFSET -140 0 0 0
 ;
- M2_M3_1x2_M_NH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 280
 + ENCLOSURE 0 140 0 0
 + ROWCOL 2 1
 + ORIGIN 0 280
 + OFFSET 0 140 0 0
 ;
- M2_M3_VH
 + VIARULE M2_M3
 + CUTSIZE 280 280
 + LAYERS M2 V2 M3
 + CUTSPACING 0 0
 + ENCLOSURE 0 0 0 0
 + ROWCOL 1 1
 ;
- M3_M4_1x2_M_SV
 + VIARULE M3_M4
 + CUTSIZE 280 280
 + LAYERS M3 V3 M4
 + CUTSPACING 0 280
 + ENCLOSURE 0 140 0 0
 + ROWCOL 2 1
 + ORIGIN 0 -280
 + OFFSET 0 -140 0 0
 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 180 60 180 60
 + ROWCOL 2 7
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 180 180 180 180
 + ROWCOL 7 7
 ;
END VIAS

COMPONENTS 86 ;
- g33 NOR2XL + PLACED ( 32480 32480 ) FS
 ;
- g34 NOR2XL + PLACED ( 35280 37520 ) N
 ;
- g140 NOR2XL + PLACED ( 30240 52640 ) S
 ;
- g144 NOR2XL + PLACED ( 25760 42560 ) S
 ;
- g141 INVXL + PLACED ( 29120 52640 ) FS
 ;
- g143 AO21X3 + PLACED ( 16800 37520 ) FN
 ;
- out_reg\[0\] DFCX1 + PLACED ( 12320 12320 ) FS + WEIGHT 1
 ;
- out_reg\[1\] DFCX1 + PLACED ( 29680 22400 ) S + WEIGHT 1
 ;
- out_reg\[2\] DFCX1 + PLACED ( 42560 17360 ) FN + WEIGHT 1
 ;
- out_reg\[3\] DFCX1 + PLACED ( 56000 27440 ) N + WEIGHT 1
 ;
- out_reg\[4\] DFCX1 + PLACED ( 57680 32480 ) FS + WEIGHT 1
 ;
- out_reg\[5\] DFCX1 + PLACED ( 57680 37520 ) N + WEIGHT 1
 ;
- out_reg\[6\] DFCX1 + PLACED ( 57120 42560 ) FS + WEIGHT 1
 ;
- out_reg\[7\] DFCX1 + PLACED ( 57680 47600 ) N + WEIGHT 1
 ;
- out_reg\[8\] DFCX1 + PLACED ( 57120 52640 ) FS + WEIGHT 1
 ;
- out_reg\[9\] DFCX1 + PLACED ( 28560 42560 ) FS + WEIGHT 1
 ;
- count_reg\[4\] DFCX1 + PLACED ( 29680 47600 ) FN + WEIGHT 1
 ;
- count_reg\[2\] DFCX1 + PLACED ( 12320 42560 ) FS + WEIGHT 1
 ;
- count_reg\[0\] DFCX1 + PLACED ( 12320 32480 ) FS + WEIGHT 1
 ;
- g147 OR2X3 + PLACED ( 20160 37520 ) FN
 ;
- g83 NAND3X1 + PLACED ( 34160 32480 ) FS
 ;
- RE_reg DFCX6 + PLACED ( 25200 12320 ) FS + WEIGHT 1
 ;
- DAC_reg\[0\] DFCX6 + PLACED ( 12320 17360 ) N + WEIGHT 1
 ;
- DAC_reg\[1\] DFCX6 + PLACED ( 27440 17360 ) N + WEIGHT 1
 ;
- DAC_reg\[2\] DFCX6 + PLACED ( 40320 12320 ) FS + WEIGHT 1
 ;
- DAC_reg\[3\] DFCX6 + PLACED ( 40880 27440 ) N + WEIGHT 1
 ;
- NSEL_reg\[0\] DFCX6 + PLACED ( 55440 17360 ) N + WEIGHT 1
 ;
- NSEL_reg\[1\] DFCX6 + PLACED ( 55440 12320 ) FS + WEIGHT 1
 ;
- NSEL_reg\[3\] DFCX6 + PLACED ( 42560 47600 ) N + WEIGHT 1
 ;
- NSEL_reg\[2\] DFCX6 + PLACED ( 42560 32480 ) FS + WEIGHT 1
 ;
- NSEL_reg\[4\] DFCX6 + PLACED ( 42560 37520 ) N + WEIGHT 1
 ;
- count_reg\[3\] DFPX3 + PLACED ( 12880 52640 ) FS + WEIGHT 1
 ;
- count_reg\[1\] DFPX3 + PLACED ( 14000 22400 ) FS + WEIGHT 1
 ;
- CTS_ccl_BUF_Clk_G0_L1_1 CLKBUFX6 + FIXED ( 31920 52640 ) S + WEIGHT 1
 ;
- g136 XOR2X1 + PLACED ( 35840 52640 ) FS
 ;
- g138 XOR2X1 + PLACED ( 19600 47600 ) FN
 ;
- g145 XOR2X1 + PLACED ( 21840 27440 ) FN
 ;
- g81 NOR2X6 + FIXED ( 41440 42560 ) FS + WEIGHT 1
 ;
- FE_OFC0_Resetn CLKBUFX2 + SOURCE TIMING + PLACED ( 41440 52640 ) FS
 ;
- FILLERCAP_impl0_1 FILLCAPX32 + SOURCE DIST + PLACED ( 42560 22400 ) S
 ;
- FILLERCAP_impl0_2 FILLCAPX16 + SOURCE DIST + PLACED ( 60480 22400 ) FS
 ;
- FILLERCAP_impl0_3 FILLCAPX8 + SOURCE DIST + PLACED ( 12320 27440 ) N
 ;
- FILLERCAP_impl0_4 FILLCAPX16 + SOURCE DIST + PLACED ( 26320 27440 ) N
 ;
- FILLERCAP_impl0_5 FILLCAPX8 + SOURCE DIST + PLACED ( 35280 27440 ) N
 ;
- FILLERCAP_impl0_6 FILLCAPX4 + SOURCE DIST + PLACED ( 12320 37520 ) N
 ;
- FILLERCAP_impl0_7 FILLCAPX4 + SOURCE DIST + PLACED ( 36960 37520 ) N
 ;
- FILLERCAP_impl0_8 FILLCAPX16 + SOURCE DIST + PLACED ( 45360 42560 ) FS
 ;
- FILLERCAP_impl0_9 FILLCAPX4 + SOURCE DIST + PLACED ( 12320 47600 ) N
 ;
- FILLERCAP_impl0_10 FILLCAPX8 + SOURCE DIST + PLACED ( 24080 47600 ) N
 ;
- FILLERCAP_impl0_11 FILLCAPX4 + SOURCE DIST + PLACED ( 52640 52640 ) S
 ;
- FILLER_impl0_1 FILLCELLX2 + SOURCE DIST + PLACED ( 12320 22400 ) FS
 ;
- FILLER_impl0_2 FILLCELLX1 + SOURCE DIST + PLACED ( 13440 22400 ) FS
 ;
- FILLER_impl0_3 FILLCELLX4 + SOURCE DIST + PLACED ( 26880 22400 ) FS
 ;
- FILLER_impl0_4 FILLCELLX1 + SOURCE DIST + PLACED ( 29120 22400 ) FS
 ;
- FILLER_impl0_5 FILLCELLX2 + SOURCE DIST + PLACED ( 69440 22400 ) FS
 ;
- FILLER_impl0_6 FILLCELLX8 + SOURCE DIST + PLACED ( 16800 27440 ) N
 ;
- FILLER_impl0_7 FILLCELLX1 + SOURCE DIST + PLACED ( 21280 27440 ) N
 ;
- FILLER_impl0_8 FILLCELLX2 + SOURCE DIST + PLACED ( 39760 27440 ) N
 ;
- FILLER_impl0_9 FILLCELLX2 + SOURCE DIST + PLACED ( 68880 27440 ) N
 ;
- FILLER_impl0_10 FILLCELLX1 + SOURCE DIST + PLACED ( 70000 27440 ) N
 ;
- FILLER_impl0_11 FILLCELLX8 + SOURCE DIST + PLACED ( 25200 32480 ) FS
 ;
- FILLER_impl0_12 FILLCELLX4 + SOURCE DIST + PLACED ( 29680 32480 ) FS
 ;
- FILLER_impl0_13 FILLCELLX1 + SOURCE DIST + PLACED ( 31920 32480 ) FS
 ;
- FILLER_impl0_14 FILLCELLX8 + SOURCE DIST + PLACED ( 36960 32480 ) FS
 ;
- FILLER_impl0_15 FILLCELLX2 + SOURCE DIST + PLACED ( 41440 32480 ) FS
 ;
- FILLER_impl0_16 FILLCELLX4 + SOURCE DIST + PLACED ( 14560 37520 ) N
 ;
- FILLER_impl0_17 FILLCELLX16 + SOURCE DIST + PLACED ( 22960 37520 ) N
 ;
- FILLER_impl0_18 FILLCELLX4 + SOURCE DIST + PLACED ( 31920 37520 ) N
 ;
- FILLER_impl0_19 FILLCELLX2 + SOURCE DIST + PLACED ( 34160 37520 ) N
 ;
- FILLER_impl0_20 FILLCELLX4 + SOURCE DIST + PLACED ( 39200 37520 ) N
 ;
- FILLER_impl0_21 FILLCELLX2 + SOURCE DIST + PLACED ( 41440 37520 ) N
 ;
- FILLER_impl0_22 FILLCELLX1 + SOURCE DIST + PLACED ( 25200 42560 ) FS
 ;
- FILLER_impl0_23 FILLCELLX2 + SOURCE DIST + PLACED ( 27440 42560 ) FS
 ;
- FILLER_impl0_24 FILLCELLX4 + SOURCE DIST + PLACED ( 54320 42560 ) FS
 ;
- FILLER_impl0_25 FILLCELLX1 + SOURCE DIST + PLACED ( 56560 42560 ) FS
 ;
- FILLER_impl0_26 FILLCELLX1 + SOURCE DIST + PLACED ( 70000 42560 ) FS
 ;
- FILLER_impl0_27 FILLCELLX8 + SOURCE DIST + PLACED ( 14560 47600 ) N
 ;
- FILLER_impl0_28 FILLCELLX1 + SOURCE DIST + PLACED ( 19040 47600 ) N
 ;
- FILLER_impl0_29 FILLCELLX2 + SOURCE DIST + PLACED ( 28560 47600 ) N
 ;
- FILLER_impl0_30 FILLCELLX1 + SOURCE DIST + PLACED ( 12320 52640 ) FS
 ;
- FILLER_impl0_31 FILLCELLX4 + SOURCE DIST + PLACED ( 25760 52640 ) FS
 ;
- FILLER_impl0_32 FILLCELLX2 + SOURCE DIST + PLACED ( 28000 52640 ) FS
 ;
- FILLER_impl0_33 FILLCELLX2 + SOURCE DIST + PLACED ( 40320 52640 ) FS
 ;
- FILLER_impl0_34 FILLCELLX16 + SOURCE DIST + PLACED ( 43680 52640 ) FS
 ;
- FILLER_impl0_35 FILLCELLX4 + SOURCE DIST + PLACED ( 54880 52640 ) FS
 ;
- FILLER_impl0_36 FILLCELLX1 + SOURCE DIST + PLACED ( 70000 52640 ) FS
 ;
END COMPONENTS

PINS 13 ;
- Cfg_in + NET Cfg_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 40600 70000 ) S ;
- Clk + NET Clk + DIRECTION INPUT + USE CLOCK
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 41160 70000 ) S ;
- Resetn + NET Resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 41720 70000 ) S ;
- NSEL[4] + NET NSEL[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 45080 0 ) N ;
- NSEL[3] + NET NSEL[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 43960 0 ) N ;
- NSEL[2] + NET NSEL[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 42840 0 ) N ;
- NSEL[1] + NET NSEL[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 41720 0 ) N ;
- NSEL[0] + NET NSEL[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 40600 0 ) N ;
- DAC[3] + NET DAC[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 39480 0 ) N ;
- DAC[2] + NET DAC[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 38360 0 ) N ;
- DAC[1] + NET DAC[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 37240 0 ) N ;
- DAC[0] + NET DAC[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 36120 0 ) N ;
- RE + NET RE + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 720 )
  + PLACED ( 46200 0 ) N ;
END PINS

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M2 4000 + SHAPE RING ( 79480 1200 ) ( * 68800 )
    NEW M2 4000 + SHAPE RING ( 3400 1200 ) ( * 68800 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 22400 ) ( 70560 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 32480 ) ( 70560 * )
    NEW M1 4000 + SHAPE RING ( 1400 3200 ) ( 81480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 12320 ) ( 70560 * )
    NEW M1 960 + SHAPE COREWIRE ( 1400 12320 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 1400 22400 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 1400 32480 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 32480 ) ( 81480 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 22400 ) ( 81480 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 12320 ) ( 81480 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 42560 ) ( 70560 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 52640 ) ( 70560 * )
    NEW M1 4000 + SHAPE RING ( 1400 66800 ) ( 81480 * )
    NEW M1 960 + SHAPE COREWIRE ( 1400 42560 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 1400 52640 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 52640 ) ( 81480 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 42560 ) ( 81480 * )
    NEW M2 0 + SHAPE RING ( 3400 3200 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 3400 12320 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 3400 22400 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 3400 32480 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 79480 3200 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 79480 12320 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 79480 22400 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 79480 32480 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 3400 66800 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 3400 42560 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 3400 52640 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 79480 66800 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 79480 42560 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 79480 52640 ) M1_M2_1
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M2 4000 + SHAPE RING ( 75080 5800 ) ( * 64200 )
    NEW M2 4000 + SHAPE RING ( 7800 5800 ) ( * 64200 )
    NEW M1 4000 + SHAPE RING ( 5800 7800 ) ( 77080 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 27440 ) ( 70560 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 17360 ) ( 70560 * )
    NEW M1 960 + SHAPE COREWIRE ( 5800 27440 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 5800 17360 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 27440 ) ( 77080 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 17360 ) ( 77080 * )
    NEW M1 4000 + SHAPE RING ( 5800 62200 ) ( 77080 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 57680 ) ( 70560 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 47600 ) ( 70560 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 12320 37520 ) ( 70560 * )
    NEW M1 960 + SHAPE COREWIRE ( 5800 57680 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 5800 47600 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 5800 37520 ) ( 12320 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 57680 ) ( 77080 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 47600 ) ( 77080 * )
    NEW M1 960 + SHAPE COREWIRE ( 70560 37520 ) ( 77080 * )
    NEW M2 0 + SHAPE COREWIRE ( 7800 17360 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 7800 27440 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 7800 7800 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 75080 7800 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 75080 17360 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 75080 27440 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 7800 47600 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 7800 57680 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 7800 62200 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 7800 37520 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 75080 62200 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 75080 37520 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 75080 47600 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 75080 57680 ) M1_M2_1
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 67 ;
- Cfg_in
  ( PIN Cfg_in ) ( out_reg\[9\] D )
  + ROUTED M2 ( 31080 45080 ) ( * 52360 )
    NEW M2 ( 31080 52360 ) ( 31640 * )
    NEW M2 ( 31640 52360 ) ( * 52920 )
    NEW M2 ( 31640 52920 ) ( 32200 * )
    NEW M2 ( 32200 52920 ) ( * 69160 ) M2_M3_2x1_M_EH
    NEW M3 ( 32200 69160 ) ( 40600 * 0 )
    NEW M2 ( 31080 45080 ) M1_M2_1x2_HV_S
 ;
- Clk
  ( PIN Clk ) ( g81 A ) ( CTS_ccl_BUF_Clk_G0_L1_1 A )
  + ROUTED M2 ( 35000 55160 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 35000 55160 ) ( 41160 * ) M2_M3_2x1_VH_E
    NEW M2 ( 41160 55160 ) ( * 69160 ) M2_M3_1x2_M_SH
    NEW M2 ( 44520 45080 ) ( * 55160 ) M2_M3_2x1_M_WH
    NEW M3 ( 41160 55160 ) ( 44520 * )
    NEW M3 ( 35000 55160 ) M2_M3_2x1_M_EH
    NEW M2 ( 35000 55160 ) M1_M2_2x1_HV_W
    NEW M2 ( 44520 45080 ) M1_M2_1x2_HV_N
  + USE CLOCK
  + WEIGHT 20
  + PROPERTY TDRCNetAvoidChaining 67108865
 ;
- Resetn
  ( PIN Resetn ) ( FE_OFC0_Resetn A )
  + ROUTED M2 ( 42280 55160 ) ( * 56840 )
    NEW M2 ( 42280 56840 ) ( 42840 * )
    NEW M2 ( 42840 56840 ) ( * 67480 )
    NEW M2 ( 42280 67480 ) ( 42840 * )
    NEW M2 ( 42280 67480 ) ( * 69160 ) M2_M3_2x1_VH_W
    NEW M3 ( 41720 69160 0 ) ( 42280 * )
    NEW M2 ( 42280 55160 ) M1_M2_1x2_HV_S
 ;
- NSEL[4]
  ( PIN NSEL[4] ) ( NSEL_reg\[4\] Q )
  + ROUTED M3 ( 45080 280 ) RECT ( -220 -280 220 440 )
    NEW M4 ( 45080 280 ) ( * 1960 )
    NEW M4 ( 45080 1960 ) ( 45640 * )
    NEW M4 ( 45640 1960 ) ( * 36120 )
    NEW M4 ( 45080 36120 ) ( 45640 * )
    NEW M4 ( 45080 36120 ) ( * 37800 ) M3_M4_2x1_M_EV
    NEW M3 ( 45080 37800 ) ( 55160 * ) M2_M3_2x1_M_WH
    NEW M2 ( 55160 37800 ) ( * 38920 ) M1_M2_1x2_HV_S
    NEW M4 ( 45080 280 ) M3_M4_1x2_HV_N
 ;
- NSEL[3]
  ( PIN NSEL[3] ) ( NSEL_reg\[3\] Q )
  + ROUTED M3 ( 43960 280 ) RECT ( -220 -280 220 440 )
    NEW M4 ( 43960 280 ) ( * 40040 )
    NEW M4 ( 43960 40040 ) ( 44520 * ) M3_M4_2x1_M_EV
    NEW M3 ( 44520 40040 ) ( 46200 * )
    NEW M3 ( 46200 39480 ) ( * 40040 )
    NEW M3 ( 46200 39480 ) ( 53480 * )
    NEW M3 ( 53480 39480 ) ( * 40040 )
    NEW M3 ( 53480 40040 ) ( 55160 * ) M2_M3_2x1_M_WH
    NEW M2 ( 55160 40040 ) ( * 41720 )
    NEW M2 ( 54600 41720 ) ( 55160 * )
    NEW M2 ( 54600 41720 ) ( * 47320 )
    NEW M2 ( 54600 47320 ) ( 55160 * )
    NEW M2 ( 55160 47320 ) ( * 49000 ) M1_M2_1x2_HV_S
    NEW M4 ( 43960 280 ) M3_M4_1x2_HV_N
 ;
- NSEL[2]
  ( PIN NSEL[2] ) ( NSEL_reg\[2\] Q )
  + ROUTED M2 ( 55160 35560 ) RECT ( -140 -140 140 980 )
    NEW M3 ( 42840 280 ) RECT ( -220 -280 220 440 )
    NEW M4 ( 42840 280 ) ( * 23240 )
    NEW M4 ( 42280 23240 ) ( 42840 * )
    NEW M4 ( 42280 23240 ) ( * 33880 )
    NEW M4 ( 42280 33880 ) ( 42840 * )
    NEW M4 ( 42840 33880 ) ( * 35560 ) M3_M4_2x1_M_EV
    NEW M3 ( 42840 35560 ) ( 55160 * ) M2_M3_2x1_M_WH
    NEW M4 ( 42840 280 ) M3_M4_1x2_HV_N
    NEW M2 ( 55160 35560 ) M1_M2_2x1_HV_E
 ;
- NSEL[1]
  ( PIN NSEL[1] ) ( NSEL_reg\[1\] Q )
  + ROUTED M3 ( 41720 360 0 ) ( * 1400 )
    NEW M3 ( 41720 1400 ) ( 47880 * )
    NEW M3 ( 47880 840 ) ( * 1400 )
    NEW M3 ( 47880 840 ) ( 53480 * )
    NEW M3 ( 53480 840 ) ( * 1400 )
    NEW M3 ( 53480 1400 ) ( 67480 * ) M2_M3_2x1_M_EH
    NEW M2 ( 67480 1400 ) ( 68040 * )
    NEW M2 ( 68040 1400 ) ( * 14840 ) M1_M2_2x1_HV_E
 ;
- NSEL[0]
  ( PIN NSEL[0] ) ( NSEL_reg\[0\] Q )
  + ROUTED M3 ( 40600 360 0 ) ( * 840 )
    NEW M3 ( 40600 840 ) ( 41160 * ) M3_M4_2x1_M_WV
    NEW M4 ( 41160 840 ) ( * 21560 ) M3_M4_2x1_M_EV
    NEW M3 ( 41160 21560 ) ( 68040 * ) M2_M3_2x1_VH_W
    NEW M2 ( 68040 19880 ) ( * 21560 )
    NEW M2 ( 68040 19880 ) M1_M2_2x1_HV_E
 ;
- DAC[3]
  ( PIN DAC[3] ) ( DAC_reg\[3\] Q )
  + ROUTED M2 ( 53480 28840 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 39480 280 ) RECT ( -220 -280 220 440 )
    NEW M4 ( 39480 280 ) ( * 28840 ) M3_M4_2x1_M_EV
    NEW M3 ( 39480 28840 ) ( 42840 * )
    NEW M3 ( 42840 28280 ) ( * 28840 )
    NEW M3 ( 42840 28280 ) ( 51800 * )
    NEW M3 ( 51800 28280 ) ( * 28840 )
    NEW M3 ( 51800 28840 ) ( 53480 * ) M2_M3_2x1_M_WH
    NEW M4 ( 39480 280 ) M3_M4_1x2_HV_N
    NEW M2 ( 53480 28840 ) M1_M2_1x2_HV_N
 ;
- DAC[2]
  ( PIN DAC[2] ) ( DAC_reg\[2\] Q )
  + ROUTED M3 ( 38360 360 0 ) ( * 1400 )
    NEW M3 ( 38360 1400 ) ( 41160 * )
    NEW M3 ( 41160 1400 ) ( * 3080 )
    NEW M3 ( 41160 3080 ) ( 49000 * )
    NEW M3 ( 49000 2520 ) ( * 3080 )
    NEW M3 ( 49000 2520 ) ( 52360 * ) M2_M3_2x1_M_EH
    NEW M2 ( 52360 2520 ) ( 52920 * )
    NEW M2 ( 52920 2520 ) ( * 14840 ) M1_M2_2x1_HV_E
 ;
- DAC[1]
  ( PIN DAC[1] ) ( DAC_reg\[1\] Q )
  + ROUTED M3 ( 37240 360 0 ) ( * 2520 )
    NEW M3 ( 37240 2520 ) ( 40040 * ) M2_M3_2x1_M_WH
    NEW M2 ( 40040 2520 ) ( * 18760 ) M1_M2_1x2_HV_S
 ;
- DAC[0]
  ( PIN DAC[0] ) ( DAC_reg\[0\] Q )
  + ROUTED M3 ( 36120 360 0 ) ( * 840 )
    NEW M3 ( 24920 840 ) ( 36120 * )
    NEW M2 ( 24920 840 ) ( * 18760 ) M1_M2_1x2_HV_S
    NEW M3 ( 24920 840 ) M2_M3_2x1_M_EH
 ;
- RE
  ( PIN RE ) ( RE_reg Q )
  + ROUTED M2 ( 37800 14840 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 46200 280 ) RECT ( -220 -280 220 440 )
    NEW M2 ( 46200 280 ) ( * 14840 ) M2_M3_2x1_M_WH
    NEW M3 ( 37800 14840 ) ( 46200 * )
    NEW M3 ( 46200 280 ) M2_M3_1x2_M_NH
    NEW M3 ( 37800 14840 ) M2_M3_2x1_M_EH
    NEW M2 ( 37800 14840 ) M1_M2_2x1_HV_E
 ;
- FE_OFN0_Resetn
  ( FE_OFC0_Resetn Q ) ( count_reg\[1\] SN ) ( count_reg\[3\] SN )
  ( NSEL_reg\[4\] RN ) ( NSEL_reg\[2\] RN ) ( NSEL_reg\[3\] RN )
  ( NSEL_reg\[1\] RN ) ( NSEL_reg\[0\] RN ) ( DAC_reg\[3\] RN )
  ( DAC_reg\[2\] RN ) ( DAC_reg\[1\] RN ) ( DAC_reg\[0\] RN ) ( RE_reg RN )
  ( count_reg\[0\] RN ) ( count_reg\[2\] RN ) ( count_reg\[4\] RN )
  ( out_reg\[9\] RN ) ( out_reg\[8\] RN ) ( out_reg\[7\] RN )
  ( out_reg\[6\] RN ) ( out_reg\[5\] RN ) ( out_reg\[4\] RN )
  ( out_reg\[3\] RN ) ( out_reg\[2\] RN ) ( out_reg\[1\] RN )
  ( out_reg\[0\] RN )
  + ROUTED M2 ( 32760 25480 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 50680 16520 ) ( * 25480 ) M2_M3_2x1_M_EH
    NEW M2 ( 65800 16520 ) ( * 18200 ) M1_M2_1x2_HV_N
    NEW M2 ( 65800 18200 ) ( * 25480 )
    NEW M1 ( 35560 16520 0 ) ( 36680 * ) M1_M2_2x1_HV_W
    NEW M2 ( 36680 16520 ) ( * 18200 )
    NEW M2 ( 36680 18200 ) ( 37800 * ) M1_M2_1x2_HV_N
    NEW M2 ( 37800 18200 ) ( * 25480 ) M2_M3_2x1_M_EH
    NEW M2 ( 22120 35560 ) ( 22680 * )
    NEW M2 ( 21560 51240 ) ( * 55720 ) M1_M2_HV
    NEW M2 ( 32760 49560 ) ( * 51240 ) M2_M3_2x1_VH_E
    NEW M2 ( 22120 15400 ) ( * 17640 )
    NEW M2 ( 22120 17640 ) ( 22680 * )
    NEW M2 ( 22680 17640 ) ( * 18200 ) M1_M2_1x2_HV_N
    NEW M2 ( 22680 18200 ) ( * 25480 ) M1_M2_HV
    NEW M2 ( 45080 25480 ) ( 45640 * )
    NEW M2 ( 45640 19320 ) ( * 25480 )
    NEW M2 ( 66920 35560 ) ( 67480 * ) M1_M2_HV
    NEW M2 ( 66920 39480 ) ( 67480 * ) M1_M2_HV
    NEW M2 ( 66920 49560 ) ( 67480 * ) M1_M2_HV
    NEW M3 ( 50680 25480 ) ( 65240 * ) M2_M3_2x1_M_EH
    NEW M2 ( 65240 25480 ) ( 65800 * )
    NEW M2 ( 65800 25480 ) ( * 29400 ) M1_M2_HV
    NEW M2 ( 65800 35560 ) ( 66920 * )
    NEW M2 ( 65800 29400 ) ( * 35560 )
    NEW M2 ( 66920 35560 ) ( * 39480 )
    NEW M2 ( 66920 39480 ) ( * 45640 ) M1_M2_HV
    NEW M2 ( 66920 45640 ) ( * 49560 )
    NEW M2 ( 66920 49560 ) ( * 55720 ) M1_M2_HV
    NEW M1 ( 42840 55160 0 ) ( 52920 * ) M1_M2_2x1_HV_W
    NEW M2 ( 52920 48440 ) ( * 55160 )
    NEW M2 ( 52920 38360 ) ( * 48440 ) M1_M2_1x2_HV_N
    NEW M2 ( 51240 36680 ) ( 52920 * ) M1_M2_2x1_HV_E
    NEW M2 ( 52920 36680 ) ( * 38360 ) M1_M2_1x2_HV_N
    NEW M2 ( 50680 28280 ) ( 51240 * ) M1_M2_1x2_HV_N
    NEW M2 ( 51240 28280 ) ( * 36680 )
    NEW M2 ( 50680 25480 ) ( * 28280 )
    NEW M3 ( 45080 25480 ) ( 50680 * )
    NEW M3 ( 37800 25480 ) ( 45080 * ) M2_M3_2x1_M_EH
    NEW M3 ( 22680 25480 ) ( 32760 * ) M2_M3_2x1_M_EH
    NEW M3 ( 32760 25480 ) ( 37800 * )
    NEW M2 ( 22680 25480 ) ( * 35560 )
    NEW M2 ( 22120 41160 ) ( * 45640 ) M1_M2_HV
    NEW M2 ( 22120 41160 ) ( 23240 * )
    NEW M2 ( 23240 35560 ) ( * 41160 )
    NEW M2 ( 22680 35560 ) ( 23240 * )
    NEW M2 ( 21560 45640 ) ( * 51240 ) M2_M3_2x1_M_EH
    NEW M2 ( 21560 45640 ) ( 22120 * )
    NEW M3 ( 21560 51240 ) ( 32760 * )
    NEW M2 ( 37800 45640 ) ( 38360 * ) M1_M2_HV
    NEW M2 ( 37800 45640 ) ( * 51240 ) M2_M3_2x1_VH_W
    NEW M3 ( 32760 51240 ) ( 37800 * )
    NEW M2 ( 50680 16520 ) M1_M2_2x1_HV_E
    NEW M2 ( 65800 16520 ) M1_M2_1x2_HV_S
    NEW M2 ( 22120 35560 ) M1_M2_HV
    NEW M2 ( 32760 49560 ) M1_M2_HV
    NEW M2 ( 22120 15400 ) M1_M2_HV
    NEW M2 ( 32760 25480 ) M1_M2_HV
    NEW M2 ( 45640 19320 ) M1_M2_HV
    NEW M3 ( 22680 25480 ) M2_M3_2x1_M_EH
 ;
- CTS_4
  ( CTS_ccl_BUF_Clk_G0_L1_1 Q ) ( count_reg\[1\] CP ) ( count_reg\[3\] CP )
  ( count_reg\[0\] CP ) ( count_reg\[2\] CP ) ( count_reg\[4\] CP )
  ( out_reg\[9\] CP ) ( out_reg\[8\] CP ) ( out_reg\[7\] CP )
  ( out_reg\[6\] CP ) ( out_reg\[5\] CP ) ( out_reg\[4\] CP )
  ( out_reg\[3\] CP ) ( out_reg\[2\] CP ) ( out_reg\[1\] CP )
  ( out_reg\[0\] CP )
  + ROUTED M2 ( 56280 45080 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 42280 50120 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 55160 19880 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 42280 24360 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 28840 45080 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 56280 50120 ) ( * 55160 ) M1_M2_2x1_HV_E
    NEW M1 ( 56280 55160 ) ( 57400 * 0 )
    NEW M1 ( 57400 50120 ) ( 57960 * 0 )
    NEW M2 ( 56280 45080 ) ( * 50120 )
    NEW M2 ( 56280 50120 ) ( 57400 * ) M1_M2_2x1_HV_E
    NEW M1 ( 56280 45080 ) ( 57400 * 0 )
    NEW M1 ( 57400 40040 ) ( 57960 * 0 )
    NEW M2 ( 57960 35000 ) ( * 38920 )
    NEW M2 ( 57400 38920 ) ( 57960 * )
    NEW M2 ( 57400 38920 ) ( * 40040 ) M1_M2_2x1_HV_E
    NEW M2 ( 56280 40040 ) ( 57400 * )
    NEW M3 ( 32760 45080 ) ( 56280 * ) M2_M3_2x1_M_WH
    NEW M2 ( 56280 29960 ) ( * 40040 )
    NEW M2 ( 56280 40040 ) ( * 45080 ) M1_M2_2x1_HV_E
    NEW M2 ( 42280 19880 ) ( * 24360 ) M2_M3_2x1_VH_W
    NEW M3 ( 42280 19880 ) ( 55160 * ) M2_M3_2x1_M_EH
    NEW M2 ( 42280 24360 ) ( * 24920 ) M1_M2_2x1_HV_E
    NEW M3 ( 12600 24360 ) ( 42280 * )
    NEW M2 ( 12600 14840 ) ( * 24360 ) M1_M2_2x1_HV_E
    NEW M3 ( 33880 50120 ) ( 42280 * ) M2_M3_2x1_M_WH
    NEW M2 ( 12600 45080 ) ( * 52920 )
    NEW M2 ( 12600 52920 ) ( 13160 * )
    NEW M2 ( 13160 52920 ) ( * 54600 ) M1_M2_2x1_HV_E
    NEW M1 ( 12600 24360 ) ( 14280 * 0 )
    NEW M2 ( 12600 24360 ) ( * 35000 ) M1_M2_2x1_HV_W
    NEW M2 ( 32760 45080 ) ( * 47320 )
    NEW M2 ( 32760 47320 ) ( 33880 * )
    NEW M2 ( 33880 47320 ) ( * 50120 ) M2_M3_2x1_M_EH
    NEW M2 ( 33880 50120 ) ( * 54600 ) M1_M2_1x2_HV_S
    NEW M3 ( 12600 45080 ) ( 28840 * ) M2_M3_2x1_M_WH
    NEW M3 ( 28840 45080 ) ( 32760 * ) M2_M3_2x1_VH_E
    NEW M2 ( 12600 35000 ) ( * 45080 ) M1_M2_2x1_HV_W
    NEW M2 ( 28840 45080 ) M1_M2_2x1_HV_W
    NEW M2 ( 57960 35000 ) M1_M2_2x1_HV_W
    NEW M2 ( 56280 29960 ) M1_M2_2x1_HV_W
    NEW M3 ( 42280 19880 ) M2_M3_2x1_M_EH
    NEW M2 ( 55160 19880 ) M1_M2_HV
    NEW M3 ( 12600 24360 ) M2_M3_2x1_M_EH
    NEW M2 ( 12600 14840 ) M1_M2_2x1_HV_W
    NEW M2 ( 42280 50120 ) M1_M2_HV
    NEW M3 ( 12600 45080 ) M2_M3_2x1_M_EH
  + USE CLOCK
  + WEIGHT 20
  + PROPERTY TDRCNetAvoidChaining 67108865
 ;
- count[4]
  ( g136 A ) ( count_reg\[4\] Q ) ( g34 A )
  + ROUTED M2 ( 32200 48440 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 36680 48440 ) ( * 55160 ) M1_M2_1x2_HV_S
    NEW M3 ( 32200 48440 ) ( 36680 * ) M2_M3_2x1_M_WH
    NEW M2 ( 36680 39480 ) ( * 48440 )
    NEW M3 ( 32200 48440 ) M2_M3_2x1_M_EH
    NEW M2 ( 32200 48440 ) M1_M2_2x1_HV_W
    NEW M2 ( 36680 39480 ) M1_M2_1x2_HV_N
 ;
- count[3]
  ( g138 A ) ( count_reg\[3\] Q ) ( g140 B ) ( g34 B )
  + ROUTED M2 ( 31640 55720 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 23800 52360 ) ( * 54600 ) M1_M2_1x2_HV_N
    NEW M2 ( 23240 52360 ) ( 23800 * )
    NEW M2 ( 23240 50120 ) ( * 52360 )
    NEW M3 ( 24360 55720 ) ( 29400 * ) M2_M3_VH
    NEW M2 ( 23800 55720 ) ( 24360 * ) M2_M3_2x1_M_EH
    NEW M2 ( 23800 54600 ) ( * 55720 )
    NEW M1 ( 29400 39480 ) ( 35560 * 0 )
    NEW M2 ( 29400 39480 ) ( * 55720 )
    NEW M3 ( 29400 55720 ) ( 31640 * ) M2_M3_VH
    NEW M2 ( 23240 50120 ) M1_M2_1x2_HV_N
    NEW M2 ( 31640 55720 ) M1_M2_HV
    NEW M2 ( 29400 39480 ) M1_M2_HV
 ;
- count[2]
  ( count_reg\[2\] Q ) ( g143 A2 ) ( g144 B ) ( g33 A )
  + ROUTED M2 ( 27160 46200 ) RECT ( -140 -420 140 140 )
    NEW M2 ( 22680 46760 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 19320 46760 ) ( 22680 * ) M2_M3_2x1_VH_E
    NEW M2 ( 19320 39480 ) ( * 46760 ) M2_M3_2x1_M_EH
    NEW M2 ( 27160 46200 ) ( * 46760 ) M2_M3_2x1_M_EH
    NEW M3 ( 22680 46760 ) ( 27160 * )
    NEW M2 ( 33880 35560 ) ( * 45640 ) M2_M3_1x2_M_NH
    NEW M3 ( 33880 45640 ) ( * 46760 )
    NEW M3 ( 27160 46760 ) ( 33880 * )
    NEW M2 ( 19320 39480 ) M1_M2_2x1_HV_E
    NEW M2 ( 27160 46200 ) M1_M2_1x2_HV_N
    NEW M2 ( 22680 46760 ) M1_M2_2x1_HV_E
    NEW M2 ( 33880 35560 ) M1_M2_1x2_HV_N
 ;
- count[1]
  ( g145 A ) ( count_reg\[1\] Q ) ( g147 A ) ( g33 B )
  + ROUTED M2 ( 25480 28840 ) ( * 29960 ) M1_M2_2x1_HV_W
    NEW M1 ( 22120 41160 ) ( 27160 * ) M1_M2_2x1_HV_W
    NEW M1 ( 22120 40040 0 ) ( * 41160 )
    NEW M2 ( 25480 28280 ) ( * 28840 )
    NEW M2 ( 24920 28280 ) ( 25480 * )
    NEW M2 ( 24920 25480 ) ( * 28280 )
    NEW M2 ( 27160 28840 ) ( * 36120 ) M1_M2_2x1_HV_E
    NEW M2 ( 25480 28840 ) ( 27160 * )
    NEW M1 ( 27160 36120 ) ( 32760 * 0 )
    NEW M2 ( 27160 36120 ) ( * 41160 )
    NEW M2 ( 24920 25480 ) M1_M2_1x2_HV_S
 ;
- count[0]
  ( g147 B ) ( count_reg\[0\] Q )
  + ROUTED M2 ( 21560 36680 ) ( * 40040 ) M1_M2_2x1_HV_W
    NEW M2 ( 21560 36680 ) ( 22680 * ) M1_M2_HV
 ;
- out[9]
  ( NSEL_reg\[4\] D ) ( out_reg\[9\] Q ) ( out_reg\[8\] D )
  + ROUTED M2 ( 45640 40040 ) ( * 41160 ) M2_M3_2x1_VH_E
    NEW M3 ( 39480 41160 ) ( 45640 * )
    NEW M2 ( 39480 41160 ) ( * 46760 ) M1_M2_2x1_HV_W
    NEW M2 ( 59640 52360 ) ( * 55160 ) M1_M2_1x2_HV_S
    NEW M2 ( 59080 52360 ) ( 59640 * )
    NEW M2 ( 59080 41160 ) ( * 52360 )
    NEW M3 ( 45640 41160 ) ( 59080 * ) M2_M3_2x1_M_WH
    NEW M2 ( 45640 40040 ) M1_M2_1x2_HV_N
    NEW M3 ( 39480 41160 ) M2_M3_2x1_VH_E
 ;
- out[8]
  ( NSEL_reg\[3\] D ) ( out_reg\[8\] Q ) ( out_reg\[7\] D )
  + ROUTED M3 ( 45640 51240 ) ( 60200 * ) M2_M3_2x1_M_EH
    NEW M2 ( 45640 50120 ) ( * 51240 ) M2_M3_2x1_M_EH
    NEW M2 ( 67480 51240 ) ( * 56840 ) M1_M2_2x1_HV_E
    NEW M2 ( 60200 50120 ) ( * 51240 )
    NEW M3 ( 60200 51240 ) ( 67480 * ) M2_M3_1x2_M_NH
    NEW M2 ( 45640 50120 ) M1_M2_1x2_HV_N
    NEW M2 ( 60200 50120 ) M1_M2_1x2_HV_N
 ;
- out[7]
  ( NSEL_reg\[2\] D ) ( out_reg\[7\] Q ) ( out_reg\[6\] D )
  + ROUTED M3 ( 57400 43960 ) ( 59640 * ) M2_M3_2x1_M_EH
    NEW M3 ( 48440 43400 ) ( 57400 * )
    NEW M3 ( 57400 43400 ) ( * 43960 )
    NEW M3 ( 48440 43400 ) ( * 43960 )
    NEW M3 ( 46760 43960 ) ( 48440 * )
    NEW M2 ( 46760 38920 ) ( * 43960 ) M2_M3_2x1_M_EH
    NEW M2 ( 45640 38920 ) ( 46760 * )
    NEW M2 ( 45640 35000 ) ( * 38920 )
    NEW M2 ( 68040 43960 ) ( * 48440 ) M1_M2_2x1_HV_E
    NEW M2 ( 59640 43960 ) ( * 45080 ) M1_M2_1x2_HV_S
    NEW M3 ( 59640 43960 ) ( 68040 * ) M2_M3_2x1_VH_W
    NEW M2 ( 45640 35000 ) M1_M2_1x2_HV_S
 ;
- out[6]
  ( NSEL_reg\[1\] D ) ( out_reg\[6\] Q ) ( out_reg\[5\] D )
  + ROUTED M2 ( 67480 46760 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 61320 38920 ) ( * 40040 )
    NEW M2 ( 61320 38920 ) ( 61880 * )
    NEW M2 ( 61880 18760 ) ( * 38920 )
    NEW M2 ( 61320 18760 ) ( 61880 * )
    NEW M2 ( 61320 14840 ) ( * 18760 )
    NEW M2 ( 58520 14840 ) ( 61320 * )
    NEW M2 ( 61320 46760 ) ( 61880 * ) M2_M3_2x1_M_EH
    NEW M3 ( 61880 46760 ) ( 67480 * ) M2_M3_1x2_M_NH
    NEW M2 ( 60200 40040 ) ( 61320 * )
    NEW M2 ( 61320 40040 ) ( * 46760 )
    NEW M2 ( 58520 14840 ) M1_M2_1x2_HV_S
    NEW M2 ( 67480 46760 ) M1_M2_HV
    NEW M2 ( 60200 40040 ) M1_M2_1x2_HV_N
 ;
- out[5]
  ( NSEL_reg\[0\] D ) ( out_reg\[5\] Q ) ( out_reg\[4\] D )
  + ROUTED M2 ( 68040 38360 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 60200 19880 ) ( * 35000 ) M1_M2_1x2_HV_S
    NEW M2 ( 58520 19880 ) ( 60200 * )
    NEW M3 ( 60200 38360 ) ( 68040 * ) M2_M3_2x1_VH_W
    NEW M2 ( 60200 35000 ) ( * 38360 ) M2_M3_2x1_M_EH
    NEW M2 ( 58520 19880 ) M1_M2_1x2_HV_N
    NEW M2 ( 68040 38360 ) M1_M2_2x1_HV_E
 ;
- out[4]
  ( DAC_reg\[3\] D ) ( out_reg\[4\] Q ) ( out_reg\[3\] D )
  + ROUTED M2 ( 43960 29960 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 58520 29960 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 43960 29960 ) ( 58520 * ) M2_M3_2x1_M_EH
    NEW M2 ( 68040 29960 ) ( * 36680 ) M1_M2_2x1_HV_E
    NEW M3 ( 58520 29960 ) ( 68040 * ) M2_M3_2x1_M_WH
    NEW M3 ( 43960 29960 ) M2_M3_2x1_M_EH
    NEW M2 ( 43960 29960 ) M1_M2_1x2_HV_N
    NEW M2 ( 58520 29960 ) M1_M2_1x2_HV_N
 ;
- out[3]
  ( DAC_reg\[2\] D ) ( out_reg\[3\] Q ) ( out_reg\[2\] D )
  + ROUTED M3 ( 43400 16520 ) ( 52920 * ) M2_M3_2x1_M_EH
    NEW M2 ( 43400 14840 ) ( * 16520 ) M2_M3_2x1_M_EH
    NEW M2 ( 66360 16520 ) ( * 18200 )
    NEW M2 ( 66360 18200 ) ( 66920 * )
    NEW M2 ( 66920 18200 ) ( * 26600 )
    NEW M2 ( 66360 26600 ) ( 66920 * )
    NEW M2 ( 66360 26600 ) ( * 28280 ) M1_M2_2x1_HV_E
    NEW M2 ( 52920 16520 ) ( * 19880 ) M1_M2_1x2_HV_N
    NEW M3 ( 52920 16520 ) ( 66360 * ) M2_M3_1x2_M_NH
    NEW M2 ( 43400 14840 ) M1_M2_1x2_HV_S
 ;
- out[2]
  ( DAC_reg\[1\] D ) ( out_reg\[2\] Q ) ( out_reg\[1\] D )
  + ROUTED M2 ( 45080 18200 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 30520 18200 ) ( 40040 * )
    NEW M2 ( 30520 18200 ) ( * 19880 ) M1_M2_1x2_HV_N
    NEW M3 ( 40040 18200 ) ( 45080 * ) M2_M3_2x1_M_WH
    NEW M2 ( 40040 19320 ) ( * 24920 ) M1_M2_1x2_HV_S
    NEW M3 ( 40040 18200 ) ( * 19320 ) M2_M3_1x2_M_NH
    NEW M3 ( 30520 18200 ) M2_M3_2x1_M_EH
    NEW M2 ( 45080 18200 ) M1_M2_2x1_HV_W
 ;
- out[1]
  ( DAC_reg\[0\] D ) ( out_reg\[1\] Q ) ( out_reg\[0\] D )
  + ROUTED M2 ( 32200 26600 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 15400 26600 ) ( 21560 * )
    NEW M3 ( 21560 26600 ) ( * 27160 )
    NEW M3 ( 21560 27160 ) ( 30520 * )
    NEW M3 ( 30520 26600 ) ( * 27160 )
    NEW M3 ( 30520 26600 ) ( 32200 * ) M2_M3_2x1_M_WH
    NEW M2 ( 14840 14840 ) ( * 17640 )
    NEW M2 ( 14840 17640 ) ( 15400 * )
    NEW M2 ( 15400 17640 ) ( * 19880 ) M1_M2_1x2_HV_N
    NEW M2 ( 15400 19880 ) ( * 26600 ) M2_M3_2x1_VH_E
    NEW M2 ( 32200 26600 ) M1_M2_2x1_HV_W
    NEW M2 ( 14840 14840 ) M1_M2_1x2_HV_S
 ;
- out[0]
  ( RE_reg D ) ( out_reg\[0\] Q )
  + ROUTED M2 ( 27160 14840 ) ( 28280 * ) M1_M2_1x2_HV_S
    NEW M3 ( 23240 14840 ) ( 27160 * ) M2_M3_2x1_M_EH
    NEW M2 ( 23240 14840 ) ( * 16520 ) M1_M2_2x1_HV_W
    NEW M3 ( 23240 14840 ) M2_M3_2x1_M_EH
 ;
- UNCONNECTED
  ( RE_reg QN )
 ;
- UNCONNECTED0
  ( DAC_reg\[0\] QN )
 ;
- UNCONNECTED1
  ( out_reg\[0\] QN )
 ;
- UNCONNECTED2
  ( DAC_reg\[1\] QN )
 ;
- UNCONNECTED3
  ( out_reg\[1\] QN )
 ;
- UNCONNECTED4
  ( DAC_reg\[2\] QN )
 ;
- UNCONNECTED5
  ( out_reg\[2\] QN )
 ;
- UNCONNECTED6
  ( DAC_reg\[3\] QN )
 ;
- UNCONNECTED7
  ( out_reg\[3\] QN )
 ;
- UNCONNECTED8
  ( NSEL_reg\[0\] QN )
 ;
- UNCONNECTED9
  ( out_reg\[4\] QN )
 ;
- UNCONNECTED10
  ( NSEL_reg\[1\] QN )
 ;
- UNCONNECTED11
  ( out_reg\[5\] QN )
 ;
- UNCONNECTED12
  ( NSEL_reg\[3\] QN )
 ;
- UNCONNECTED13
  ( NSEL_reg\[2\] QN )
 ;
- UNCONNECTED14
  ( NSEL_reg\[4\] QN )
 ;
- UNCONNECTED15
  ( out_reg\[6\] QN )
 ;
- UNCONNECTED16
  ( out_reg\[7\] QN )
 ;
- UNCONNECTED17
  ( out_reg\[8\] QN )
 ;
- UNCONNECTED18
  ( out_reg\[9\] QN )
 ;
- UNCONNECTED19
  ( count_reg\[4\] QN )
 ;
- UNCONNECTED20
  ( count_reg\[3\] QN )
 ;
- UNCONNECTED21
  ( count_reg\[2\] QN )
 ;
- UNCONNECTED22
  ( count_reg\[1\] QN )
 ;
- n_0
  ( g147 Q ) ( g143 A1 ) ( g144 A )
  + ROUTED M2 ( 20440 40600 ) RECT ( -140 -980 140 140 )
    NEW M1 ( 18760 40040 0 ) ( 20440 * 0 )
    NEW M2 ( 26040 40600 ) ( * 45640 ) M1_M2_1x2_HV_S
    NEW M3 ( 20440 40600 ) ( 26040 * ) M2_M3_2x1_M_WH
    NEW M3 ( 20440 40600 ) M2_M3_2x1_M_EH
    NEW M2 ( 20440 40600 ) M1_M2_1x2_HV_N
 ;
- n_1
  ( g145 Q ) ( count_reg\[1\] D )
  + ROUTED M2 ( 16520 25480 ) ( * 29960 ) M1_M2_2x1_HV_E
    NEW M1 ( 16520 29960 ) ( 23240 * 0 )
    NEW M2 ( 16520 25480 ) M1_M2_1x2_HV_S
 ;
- n_2
  ( g138 B ) ( g143 B1 ) ( g141 A ) ( g144 Q )
  + ROUTED M2 ( 26600 43400 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 22120 47880 ) ( 23800 * )
    NEW M2 ( 22120 47880 ) ( * 50120 ) M1_M2_HV
    NEW M1 ( 21560 50120 0 ) ( 22120 * )
    NEW M1 ( 26040 56280 ) ( 29400 * 0 )
    NEW M2 ( 26040 47880 ) ( * 56280 ) M1_M2_2x1_HV_E
    NEW M2 ( 23800 43400 ) ( * 47880 )
    NEW M2 ( 23800 47880 ) ( 26040 * )
    NEW M2 ( 18200 40040 ) ( * 43400 ) M2_M3_2x1_VH_E
    NEW M3 ( 18200 43400 ) ( 23800 * ) M2_M3_2x1_M_EH
    NEW M3 ( 23800 43400 ) ( 26600 * ) M2_M3_2x1_M_EH
    NEW M2 ( 26600 43400 ) M1_M2_1x2_HV_N
    NEW M2 ( 18200 40040 ) M1_M2_HV
 ;
- n_3
  ( count_reg\[2\] D ) ( g143 Q )
  + ROUTED M2 ( 14840 40600 ) ( * 45080 ) M1_M2_1x2_HV_S
    NEW M1 ( 14840 40600 ) ( 17080 * 0 )
    NEW M2 ( 14840 40600 ) M1_M2_2x1_HV_E
 ;
- n_4
  ( g141 Q ) ( g140 A )
  + ROUTED M1 ( 29960 55720 0 ) ( 30520 * 0 )
 ;
- n_5
  ( g136 B ) ( g140 Q )
  + ROUTED M2 ( 31080 54040 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 38360 54040 ) ( * 55160 ) M1_M2_2x1_HV_W
    NEW M3 ( 31080 54040 ) ( 38360 * ) M2_M3_2x1_M_WH
    NEW M3 ( 31080 54040 ) M2_M3_2x1_VH_E
    NEW M2 ( 31080 54040 ) M1_M2_2x1_HV_W
 ;
- n_6
  ( g138 Q ) ( count_reg\[3\] D )
  + ROUTED M2 ( 15400 50680 ) ( * 55720 ) M1_M2_1x2_HV_S
    NEW M1 ( 15400 50680 ) ( 21000 * 0 )
    NEW M2 ( 15400 50680 ) M1_M2_2x1_HV_E
 ;
- n_7
  ( g136 Q ) ( count_reg\[4\] D )
  + ROUTED M2 ( 40040 50120 ) ( * 54600 ) M1_M2_2x1_HV_W
    NEW M1 ( 38920 54600 0 ) ( 40040 * )
    NEW M2 ( 40040 50120 ) M1_M2_1x2_HV_N
 ;
- n_8
  ( g81 B ) ( g83 Q )
  + ROUTED M2 ( 41720 36120 ) ( * 45640 ) M1_M2_HV
    NEW M1 ( 36680 36120 0 ) ( 41720 * ) M1_M2_2x1_HV_W
 ;
- n_9
  ( g81 Q ) ( NSEL_reg\[4\] CP ) ( NSEL_reg\[2\] CP ) ( NSEL_reg\[3\] CP )
  ( NSEL_reg\[1\] CP ) ( NSEL_reg\[0\] CP ) ( DAC_reg\[3\] CP )
  ( DAC_reg\[2\] CP ) ( DAC_reg\[1\] CP ) ( DAC_reg\[0\] CP ) ( RE_reg CP )
  + ROUTED M2 ( 11480 20440 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 42840 51800 ) RECT ( -980 -140 140 140 )
    NEW M2 ( 27720 20440 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 26040 17640 ) ( * 20440 ) M2_M3_2x1_M_EH
    NEW M2 ( 25480 17640 ) ( 26040 * )
    NEW M2 ( 25480 14280 ) ( * 17640 )
    NEW M1 ( 40600 40600 ) ( 42840 * 0 )
    NEW M4 ( 42840 42840 ) ( * 51800 ) M3_M4_1x2_M_SV
    NEW M2 ( 42840 50680 ) ( * 51800 ) M2_M3_1x2_M_SH
    NEW M1 ( 41160 34440 ) ( 42840 * 0 )
    NEW M2 ( 54600 18200 ) ( * 22680 ) M2_M3_2x1_VH_E
    NEW M2 ( 54600 18200 ) ( 55720 * )
    NEW M2 ( 55720 14280 ) ( * 18200 )
    NEW M2 ( 55720 20440 ) ( * 22680 ) M2_M3_1x2_M_SH
    NEW M3 ( 41160 22680 ) ( 54600 * )
    NEW M3 ( 54600 22680 ) ( 55720 * )
    NEW M2 ( 41160 16520 ) ( * 20440 ) M2_M3_2x1_VH_W
    NEW M2 ( 40600 16520 ) ( 41160 * )
    NEW M2 ( 40600 14280 ) ( * 16520 )
    NEW M2 ( 43960 42840 ) ( * 44520 ) M1_M2_1x2_HV_N
    NEW M3 ( 40600 42840 ) ( 42840 * ) M3_M4_2x1_M_EV
    NEW M3 ( 42840 42840 ) ( 43960 * ) M2_M3_2x1_M_WH
    NEW M2 ( 40600 35560 ) ( 41160 * )
    NEW M2 ( 40600 35560 ) ( * 40600 ) M1_M2_2x1_HV_E
    NEW M2 ( 40600 40600 ) ( * 42840 ) M2_M3_2x1_VH_E
    NEW M2 ( 41160 34440 ) ( * 35560 )
    NEW M2 ( 41160 30520 ) ( * 34440 ) M1_M2_2x1_HV_E
    NEW M2 ( 41160 20440 ) ( * 22680 ) M2_M3_2x1_VH_E
    NEW M2 ( 41160 22680 ) ( * 30520 ) M1_M2_2x1_HV_E
    NEW M3 ( 27720 20440 ) ( 41160 * )
    NEW M3 ( 11480 20440 ) ( 26040 * )
    NEW M3 ( 26040 20440 ) ( 27720 * ) M2_M3_2x1_M_EH
    NEW M1 ( 11480 20440 ) ( 12600 * 0 )
    NEW M2 ( 25480 14280 ) M1_M2_2x1_HV_E
    NEW M2 ( 42840 50680 ) M1_M2_2x1_HV_E
    NEW M2 ( 55720 14280 ) M1_M2_2x1_HV_E
    NEW M2 ( 55720 20440 ) M1_M2_2x1_HV_E
    NEW M2 ( 40600 14280 ) M1_M2_2x1_HV_E
    NEW M2 ( 27720 20440 ) M1_M2_2x1_HV_E
    NEW M3 ( 11480 20440 ) M2_M3_2x1_VH_E
    NEW M2 ( 11480 20440 ) M1_M2_2x1_HV_E
  + USE CLOCK
  + WEIGHT 20
  + PROPERTY TDRCNetAvoidChaining 67108865
 ;
- n_10
  ( g145 B ) ( g83 C ) ( count_reg\[0\] QN ) ( count_reg\[0\] D )
  + ROUTED M2 ( 14840 35000 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 35000 34440 ) RECT ( -140 -980 140 140 )
    NEW M2 ( 24920 35000 ) RECT ( -140 -980 140 140 )
    NEW M3 ( 14840 35000 ) ( 24920 * ) M2_M3_2x1_M_EH
    NEW M2 ( 24920 32200 ) ( * 35000 ) M1_M2_1x2_HV_S
    NEW M2 ( 24360 32200 ) ( 24920 * )
    NEW M2 ( 24360 29960 ) ( * 32200 )
    NEW M1 ( 23800 29960 0 ) ( 24360 * ) M1_M2_2x1_HV_W
    NEW M3 ( 33320 34440 ) ( 35000 * ) M2_M3_2x1_M_WH
    NEW M3 ( 33320 34440 ) ( * 35000 )
    NEW M3 ( 24920 35000 ) ( 33320 * )
    NEW M3 ( 14840 35000 ) M2_M3_2x1_M_EH
    NEW M2 ( 14840 35000 ) M1_M2_1x2_HV_S
    NEW M2 ( 35000 34440 ) M1_M2_2x1_HV_W
 ;
- n_12
  ( g83 A ) ( g34 Q )
  + ROUTED M2 ( 36120 35000 ) ( * 40040 ) M1_M2_1x2_HV_N
    NEW M2 ( 36120 35000 ) M1_M2_1x2_HV_N
 ;
- n_13
  ( g83 B ) ( g33 Q )
  + ROUTED M2 ( 35000 36120 ) ( 35560 * ) M1_M2_1x2_HV_N
    NEW M2 ( 35000 35000 ) ( * 36120 )
    NEW M1 ( 33320 35000 0 ) ( 35000 * ) M1_M2_2x1_HV_W
 ;
END NETS

END DESIGN
