==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp' ...
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_app' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_raw' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_app' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_raw' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:19 . Memory (MB): peak = 348.586 ; gain = 0.020 ; free physical = 19290 ; free virtual = 107011
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 348.586 ; gain = 0.020 ; free physical = 19284 ; free virtual = 107009
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 349.062 ; gain = 0.496 ; free physical = 19258 ; free virtual = 106986
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'raw_to_app' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_raw' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:112) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 476.961 ; gain = 128.395 ; free physical = 19261 ; free virtual = 106989
INFO: [XFORM 203-1101] Packing variable 'to_app.V' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:154) into a 89-bit variable.
INFO: [XFORM 203-1101] Packing variable 'from_raw.V' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:155) into a 73-bit variable.
INFO: [XFORM 203-1101] Packing variable 'from_app.V' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:156) into a 89-bit variable.
INFO: [XFORM 203-1101] Packing variable 'to_raw.V' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:157) into a 73-bit variable.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'raw_to_app' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_raw' (/home/user/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:112) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'raw_bridge', detected/extracted 2 process function(s): 
	 'raw_to_app'
	 'app_to_raw'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 476.961 ; gain = 128.395 ; free physical = 19212 ; free virtual = 106947
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 476.961 ; gain = 128.395 ; free physical = 19209 ; free virtual = 106944
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'raw_bridge' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'raw_to_app'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'raw_to_app'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.25 seconds; current allocated memory: 106.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 106.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'app_to_raw'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'app_to_raw'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 106.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'raw_bridge'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 107.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'raw_to_app'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'raw_to_app'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'app_to_raw'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_last_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_keep_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'app_to_raw'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 108.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'raw_bridge'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/to_app_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/from_raw_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/from_app_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/to_raw_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'raw_bridge' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'raw_bridge'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 109.237 MB.
INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_app_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'from_app_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'from_raw_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_raw_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_raw_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_app_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'to_app_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_raw_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_raw_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_raw_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 476.961 ; gain = 128.395 ; free physical = 19199 ; free virtual = 106937
INFO: [SYSC 207-301] Generating SystemC RTL for raw_bridge.
INFO: [VHDL 208-304] Generating VHDL RTL for raw_bridge.
INFO: [VLOG 209-307] Generating Verilog RTL for raw_bridge.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_app_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'from_app_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'from_raw_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_raw_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_raw_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_app_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'to_app_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_raw_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_raw_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_raw_V.tkeep' is mapped to 'TKEEP' by default.
INFO: [HLS 200-112] Total elapsed time: 44.23 seconds; peak allocated memory: 109.237 MB.
