 
****************************************
Report : qor
Design : crs_decoder_72_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:10:53 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.55
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.62
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:       2288
  Leaf Cell Count:               5263
  Buf/Inv Cell Count:            1371
  Buf Cell Count:                 682
  Inv Cell Count:                 697
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4192
  Sequential Cell Count:         1071
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1633.431621
  Noncombinational Area:  1142.234440
  Buf/Inv Area:            395.071196
  Total Buffer Area:           257.43
  Total Inverter Area:         150.78
  Macro/Black Box Area:      0.000000
  Net Area:               3878.860165
  -----------------------------------
  Cell Area:              2775.666060
  Design Area:            6654.526225


  Design Rules
  -----------------------------------
  Total Number of Nets:          6441
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: net1580

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.61
  Logic Optimization:                 14.60
  Mapping Optimization:               33.17
  -----------------------------------------
  Overall Compile Time:               75.78
  Overall Compile Wall Clock Time:    77.74

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
