

================================================================
== Vitis HLS Report for 'compute_edge_embedding_and_message_passing'
================================================================
* Date:           Sat Apr 24 00:00:56 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5908|     5908|  59.080 us|  59.080 us|  5908|  5908|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                             |     1900|     1900|         1|          1|          1|  1900|       yes|
        |- VITIS_LOOP_158_1_VITIS_LOOP_162_2  |     4004|     4004|         6|          1|          1|  4000|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 4 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %message_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @edge_attr_0, void @edge_attr_1, void @edge_attr_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln156 = br void %memset.loop" [GIN_compute.cpp:156]   --->   Operation 15 'br' 'br_ln156' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = phi i11 0, void, i11 %empty_45, void %memset.loop.split"   --->   Operation 16 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.73ns)   --->   "%empty_45 = add i11 %empty, i11 1"   --->   Operation 17 'add' 'empty_45' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.61ns)   --->   "%exitcond2107 = icmp_eq  i11 %empty, i11 1900"   --->   Operation 19 'icmp' 'exitcond2107' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1900, i64 1900, i64 1900"   --->   Operation 20 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2107, void %memset.loop.split, void %split.preheader.preheader"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast1 = zext i11 %empty"   --->   Operation 22 'zext' 'p_cast1' <Predicate = (!exitcond2107)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%message_V_addr = getelementptr i28 %message_V, i64 0, i64 %p_cast1"   --->   Operation 23 'getelementptr' 'message_V_addr' <Predicate = (!exitcond2107)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.86ns)   --->   "%store_ln0 = store i28 0, i15 %message_V_addr"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond2107)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20000> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!exitcond2107)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln158 = br void %split.preheader" [GIN_compute.cpp:158]   --->   Operation 26 'br' 'br_ln158' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 %add_ln158_1, void %split, i12 0, void %split.preheader.preheader" [GIN_compute.cpp:158]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%e = phi i6 %select_ln158_4, void %split, i6 0, void %split.preheader.preheader" [GIN_compute.cpp:158]   --->   Operation 28 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%dim = phi i7 %add_ln162, void %split, i7 0, void %split.preheader.preheader"   --->   Operation 29 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.74ns)   --->   "%add_ln158_1 = add i12 %indvar_flatten, i12 1" [GIN_compute.cpp:158]   --->   Operation 30 'add' 'add_ln158_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %e, i1 0" [GIN_compute.cpp:159]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.62ns)   --->   "%icmp_ln158 = icmp_eq  i12 %indvar_flatten, i12 4000" [GIN_compute.cpp:158]   --->   Operation 32 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %split, void" [GIN_compute.cpp:158]   --->   Operation 33 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln158 = add i6 %e, i6 1" [GIN_compute.cpp:158]   --->   Operation 34 'add' 'add_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.59ns)   --->   "%icmp_ln162 = icmp_eq  i7 %dim, i7 100" [GIN_compute.cpp:162]   --->   Operation 35 'icmp' 'icmp_ln162' <Predicate = (!icmp_ln158)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.30ns)   --->   "%select_ln158 = select i1 %icmp_ln162, i7 0, i7 %dim" [GIN_compute.cpp:158]   --->   Operation 36 'select' 'select_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln159_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln158, i1 0" [GIN_compute.cpp:159]   --->   Operation 37 'bitconcatenate' 'shl_ln159_mid1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.30ns)   --->   "%select_ln158_1 = select i1 %icmp_ln162, i7 %shl_ln159_mid1, i7 %shl_ln" [GIN_compute.cpp:158]   --->   Operation 38 'select' 'select_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln158 = or i7 %select_ln158_1, i7 1" [GIN_compute.cpp:158]   --->   Operation 39 'or' 'or_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %or_ln158" [GIN_compute.cpp:158]   --->   Operation 40 'zext' 'zext_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%edge_list_addr_2 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln158" [GIN_compute.cpp:160]   --->   Operation 41 'getelementptr' 'edge_list_addr_2' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_2" [GIN_compute.cpp:158]   --->   Operation 42 'load' 'edge_list_load_1' <Predicate = (!icmp_ln158)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 43 [1/1] (0.29ns)   --->   "%select_ln158_4 = select i1 %icmp_ln162, i6 %add_ln158, i6 %e" [GIN_compute.cpp:158]   --->   Operation 43 'select' 'select_ln158_4' <Predicate = (!icmp_ln158)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln162 = add i7 %select_ln158, i7 1" [GIN_compute.cpp:162]   --->   Operation 44 'add' 'add_ln162' <Predicate = (!icmp_ln158)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 45 [1/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_2" [GIN_compute.cpp:158]   --->   Operation 45 'load' 'edge_list_load_1' <Predicate = (!icmp_ln158)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %edge_list_load_1"   --->   Operation 46 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_5 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln703_18)   --->   "%mul_ln703 = mul i15 %trunc_ln703, i15 100"   --->   Operation 47 'mul' 'mul_ln703' <Predicate = (!icmp_ln158)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node add_ln703_18)   --->   "%mul_ln703 = mul i15 %trunc_ln703, i15 100"   --->   Operation 48 'mul' 'mul_ln703' <Predicate = (!icmp_ln158)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i7 %shl_ln" [GIN_compute.cpp:159]   --->   Operation 49 'zext' 'zext_ln159' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln159" [GIN_compute.cpp:159]   --->   Operation 50 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 51 [2/2] (1.20ns)   --->   "%u = load i10 %edge_list_addr" [GIN_compute.cpp:159]   --->   Operation 51 'load' 'u' <Predicate = (!icmp_ln162)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i7 %shl_ln159_mid1" [GIN_compute.cpp:159]   --->   Operation 52 'zext' 'zext_ln159_1' <Predicate = (!icmp_ln158 & icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln159_1" [GIN_compute.cpp:159]   --->   Operation 53 'getelementptr' 'edge_list_addr_1' <Predicate = (!icmp_ln158 & icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 54 [2/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr_1" [GIN_compute.cpp:159]   --->   Operation 54 'load' 'edge_list_load' <Predicate = (!icmp_ln158 & icmp_ln162)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln703_18)   --->   "%mul_ln703 = mul i15 %trunc_ln703, i15 100"   --->   Operation 55 'mul' 'mul_ln703' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i7 %select_ln158"   --->   Operation 56 'zext' 'zext_ln703' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_18 = add i15 %mul_ln703, i15 %zext_ln703"   --->   Operation 57 'add' 'add_ln703_18' <Predicate = (!icmp_ln158)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 58 [1/2] (1.20ns)   --->   "%u = load i10 %edge_list_addr" [GIN_compute.cpp:159]   --->   Operation 58 'load' 'u' <Predicate = (!icmp_ln162)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 59 [1/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr_1" [GIN_compute.cpp:159]   --->   Operation 59 'load' 'edge_list_load' <Predicate = (!icmp_ln158 & icmp_ln162)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i32 %edge_list_load" [GIN_compute.cpp:158]   --->   Operation 60 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln158 & icmp_ln162)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = trunc i32 %u" [GIN_compute.cpp:158]   --->   Operation 61 'trunc' 'trunc_ln158_1' <Predicate = (!icmp_ln158 & !icmp_ln162)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.30ns)   --->   "%select_ln158_3 = select i1 %icmp_ln162, i8 %trunc_ln158, i8 %trunc_ln158_1" [GIN_compute.cpp:158]   --->   Operation 62 'select' 'select_ln158_3' <Predicate = (!icmp_ln158)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i8 %select_ln158_3" [GIN_compute.cpp:158]   --->   Operation 63 'zext' 'zext_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%node_embedding_V_0_addr = getelementptr i28 %node_embedding_V_0, i64 0, i64 %zext_ln158_1"   --->   Operation 64 'getelementptr' 'node_embedding_V_0_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (1.19ns)   --->   "%node_embedding_V_0_load = load i8 %node_embedding_V_0_addr" [GIN_compute.cpp:158]   --->   Operation 65 'load' 'node_embedding_V_0_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%node_embedding_V_1_addr = getelementptr i28 %node_embedding_V_1, i64 0, i64 %zext_ln158_1"   --->   Operation 66 'getelementptr' 'node_embedding_V_1_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 67 [2/2] (1.19ns)   --->   "%node_embedding_V_1_load = load i8 %node_embedding_V_1_addr" [GIN_compute.cpp:158]   --->   Operation 67 'load' 'node_embedding_V_1_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%node_embedding_V_2_addr = getelementptr i28 %node_embedding_V_2, i64 0, i64 %zext_ln158_1"   --->   Operation 68 'getelementptr' 'node_embedding_V_2_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (1.19ns)   --->   "%node_embedding_V_2_load = load i8 %node_embedding_V_2_addr" [GIN_compute.cpp:158]   --->   Operation 69 'load' 'node_embedding_V_2_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%node_embedding_V_3_addr = getelementptr i28 %node_embedding_V_3, i64 0, i64 %zext_ln158_1"   --->   Operation 70 'getelementptr' 'node_embedding_V_3_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (1.19ns)   --->   "%node_embedding_V_3_load = load i8 %node_embedding_V_3_addr" [GIN_compute.cpp:158]   --->   Operation 71 'load' 'node_embedding_V_3_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%node_embedding_V_4_addr = getelementptr i28 %node_embedding_V_4, i64 0, i64 %zext_ln158_1"   --->   Operation 72 'getelementptr' 'node_embedding_V_4_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (1.19ns)   --->   "%node_embedding_V_4_load = load i8 %node_embedding_V_4_addr" [GIN_compute.cpp:158]   --->   Operation 73 'load' 'node_embedding_V_4_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%node_embedding_V_5_addr = getelementptr i28 %node_embedding_V_5, i64 0, i64 %zext_ln158_1"   --->   Operation 74 'getelementptr' 'node_embedding_V_5_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (1.19ns)   --->   "%node_embedding_V_5_load = load i8 %node_embedding_V_5_addr" [GIN_compute.cpp:158]   --->   Operation 75 'load' 'node_embedding_V_5_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%node_embedding_V_6_addr = getelementptr i28 %node_embedding_V_6, i64 0, i64 %zext_ln158_1"   --->   Operation 76 'getelementptr' 'node_embedding_V_6_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (1.19ns)   --->   "%node_embedding_V_6_load = load i8 %node_embedding_V_6_addr" [GIN_compute.cpp:158]   --->   Operation 77 'load' 'node_embedding_V_6_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%node_embedding_V_7_addr = getelementptr i28 %node_embedding_V_7, i64 0, i64 %zext_ln158_1"   --->   Operation 78 'getelementptr' 'node_embedding_V_7_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (1.19ns)   --->   "%node_embedding_V_7_load = load i8 %node_embedding_V_7_addr" [GIN_compute.cpp:158]   --->   Operation 79 'load' 'node_embedding_V_7_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%node_embedding_V_8_addr = getelementptr i28 %node_embedding_V_8, i64 0, i64 %zext_ln158_1"   --->   Operation 80 'getelementptr' 'node_embedding_V_8_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (1.19ns)   --->   "%node_embedding_V_8_load = load i8 %node_embedding_V_8_addr" [GIN_compute.cpp:158]   --->   Operation 81 'load' 'node_embedding_V_8_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%node_embedding_V_9_addr = getelementptr i28 %node_embedding_V_9, i64 0, i64 %zext_ln158_1"   --->   Operation 82 'getelementptr' 'node_embedding_V_9_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (1.19ns)   --->   "%node_embedding_V_9_load = load i8 %node_embedding_V_9_addr" [GIN_compute.cpp:158]   --->   Operation 83 'load' 'node_embedding_V_9_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%node_embedding_V_10_addr = getelementptr i28 %node_embedding_V_10, i64 0, i64 %zext_ln158_1"   --->   Operation 84 'getelementptr' 'node_embedding_V_10_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (1.19ns)   --->   "%node_embedding_V_10_load = load i8 %node_embedding_V_10_addr" [GIN_compute.cpp:158]   --->   Operation 85 'load' 'node_embedding_V_10_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%node_embedding_V_11_addr = getelementptr i28 %node_embedding_V_11, i64 0, i64 %zext_ln158_1"   --->   Operation 86 'getelementptr' 'node_embedding_V_11_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 87 [2/2] (1.19ns)   --->   "%node_embedding_V_11_load = load i8 %node_embedding_V_11_addr" [GIN_compute.cpp:158]   --->   Operation 87 'load' 'node_embedding_V_11_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%node_embedding_V_12_addr = getelementptr i28 %node_embedding_V_12, i64 0, i64 %zext_ln158_1"   --->   Operation 88 'getelementptr' 'node_embedding_V_12_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (1.19ns)   --->   "%node_embedding_V_12_load = load i8 %node_embedding_V_12_addr" [GIN_compute.cpp:158]   --->   Operation 89 'load' 'node_embedding_V_12_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%node_embedding_V_13_addr = getelementptr i28 %node_embedding_V_13, i64 0, i64 %zext_ln158_1"   --->   Operation 90 'getelementptr' 'node_embedding_V_13_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (1.19ns)   --->   "%node_embedding_V_13_load = load i8 %node_embedding_V_13_addr" [GIN_compute.cpp:158]   --->   Operation 91 'load' 'node_embedding_V_13_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%node_embedding_V_14_addr = getelementptr i28 %node_embedding_V_14, i64 0, i64 %zext_ln158_1"   --->   Operation 92 'getelementptr' 'node_embedding_V_14_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (1.19ns)   --->   "%node_embedding_V_14_load = load i8 %node_embedding_V_14_addr" [GIN_compute.cpp:158]   --->   Operation 93 'load' 'node_embedding_V_14_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%node_embedding_V_15_addr = getelementptr i28 %node_embedding_V_15, i64 0, i64 %zext_ln158_1"   --->   Operation 94 'getelementptr' 'node_embedding_V_15_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (1.19ns)   --->   "%node_embedding_V_15_load = load i8 %node_embedding_V_15_addr" [GIN_compute.cpp:158]   --->   Operation 95 'load' 'node_embedding_V_15_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%node_embedding_V_16_addr = getelementptr i28 %node_embedding_V_16, i64 0, i64 %zext_ln158_1"   --->   Operation 96 'getelementptr' 'node_embedding_V_16_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 97 [2/2] (1.19ns)   --->   "%node_embedding_V_16_load = load i8 %node_embedding_V_16_addr" [GIN_compute.cpp:158]   --->   Operation 97 'load' 'node_embedding_V_16_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%node_embedding_V_17_addr = getelementptr i28 %node_embedding_V_17, i64 0, i64 %zext_ln158_1"   --->   Operation 98 'getelementptr' 'node_embedding_V_17_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (1.19ns)   --->   "%node_embedding_V_17_load = load i8 %node_embedding_V_17_addr" [GIN_compute.cpp:158]   --->   Operation 99 'load' 'node_embedding_V_17_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%node_embedding_V_18_addr = getelementptr i28 %node_embedding_V_18, i64 0, i64 %zext_ln158_1"   --->   Operation 100 'getelementptr' 'node_embedding_V_18_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (1.19ns)   --->   "%node_embedding_V_18_load = load i8 %node_embedding_V_18_addr" [GIN_compute.cpp:158]   --->   Operation 101 'load' 'node_embedding_V_18_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%node_embedding_V_19_addr = getelementptr i28 %node_embedding_V_19, i64 0, i64 %zext_ln158_1"   --->   Operation 102 'getelementptr' 'node_embedding_V_19_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (1.19ns)   --->   "%node_embedding_V_19_load = load i8 %node_embedding_V_19_addr" [GIN_compute.cpp:158]   --->   Operation 103 'load' 'node_embedding_V_19_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%node_embedding_V_20_addr = getelementptr i28 %node_embedding_V_20, i64 0, i64 %zext_ln158_1"   --->   Operation 104 'getelementptr' 'node_embedding_V_20_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (1.19ns)   --->   "%node_embedding_V_20_load = load i8 %node_embedding_V_20_addr" [GIN_compute.cpp:158]   --->   Operation 105 'load' 'node_embedding_V_20_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%node_embedding_V_21_addr = getelementptr i28 %node_embedding_V_21, i64 0, i64 %zext_ln158_1"   --->   Operation 106 'getelementptr' 'node_embedding_V_21_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (1.19ns)   --->   "%node_embedding_V_21_load = load i8 %node_embedding_V_21_addr" [GIN_compute.cpp:158]   --->   Operation 107 'load' 'node_embedding_V_21_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%node_embedding_V_22_addr = getelementptr i28 %node_embedding_V_22, i64 0, i64 %zext_ln158_1"   --->   Operation 108 'getelementptr' 'node_embedding_V_22_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (1.19ns)   --->   "%node_embedding_V_22_load = load i8 %node_embedding_V_22_addr" [GIN_compute.cpp:158]   --->   Operation 109 'load' 'node_embedding_V_22_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%node_embedding_V_23_addr = getelementptr i28 %node_embedding_V_23, i64 0, i64 %zext_ln158_1"   --->   Operation 110 'getelementptr' 'node_embedding_V_23_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (1.19ns)   --->   "%node_embedding_V_23_load = load i8 %node_embedding_V_23_addr" [GIN_compute.cpp:158]   --->   Operation 111 'load' 'node_embedding_V_23_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%node_embedding_V_24_addr = getelementptr i28 %node_embedding_V_24, i64 0, i64 %zext_ln158_1"   --->   Operation 112 'getelementptr' 'node_embedding_V_24_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (1.19ns)   --->   "%node_embedding_V_24_load = load i8 %node_embedding_V_24_addr" [GIN_compute.cpp:158]   --->   Operation 113 'load' 'node_embedding_V_24_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%node_embedding_V_25_addr = getelementptr i28 %node_embedding_V_25, i64 0, i64 %zext_ln158_1"   --->   Operation 114 'getelementptr' 'node_embedding_V_25_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (1.19ns)   --->   "%node_embedding_V_25_load = load i8 %node_embedding_V_25_addr" [GIN_compute.cpp:158]   --->   Operation 115 'load' 'node_embedding_V_25_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%node_embedding_V_26_addr = getelementptr i28 %node_embedding_V_26, i64 0, i64 %zext_ln158_1"   --->   Operation 116 'getelementptr' 'node_embedding_V_26_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (1.19ns)   --->   "%node_embedding_V_26_load = load i8 %node_embedding_V_26_addr" [GIN_compute.cpp:158]   --->   Operation 117 'load' 'node_embedding_V_26_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%node_embedding_V_27_addr = getelementptr i28 %node_embedding_V_27, i64 0, i64 %zext_ln158_1"   --->   Operation 118 'getelementptr' 'node_embedding_V_27_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (1.19ns)   --->   "%node_embedding_V_27_load = load i8 %node_embedding_V_27_addr" [GIN_compute.cpp:158]   --->   Operation 119 'load' 'node_embedding_V_27_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%node_embedding_V_28_addr = getelementptr i28 %node_embedding_V_28, i64 0, i64 %zext_ln158_1"   --->   Operation 120 'getelementptr' 'node_embedding_V_28_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (1.19ns)   --->   "%node_embedding_V_28_load = load i8 %node_embedding_V_28_addr" [GIN_compute.cpp:158]   --->   Operation 121 'load' 'node_embedding_V_28_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%node_embedding_V_29_addr = getelementptr i28 %node_embedding_V_29, i64 0, i64 %zext_ln158_1"   --->   Operation 122 'getelementptr' 'node_embedding_V_29_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 123 [2/2] (1.19ns)   --->   "%node_embedding_V_29_load = load i8 %node_embedding_V_29_addr" [GIN_compute.cpp:158]   --->   Operation 123 'load' 'node_embedding_V_29_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%node_embedding_V_30_addr = getelementptr i28 %node_embedding_V_30, i64 0, i64 %zext_ln158_1"   --->   Operation 124 'getelementptr' 'node_embedding_V_30_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 125 [2/2] (1.19ns)   --->   "%node_embedding_V_30_load = load i8 %node_embedding_V_30_addr" [GIN_compute.cpp:158]   --->   Operation 125 'load' 'node_embedding_V_30_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%node_embedding_V_31_addr = getelementptr i28 %node_embedding_V_31, i64 0, i64 %zext_ln158_1"   --->   Operation 126 'getelementptr' 'node_embedding_V_31_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 127 [2/2] (1.19ns)   --->   "%node_embedding_V_31_load = load i8 %node_embedding_V_31_addr" [GIN_compute.cpp:158]   --->   Operation 127 'load' 'node_embedding_V_31_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%node_embedding_V_32_addr = getelementptr i28 %node_embedding_V_32, i64 0, i64 %zext_ln158_1"   --->   Operation 128 'getelementptr' 'node_embedding_V_32_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (1.19ns)   --->   "%node_embedding_V_32_load = load i8 %node_embedding_V_32_addr" [GIN_compute.cpp:158]   --->   Operation 129 'load' 'node_embedding_V_32_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%node_embedding_V_33_addr = getelementptr i28 %node_embedding_V_33, i64 0, i64 %zext_ln158_1"   --->   Operation 130 'getelementptr' 'node_embedding_V_33_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 131 [2/2] (1.19ns)   --->   "%node_embedding_V_33_load = load i8 %node_embedding_V_33_addr" [GIN_compute.cpp:158]   --->   Operation 131 'load' 'node_embedding_V_33_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%node_embedding_V_34_addr = getelementptr i28 %node_embedding_V_34, i64 0, i64 %zext_ln158_1"   --->   Operation 132 'getelementptr' 'node_embedding_V_34_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 133 [2/2] (1.19ns)   --->   "%node_embedding_V_34_load = load i8 %node_embedding_V_34_addr" [GIN_compute.cpp:158]   --->   Operation 133 'load' 'node_embedding_V_34_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%node_embedding_V_35_addr = getelementptr i28 %node_embedding_V_35, i64 0, i64 %zext_ln158_1"   --->   Operation 134 'getelementptr' 'node_embedding_V_35_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (1.19ns)   --->   "%node_embedding_V_35_load = load i8 %node_embedding_V_35_addr" [GIN_compute.cpp:158]   --->   Operation 135 'load' 'node_embedding_V_35_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%node_embedding_V_36_addr = getelementptr i28 %node_embedding_V_36, i64 0, i64 %zext_ln158_1"   --->   Operation 136 'getelementptr' 'node_embedding_V_36_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (1.19ns)   --->   "%node_embedding_V_36_load = load i8 %node_embedding_V_36_addr" [GIN_compute.cpp:158]   --->   Operation 137 'load' 'node_embedding_V_36_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%node_embedding_V_37_addr = getelementptr i28 %node_embedding_V_37, i64 0, i64 %zext_ln158_1"   --->   Operation 138 'getelementptr' 'node_embedding_V_37_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (1.19ns)   --->   "%node_embedding_V_37_load = load i8 %node_embedding_V_37_addr" [GIN_compute.cpp:158]   --->   Operation 139 'load' 'node_embedding_V_37_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%node_embedding_V_38_addr = getelementptr i28 %node_embedding_V_38, i64 0, i64 %zext_ln158_1"   --->   Operation 140 'getelementptr' 'node_embedding_V_38_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 141 [2/2] (1.19ns)   --->   "%node_embedding_V_38_load = load i8 %node_embedding_V_38_addr" [GIN_compute.cpp:158]   --->   Operation 141 'load' 'node_embedding_V_38_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%node_embedding_V_39_addr = getelementptr i28 %node_embedding_V_39, i64 0, i64 %zext_ln158_1"   --->   Operation 142 'getelementptr' 'node_embedding_V_39_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (1.19ns)   --->   "%node_embedding_V_39_load = load i8 %node_embedding_V_39_addr" [GIN_compute.cpp:158]   --->   Operation 143 'load' 'node_embedding_V_39_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%node_embedding_V_40_addr = getelementptr i28 %node_embedding_V_40, i64 0, i64 %zext_ln158_1"   --->   Operation 144 'getelementptr' 'node_embedding_V_40_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 145 [2/2] (1.19ns)   --->   "%node_embedding_V_40_load = load i8 %node_embedding_V_40_addr" [GIN_compute.cpp:158]   --->   Operation 145 'load' 'node_embedding_V_40_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%node_embedding_V_41_addr = getelementptr i28 %node_embedding_V_41, i64 0, i64 %zext_ln158_1"   --->   Operation 146 'getelementptr' 'node_embedding_V_41_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 147 [2/2] (1.19ns)   --->   "%node_embedding_V_41_load = load i8 %node_embedding_V_41_addr" [GIN_compute.cpp:158]   --->   Operation 147 'load' 'node_embedding_V_41_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%node_embedding_V_42_addr = getelementptr i28 %node_embedding_V_42, i64 0, i64 %zext_ln158_1"   --->   Operation 148 'getelementptr' 'node_embedding_V_42_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 149 [2/2] (1.19ns)   --->   "%node_embedding_V_42_load = load i8 %node_embedding_V_42_addr" [GIN_compute.cpp:158]   --->   Operation 149 'load' 'node_embedding_V_42_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%node_embedding_V_43_addr = getelementptr i28 %node_embedding_V_43, i64 0, i64 %zext_ln158_1"   --->   Operation 150 'getelementptr' 'node_embedding_V_43_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 151 [2/2] (1.19ns)   --->   "%node_embedding_V_43_load = load i8 %node_embedding_V_43_addr" [GIN_compute.cpp:158]   --->   Operation 151 'load' 'node_embedding_V_43_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%node_embedding_V_44_addr = getelementptr i28 %node_embedding_V_44, i64 0, i64 %zext_ln158_1"   --->   Operation 152 'getelementptr' 'node_embedding_V_44_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (1.19ns)   --->   "%node_embedding_V_44_load = load i8 %node_embedding_V_44_addr" [GIN_compute.cpp:158]   --->   Operation 153 'load' 'node_embedding_V_44_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%node_embedding_V_45_addr = getelementptr i28 %node_embedding_V_45, i64 0, i64 %zext_ln158_1"   --->   Operation 154 'getelementptr' 'node_embedding_V_45_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (1.19ns)   --->   "%node_embedding_V_45_load = load i8 %node_embedding_V_45_addr" [GIN_compute.cpp:158]   --->   Operation 155 'load' 'node_embedding_V_45_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%node_embedding_V_46_addr = getelementptr i28 %node_embedding_V_46, i64 0, i64 %zext_ln158_1"   --->   Operation 156 'getelementptr' 'node_embedding_V_46_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 157 [2/2] (1.19ns)   --->   "%node_embedding_V_46_load = load i8 %node_embedding_V_46_addr" [GIN_compute.cpp:158]   --->   Operation 157 'load' 'node_embedding_V_46_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%node_embedding_V_47_addr = getelementptr i28 %node_embedding_V_47, i64 0, i64 %zext_ln158_1"   --->   Operation 158 'getelementptr' 'node_embedding_V_47_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 159 [2/2] (1.19ns)   --->   "%node_embedding_V_47_load = load i8 %node_embedding_V_47_addr" [GIN_compute.cpp:158]   --->   Operation 159 'load' 'node_embedding_V_47_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%node_embedding_V_48_addr = getelementptr i28 %node_embedding_V_48, i64 0, i64 %zext_ln158_1"   --->   Operation 160 'getelementptr' 'node_embedding_V_48_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (1.19ns)   --->   "%node_embedding_V_48_load = load i8 %node_embedding_V_48_addr" [GIN_compute.cpp:158]   --->   Operation 161 'load' 'node_embedding_V_48_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%node_embedding_V_49_addr = getelementptr i28 %node_embedding_V_49, i64 0, i64 %zext_ln158_1"   --->   Operation 162 'getelementptr' 'node_embedding_V_49_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (1.19ns)   --->   "%node_embedding_V_49_load = load i8 %node_embedding_V_49_addr" [GIN_compute.cpp:158]   --->   Operation 163 'load' 'node_embedding_V_49_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%node_embedding_V_50_addr = getelementptr i28 %node_embedding_V_50, i64 0, i64 %zext_ln158_1"   --->   Operation 164 'getelementptr' 'node_embedding_V_50_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 165 [2/2] (1.19ns)   --->   "%node_embedding_V_50_load = load i8 %node_embedding_V_50_addr" [GIN_compute.cpp:158]   --->   Operation 165 'load' 'node_embedding_V_50_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%node_embedding_V_51_addr = getelementptr i28 %node_embedding_V_51, i64 0, i64 %zext_ln158_1"   --->   Operation 166 'getelementptr' 'node_embedding_V_51_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (1.19ns)   --->   "%node_embedding_V_51_load = load i8 %node_embedding_V_51_addr" [GIN_compute.cpp:158]   --->   Operation 167 'load' 'node_embedding_V_51_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%node_embedding_V_52_addr = getelementptr i28 %node_embedding_V_52, i64 0, i64 %zext_ln158_1"   --->   Operation 168 'getelementptr' 'node_embedding_V_52_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 169 [2/2] (1.19ns)   --->   "%node_embedding_V_52_load = load i8 %node_embedding_V_52_addr" [GIN_compute.cpp:158]   --->   Operation 169 'load' 'node_embedding_V_52_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%node_embedding_V_53_addr = getelementptr i28 %node_embedding_V_53, i64 0, i64 %zext_ln158_1"   --->   Operation 170 'getelementptr' 'node_embedding_V_53_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 171 [2/2] (1.19ns)   --->   "%node_embedding_V_53_load = load i8 %node_embedding_V_53_addr" [GIN_compute.cpp:158]   --->   Operation 171 'load' 'node_embedding_V_53_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%node_embedding_V_54_addr = getelementptr i28 %node_embedding_V_54, i64 0, i64 %zext_ln158_1"   --->   Operation 172 'getelementptr' 'node_embedding_V_54_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 173 [2/2] (1.19ns)   --->   "%node_embedding_V_54_load = load i8 %node_embedding_V_54_addr" [GIN_compute.cpp:158]   --->   Operation 173 'load' 'node_embedding_V_54_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%node_embedding_V_55_addr = getelementptr i28 %node_embedding_V_55, i64 0, i64 %zext_ln158_1"   --->   Operation 174 'getelementptr' 'node_embedding_V_55_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 175 [2/2] (1.19ns)   --->   "%node_embedding_V_55_load = load i8 %node_embedding_V_55_addr" [GIN_compute.cpp:158]   --->   Operation 175 'load' 'node_embedding_V_55_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%node_embedding_V_56_addr = getelementptr i28 %node_embedding_V_56, i64 0, i64 %zext_ln158_1"   --->   Operation 176 'getelementptr' 'node_embedding_V_56_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 177 [2/2] (1.19ns)   --->   "%node_embedding_V_56_load = load i8 %node_embedding_V_56_addr" [GIN_compute.cpp:158]   --->   Operation 177 'load' 'node_embedding_V_56_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%node_embedding_V_57_addr = getelementptr i28 %node_embedding_V_57, i64 0, i64 %zext_ln158_1"   --->   Operation 178 'getelementptr' 'node_embedding_V_57_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 179 [2/2] (1.19ns)   --->   "%node_embedding_V_57_load = load i8 %node_embedding_V_57_addr" [GIN_compute.cpp:158]   --->   Operation 179 'load' 'node_embedding_V_57_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%node_embedding_V_58_addr = getelementptr i28 %node_embedding_V_58, i64 0, i64 %zext_ln158_1"   --->   Operation 180 'getelementptr' 'node_embedding_V_58_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 181 [2/2] (1.19ns)   --->   "%node_embedding_V_58_load = load i8 %node_embedding_V_58_addr" [GIN_compute.cpp:158]   --->   Operation 181 'load' 'node_embedding_V_58_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%node_embedding_V_59_addr = getelementptr i28 %node_embedding_V_59, i64 0, i64 %zext_ln158_1"   --->   Operation 182 'getelementptr' 'node_embedding_V_59_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 183 [2/2] (1.19ns)   --->   "%node_embedding_V_59_load = load i8 %node_embedding_V_59_addr" [GIN_compute.cpp:158]   --->   Operation 183 'load' 'node_embedding_V_59_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%node_embedding_V_60_addr = getelementptr i28 %node_embedding_V_60, i64 0, i64 %zext_ln158_1"   --->   Operation 184 'getelementptr' 'node_embedding_V_60_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (1.19ns)   --->   "%node_embedding_V_60_load = load i8 %node_embedding_V_60_addr" [GIN_compute.cpp:158]   --->   Operation 185 'load' 'node_embedding_V_60_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%node_embedding_V_61_addr = getelementptr i28 %node_embedding_V_61, i64 0, i64 %zext_ln158_1"   --->   Operation 186 'getelementptr' 'node_embedding_V_61_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 187 [2/2] (1.19ns)   --->   "%node_embedding_V_61_load = load i8 %node_embedding_V_61_addr" [GIN_compute.cpp:158]   --->   Operation 187 'load' 'node_embedding_V_61_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%node_embedding_V_62_addr = getelementptr i28 %node_embedding_V_62, i64 0, i64 %zext_ln158_1"   --->   Operation 188 'getelementptr' 'node_embedding_V_62_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 189 [2/2] (1.19ns)   --->   "%node_embedding_V_62_load = load i8 %node_embedding_V_62_addr" [GIN_compute.cpp:158]   --->   Operation 189 'load' 'node_embedding_V_62_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%node_embedding_V_63_addr = getelementptr i28 %node_embedding_V_63, i64 0, i64 %zext_ln158_1"   --->   Operation 190 'getelementptr' 'node_embedding_V_63_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 191 [2/2] (1.19ns)   --->   "%node_embedding_V_63_load = load i8 %node_embedding_V_63_addr" [GIN_compute.cpp:158]   --->   Operation 191 'load' 'node_embedding_V_63_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%node_embedding_V_64_addr = getelementptr i28 %node_embedding_V_64, i64 0, i64 %zext_ln158_1"   --->   Operation 192 'getelementptr' 'node_embedding_V_64_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 193 [2/2] (1.19ns)   --->   "%node_embedding_V_64_load = load i8 %node_embedding_V_64_addr" [GIN_compute.cpp:158]   --->   Operation 193 'load' 'node_embedding_V_64_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%node_embedding_V_65_addr = getelementptr i28 %node_embedding_V_65, i64 0, i64 %zext_ln158_1"   --->   Operation 194 'getelementptr' 'node_embedding_V_65_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 195 [2/2] (1.19ns)   --->   "%node_embedding_V_65_load = load i8 %node_embedding_V_65_addr" [GIN_compute.cpp:158]   --->   Operation 195 'load' 'node_embedding_V_65_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%node_embedding_V_66_addr = getelementptr i28 %node_embedding_V_66, i64 0, i64 %zext_ln158_1"   --->   Operation 196 'getelementptr' 'node_embedding_V_66_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 197 [2/2] (1.19ns)   --->   "%node_embedding_V_66_load = load i8 %node_embedding_V_66_addr" [GIN_compute.cpp:158]   --->   Operation 197 'load' 'node_embedding_V_66_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%node_embedding_V_67_addr = getelementptr i28 %node_embedding_V_67, i64 0, i64 %zext_ln158_1"   --->   Operation 198 'getelementptr' 'node_embedding_V_67_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 199 [2/2] (1.19ns)   --->   "%node_embedding_V_67_load = load i8 %node_embedding_V_67_addr" [GIN_compute.cpp:158]   --->   Operation 199 'load' 'node_embedding_V_67_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%node_embedding_V_68_addr = getelementptr i28 %node_embedding_V_68, i64 0, i64 %zext_ln158_1"   --->   Operation 200 'getelementptr' 'node_embedding_V_68_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 201 [2/2] (1.19ns)   --->   "%node_embedding_V_68_load = load i8 %node_embedding_V_68_addr" [GIN_compute.cpp:158]   --->   Operation 201 'load' 'node_embedding_V_68_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%node_embedding_V_69_addr = getelementptr i28 %node_embedding_V_69, i64 0, i64 %zext_ln158_1"   --->   Operation 202 'getelementptr' 'node_embedding_V_69_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 203 [2/2] (1.19ns)   --->   "%node_embedding_V_69_load = load i8 %node_embedding_V_69_addr" [GIN_compute.cpp:158]   --->   Operation 203 'load' 'node_embedding_V_69_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%node_embedding_V_70_addr = getelementptr i28 %node_embedding_V_70, i64 0, i64 %zext_ln158_1"   --->   Operation 204 'getelementptr' 'node_embedding_V_70_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 205 [2/2] (1.19ns)   --->   "%node_embedding_V_70_load = load i8 %node_embedding_V_70_addr" [GIN_compute.cpp:158]   --->   Operation 205 'load' 'node_embedding_V_70_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%node_embedding_V_71_addr = getelementptr i28 %node_embedding_V_71, i64 0, i64 %zext_ln158_1"   --->   Operation 206 'getelementptr' 'node_embedding_V_71_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 207 [2/2] (1.19ns)   --->   "%node_embedding_V_71_load = load i8 %node_embedding_V_71_addr" [GIN_compute.cpp:158]   --->   Operation 207 'load' 'node_embedding_V_71_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%node_embedding_V_72_addr = getelementptr i28 %node_embedding_V_72, i64 0, i64 %zext_ln158_1"   --->   Operation 208 'getelementptr' 'node_embedding_V_72_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 209 [2/2] (1.19ns)   --->   "%node_embedding_V_72_load = load i8 %node_embedding_V_72_addr" [GIN_compute.cpp:158]   --->   Operation 209 'load' 'node_embedding_V_72_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%node_embedding_V_73_addr = getelementptr i28 %node_embedding_V_73, i64 0, i64 %zext_ln158_1"   --->   Operation 210 'getelementptr' 'node_embedding_V_73_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 211 [2/2] (1.19ns)   --->   "%node_embedding_V_73_load = load i8 %node_embedding_V_73_addr" [GIN_compute.cpp:158]   --->   Operation 211 'load' 'node_embedding_V_73_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%node_embedding_V_74_addr = getelementptr i28 %node_embedding_V_74, i64 0, i64 %zext_ln158_1"   --->   Operation 212 'getelementptr' 'node_embedding_V_74_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 213 [2/2] (1.19ns)   --->   "%node_embedding_V_74_load = load i8 %node_embedding_V_74_addr" [GIN_compute.cpp:158]   --->   Operation 213 'load' 'node_embedding_V_74_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%node_embedding_V_75_addr = getelementptr i28 %node_embedding_V_75, i64 0, i64 %zext_ln158_1"   --->   Operation 214 'getelementptr' 'node_embedding_V_75_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 215 [2/2] (1.19ns)   --->   "%node_embedding_V_75_load = load i8 %node_embedding_V_75_addr" [GIN_compute.cpp:158]   --->   Operation 215 'load' 'node_embedding_V_75_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%node_embedding_V_76_addr = getelementptr i28 %node_embedding_V_76, i64 0, i64 %zext_ln158_1"   --->   Operation 216 'getelementptr' 'node_embedding_V_76_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 217 [2/2] (1.19ns)   --->   "%node_embedding_V_76_load = load i8 %node_embedding_V_76_addr" [GIN_compute.cpp:158]   --->   Operation 217 'load' 'node_embedding_V_76_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%node_embedding_V_77_addr = getelementptr i28 %node_embedding_V_77, i64 0, i64 %zext_ln158_1"   --->   Operation 218 'getelementptr' 'node_embedding_V_77_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 219 [2/2] (1.19ns)   --->   "%node_embedding_V_77_load = load i8 %node_embedding_V_77_addr" [GIN_compute.cpp:158]   --->   Operation 219 'load' 'node_embedding_V_77_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%node_embedding_V_78_addr = getelementptr i28 %node_embedding_V_78, i64 0, i64 %zext_ln158_1"   --->   Operation 220 'getelementptr' 'node_embedding_V_78_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 221 [2/2] (1.19ns)   --->   "%node_embedding_V_78_load = load i8 %node_embedding_V_78_addr" [GIN_compute.cpp:158]   --->   Operation 221 'load' 'node_embedding_V_78_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%node_embedding_V_79_addr = getelementptr i28 %node_embedding_V_79, i64 0, i64 %zext_ln158_1"   --->   Operation 222 'getelementptr' 'node_embedding_V_79_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 223 [2/2] (1.19ns)   --->   "%node_embedding_V_79_load = load i8 %node_embedding_V_79_addr" [GIN_compute.cpp:158]   --->   Operation 223 'load' 'node_embedding_V_79_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%node_embedding_V_80_addr = getelementptr i28 %node_embedding_V_80, i64 0, i64 %zext_ln158_1"   --->   Operation 224 'getelementptr' 'node_embedding_V_80_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 225 [2/2] (1.19ns)   --->   "%node_embedding_V_80_load = load i8 %node_embedding_V_80_addr" [GIN_compute.cpp:158]   --->   Operation 225 'load' 'node_embedding_V_80_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%node_embedding_V_81_addr = getelementptr i28 %node_embedding_V_81, i64 0, i64 %zext_ln158_1"   --->   Operation 226 'getelementptr' 'node_embedding_V_81_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 227 [2/2] (1.19ns)   --->   "%node_embedding_V_81_load = load i8 %node_embedding_V_81_addr" [GIN_compute.cpp:158]   --->   Operation 227 'load' 'node_embedding_V_81_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%node_embedding_V_82_addr = getelementptr i28 %node_embedding_V_82, i64 0, i64 %zext_ln158_1"   --->   Operation 228 'getelementptr' 'node_embedding_V_82_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 229 [2/2] (1.19ns)   --->   "%node_embedding_V_82_load = load i8 %node_embedding_V_82_addr" [GIN_compute.cpp:158]   --->   Operation 229 'load' 'node_embedding_V_82_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%node_embedding_V_83_addr = getelementptr i28 %node_embedding_V_83, i64 0, i64 %zext_ln158_1"   --->   Operation 230 'getelementptr' 'node_embedding_V_83_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 231 [2/2] (1.19ns)   --->   "%node_embedding_V_83_load = load i8 %node_embedding_V_83_addr" [GIN_compute.cpp:158]   --->   Operation 231 'load' 'node_embedding_V_83_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%node_embedding_V_84_addr = getelementptr i28 %node_embedding_V_84, i64 0, i64 %zext_ln158_1"   --->   Operation 232 'getelementptr' 'node_embedding_V_84_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 233 [2/2] (1.19ns)   --->   "%node_embedding_V_84_load = load i8 %node_embedding_V_84_addr" [GIN_compute.cpp:158]   --->   Operation 233 'load' 'node_embedding_V_84_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%node_embedding_V_85_addr = getelementptr i28 %node_embedding_V_85, i64 0, i64 %zext_ln158_1"   --->   Operation 234 'getelementptr' 'node_embedding_V_85_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 235 [2/2] (1.19ns)   --->   "%node_embedding_V_85_load = load i8 %node_embedding_V_85_addr" [GIN_compute.cpp:158]   --->   Operation 235 'load' 'node_embedding_V_85_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%node_embedding_V_86_addr = getelementptr i28 %node_embedding_V_86, i64 0, i64 %zext_ln158_1"   --->   Operation 236 'getelementptr' 'node_embedding_V_86_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 237 [2/2] (1.19ns)   --->   "%node_embedding_V_86_load = load i8 %node_embedding_V_86_addr" [GIN_compute.cpp:158]   --->   Operation 237 'load' 'node_embedding_V_86_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%node_embedding_V_87_addr = getelementptr i28 %node_embedding_V_87, i64 0, i64 %zext_ln158_1"   --->   Operation 238 'getelementptr' 'node_embedding_V_87_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 239 [2/2] (1.19ns)   --->   "%node_embedding_V_87_load = load i8 %node_embedding_V_87_addr" [GIN_compute.cpp:158]   --->   Operation 239 'load' 'node_embedding_V_87_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%node_embedding_V_88_addr = getelementptr i28 %node_embedding_V_88, i64 0, i64 %zext_ln158_1"   --->   Operation 240 'getelementptr' 'node_embedding_V_88_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 241 [2/2] (1.19ns)   --->   "%node_embedding_V_88_load = load i8 %node_embedding_V_88_addr" [GIN_compute.cpp:158]   --->   Operation 241 'load' 'node_embedding_V_88_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%node_embedding_V_89_addr = getelementptr i28 %node_embedding_V_89, i64 0, i64 %zext_ln158_1"   --->   Operation 242 'getelementptr' 'node_embedding_V_89_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 243 [2/2] (1.19ns)   --->   "%node_embedding_V_89_load = load i8 %node_embedding_V_89_addr" [GIN_compute.cpp:158]   --->   Operation 243 'load' 'node_embedding_V_89_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%node_embedding_V_90_addr = getelementptr i28 %node_embedding_V_90, i64 0, i64 %zext_ln158_1"   --->   Operation 244 'getelementptr' 'node_embedding_V_90_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 245 [2/2] (1.19ns)   --->   "%node_embedding_V_90_load = load i8 %node_embedding_V_90_addr" [GIN_compute.cpp:158]   --->   Operation 245 'load' 'node_embedding_V_90_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%node_embedding_V_91_addr = getelementptr i28 %node_embedding_V_91, i64 0, i64 %zext_ln158_1"   --->   Operation 246 'getelementptr' 'node_embedding_V_91_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 247 [2/2] (1.19ns)   --->   "%node_embedding_V_91_load = load i8 %node_embedding_V_91_addr" [GIN_compute.cpp:158]   --->   Operation 247 'load' 'node_embedding_V_91_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%node_embedding_V_92_addr = getelementptr i28 %node_embedding_V_92, i64 0, i64 %zext_ln158_1"   --->   Operation 248 'getelementptr' 'node_embedding_V_92_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 249 [2/2] (1.19ns)   --->   "%node_embedding_V_92_load = load i8 %node_embedding_V_92_addr" [GIN_compute.cpp:158]   --->   Operation 249 'load' 'node_embedding_V_92_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%node_embedding_V_93_addr = getelementptr i28 %node_embedding_V_93, i64 0, i64 %zext_ln158_1"   --->   Operation 250 'getelementptr' 'node_embedding_V_93_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 251 [2/2] (1.19ns)   --->   "%node_embedding_V_93_load = load i8 %node_embedding_V_93_addr" [GIN_compute.cpp:158]   --->   Operation 251 'load' 'node_embedding_V_93_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%node_embedding_V_94_addr = getelementptr i28 %node_embedding_V_94, i64 0, i64 %zext_ln158_1"   --->   Operation 252 'getelementptr' 'node_embedding_V_94_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 253 [2/2] (1.19ns)   --->   "%node_embedding_V_94_load = load i8 %node_embedding_V_94_addr" [GIN_compute.cpp:158]   --->   Operation 253 'load' 'node_embedding_V_94_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%node_embedding_V_95_addr = getelementptr i28 %node_embedding_V_95, i64 0, i64 %zext_ln158_1"   --->   Operation 254 'getelementptr' 'node_embedding_V_95_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 255 [2/2] (1.19ns)   --->   "%node_embedding_V_95_load = load i8 %node_embedding_V_95_addr" [GIN_compute.cpp:158]   --->   Operation 255 'load' 'node_embedding_V_95_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%node_embedding_V_96_addr = getelementptr i28 %node_embedding_V_96, i64 0, i64 %zext_ln158_1"   --->   Operation 256 'getelementptr' 'node_embedding_V_96_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 257 [2/2] (1.19ns)   --->   "%node_embedding_V_96_load = load i8 %node_embedding_V_96_addr" [GIN_compute.cpp:158]   --->   Operation 257 'load' 'node_embedding_V_96_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%node_embedding_V_97_addr = getelementptr i28 %node_embedding_V_97, i64 0, i64 %zext_ln158_1"   --->   Operation 258 'getelementptr' 'node_embedding_V_97_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 259 [2/2] (1.19ns)   --->   "%node_embedding_V_97_load = load i8 %node_embedding_V_97_addr" [GIN_compute.cpp:158]   --->   Operation 259 'load' 'node_embedding_V_97_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%node_embedding_V_98_addr = getelementptr i28 %node_embedding_V_98, i64 0, i64 %zext_ln158_1"   --->   Operation 260 'getelementptr' 'node_embedding_V_98_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 261 [2/2] (1.19ns)   --->   "%node_embedding_V_98_load = load i8 %node_embedding_V_98_addr" [GIN_compute.cpp:158]   --->   Operation 261 'load' 'node_embedding_V_98_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%node_embedding_V_99_addr = getelementptr i28 %node_embedding_V_99, i64 0, i64 %zext_ln158_1"   --->   Operation 262 'getelementptr' 'node_embedding_V_99_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 263 [2/2] (1.19ns)   --->   "%node_embedding_V_99_load = load i8 %node_embedding_V_99_addr" [GIN_compute.cpp:158]   --->   Operation 263 'load' 'node_embedding_V_99_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 264 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln703_18 = add i15 %mul_ln703, i15 %zext_ln703"   --->   Operation 264 'add' 'add_ln703_18' <Predicate = (!icmp_ln158)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i15 %add_ln703_18"   --->   Operation 265 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%message_V_addr_1 = getelementptr i28 %message_V, i64 0, i64 %zext_ln703_1"   --->   Operation 266 'getelementptr' 'message_V_addr_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_8 : Operation 267 [2/2] (1.86ns)   --->   "%message_V_load = load i15 %message_V_addr_1"   --->   Operation 267 'load' 'message_V_load' <Predicate = (!icmp_ln158)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20000> <RAM>

State 9 <SV = 8> <Delay = 4.89>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_158_1_VITIS_LOOP_162_2_str"   --->   Operation 268 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4000, i64 4000, i64 4000"   --->   Operation 269 'speclooptripcount' 'empty_47' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_9 : Operation 270 [1/2] (1.19ns)   --->   "%node_embedding_V_0_load = load i8 %node_embedding_V_0_addr" [GIN_compute.cpp:158]   --->   Operation 270 'load' 'node_embedding_V_0_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 271 [1/2] (1.19ns)   --->   "%node_embedding_V_1_load = load i8 %node_embedding_V_1_addr" [GIN_compute.cpp:158]   --->   Operation 271 'load' 'node_embedding_V_1_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 272 [1/2] (1.19ns)   --->   "%node_embedding_V_2_load = load i8 %node_embedding_V_2_addr" [GIN_compute.cpp:158]   --->   Operation 272 'load' 'node_embedding_V_2_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 273 [1/2] (1.19ns)   --->   "%node_embedding_V_3_load = load i8 %node_embedding_V_3_addr" [GIN_compute.cpp:158]   --->   Operation 273 'load' 'node_embedding_V_3_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 274 [1/2] (1.19ns)   --->   "%node_embedding_V_4_load = load i8 %node_embedding_V_4_addr" [GIN_compute.cpp:158]   --->   Operation 274 'load' 'node_embedding_V_4_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 275 [1/2] (1.19ns)   --->   "%node_embedding_V_5_load = load i8 %node_embedding_V_5_addr" [GIN_compute.cpp:158]   --->   Operation 275 'load' 'node_embedding_V_5_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 276 [1/2] (1.19ns)   --->   "%node_embedding_V_6_load = load i8 %node_embedding_V_6_addr" [GIN_compute.cpp:158]   --->   Operation 276 'load' 'node_embedding_V_6_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 277 [1/2] (1.19ns)   --->   "%node_embedding_V_7_load = load i8 %node_embedding_V_7_addr" [GIN_compute.cpp:158]   --->   Operation 277 'load' 'node_embedding_V_7_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 278 [1/2] (1.19ns)   --->   "%node_embedding_V_8_load = load i8 %node_embedding_V_8_addr" [GIN_compute.cpp:158]   --->   Operation 278 'load' 'node_embedding_V_8_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 279 [1/2] (1.19ns)   --->   "%node_embedding_V_9_load = load i8 %node_embedding_V_9_addr" [GIN_compute.cpp:158]   --->   Operation 279 'load' 'node_embedding_V_9_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 280 [1/2] (1.19ns)   --->   "%node_embedding_V_10_load = load i8 %node_embedding_V_10_addr" [GIN_compute.cpp:158]   --->   Operation 280 'load' 'node_embedding_V_10_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 281 [1/2] (1.19ns)   --->   "%node_embedding_V_11_load = load i8 %node_embedding_V_11_addr" [GIN_compute.cpp:158]   --->   Operation 281 'load' 'node_embedding_V_11_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 282 [1/2] (1.19ns)   --->   "%node_embedding_V_12_load = load i8 %node_embedding_V_12_addr" [GIN_compute.cpp:158]   --->   Operation 282 'load' 'node_embedding_V_12_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 283 [1/2] (1.19ns)   --->   "%node_embedding_V_13_load = load i8 %node_embedding_V_13_addr" [GIN_compute.cpp:158]   --->   Operation 283 'load' 'node_embedding_V_13_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 284 [1/2] (1.19ns)   --->   "%node_embedding_V_14_load = load i8 %node_embedding_V_14_addr" [GIN_compute.cpp:158]   --->   Operation 284 'load' 'node_embedding_V_14_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 285 [1/2] (1.19ns)   --->   "%node_embedding_V_15_load = load i8 %node_embedding_V_15_addr" [GIN_compute.cpp:158]   --->   Operation 285 'load' 'node_embedding_V_15_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 286 [1/2] (1.19ns)   --->   "%node_embedding_V_16_load = load i8 %node_embedding_V_16_addr" [GIN_compute.cpp:158]   --->   Operation 286 'load' 'node_embedding_V_16_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 287 [1/2] (1.19ns)   --->   "%node_embedding_V_17_load = load i8 %node_embedding_V_17_addr" [GIN_compute.cpp:158]   --->   Operation 287 'load' 'node_embedding_V_17_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 288 [1/2] (1.19ns)   --->   "%node_embedding_V_18_load = load i8 %node_embedding_V_18_addr" [GIN_compute.cpp:158]   --->   Operation 288 'load' 'node_embedding_V_18_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 289 [1/2] (1.19ns)   --->   "%node_embedding_V_19_load = load i8 %node_embedding_V_19_addr" [GIN_compute.cpp:158]   --->   Operation 289 'load' 'node_embedding_V_19_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 290 [1/2] (1.19ns)   --->   "%node_embedding_V_20_load = load i8 %node_embedding_V_20_addr" [GIN_compute.cpp:158]   --->   Operation 290 'load' 'node_embedding_V_20_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 291 [1/2] (1.19ns)   --->   "%node_embedding_V_21_load = load i8 %node_embedding_V_21_addr" [GIN_compute.cpp:158]   --->   Operation 291 'load' 'node_embedding_V_21_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 292 [1/2] (1.19ns)   --->   "%node_embedding_V_22_load = load i8 %node_embedding_V_22_addr" [GIN_compute.cpp:158]   --->   Operation 292 'load' 'node_embedding_V_22_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 293 [1/2] (1.19ns)   --->   "%node_embedding_V_23_load = load i8 %node_embedding_V_23_addr" [GIN_compute.cpp:158]   --->   Operation 293 'load' 'node_embedding_V_23_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 294 [1/2] (1.19ns)   --->   "%node_embedding_V_24_load = load i8 %node_embedding_V_24_addr" [GIN_compute.cpp:158]   --->   Operation 294 'load' 'node_embedding_V_24_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 295 [1/2] (1.19ns)   --->   "%node_embedding_V_25_load = load i8 %node_embedding_V_25_addr" [GIN_compute.cpp:158]   --->   Operation 295 'load' 'node_embedding_V_25_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 296 [1/2] (1.19ns)   --->   "%node_embedding_V_26_load = load i8 %node_embedding_V_26_addr" [GIN_compute.cpp:158]   --->   Operation 296 'load' 'node_embedding_V_26_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 297 [1/2] (1.19ns)   --->   "%node_embedding_V_27_load = load i8 %node_embedding_V_27_addr" [GIN_compute.cpp:158]   --->   Operation 297 'load' 'node_embedding_V_27_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 298 [1/2] (1.19ns)   --->   "%node_embedding_V_28_load = load i8 %node_embedding_V_28_addr" [GIN_compute.cpp:158]   --->   Operation 298 'load' 'node_embedding_V_28_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 299 [1/2] (1.19ns)   --->   "%node_embedding_V_29_load = load i8 %node_embedding_V_29_addr" [GIN_compute.cpp:158]   --->   Operation 299 'load' 'node_embedding_V_29_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 300 [1/2] (1.19ns)   --->   "%node_embedding_V_30_load = load i8 %node_embedding_V_30_addr" [GIN_compute.cpp:158]   --->   Operation 300 'load' 'node_embedding_V_30_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 301 [1/2] (1.19ns)   --->   "%node_embedding_V_31_load = load i8 %node_embedding_V_31_addr" [GIN_compute.cpp:158]   --->   Operation 301 'load' 'node_embedding_V_31_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 302 [1/2] (1.19ns)   --->   "%node_embedding_V_32_load = load i8 %node_embedding_V_32_addr" [GIN_compute.cpp:158]   --->   Operation 302 'load' 'node_embedding_V_32_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 303 [1/2] (1.19ns)   --->   "%node_embedding_V_33_load = load i8 %node_embedding_V_33_addr" [GIN_compute.cpp:158]   --->   Operation 303 'load' 'node_embedding_V_33_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 304 [1/2] (1.19ns)   --->   "%node_embedding_V_34_load = load i8 %node_embedding_V_34_addr" [GIN_compute.cpp:158]   --->   Operation 304 'load' 'node_embedding_V_34_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 305 [1/2] (1.19ns)   --->   "%node_embedding_V_35_load = load i8 %node_embedding_V_35_addr" [GIN_compute.cpp:158]   --->   Operation 305 'load' 'node_embedding_V_35_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 306 [1/2] (1.19ns)   --->   "%node_embedding_V_36_load = load i8 %node_embedding_V_36_addr" [GIN_compute.cpp:158]   --->   Operation 306 'load' 'node_embedding_V_36_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 307 [1/2] (1.19ns)   --->   "%node_embedding_V_37_load = load i8 %node_embedding_V_37_addr" [GIN_compute.cpp:158]   --->   Operation 307 'load' 'node_embedding_V_37_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 308 [1/2] (1.19ns)   --->   "%node_embedding_V_38_load = load i8 %node_embedding_V_38_addr" [GIN_compute.cpp:158]   --->   Operation 308 'load' 'node_embedding_V_38_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 309 [1/2] (1.19ns)   --->   "%node_embedding_V_39_load = load i8 %node_embedding_V_39_addr" [GIN_compute.cpp:158]   --->   Operation 309 'load' 'node_embedding_V_39_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 310 [1/2] (1.19ns)   --->   "%node_embedding_V_40_load = load i8 %node_embedding_V_40_addr" [GIN_compute.cpp:158]   --->   Operation 310 'load' 'node_embedding_V_40_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 311 [1/2] (1.19ns)   --->   "%node_embedding_V_41_load = load i8 %node_embedding_V_41_addr" [GIN_compute.cpp:158]   --->   Operation 311 'load' 'node_embedding_V_41_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 312 [1/2] (1.19ns)   --->   "%node_embedding_V_42_load = load i8 %node_embedding_V_42_addr" [GIN_compute.cpp:158]   --->   Operation 312 'load' 'node_embedding_V_42_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 313 [1/2] (1.19ns)   --->   "%node_embedding_V_43_load = load i8 %node_embedding_V_43_addr" [GIN_compute.cpp:158]   --->   Operation 313 'load' 'node_embedding_V_43_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 314 [1/2] (1.19ns)   --->   "%node_embedding_V_44_load = load i8 %node_embedding_V_44_addr" [GIN_compute.cpp:158]   --->   Operation 314 'load' 'node_embedding_V_44_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 315 [1/2] (1.19ns)   --->   "%node_embedding_V_45_load = load i8 %node_embedding_V_45_addr" [GIN_compute.cpp:158]   --->   Operation 315 'load' 'node_embedding_V_45_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 316 [1/2] (1.19ns)   --->   "%node_embedding_V_46_load = load i8 %node_embedding_V_46_addr" [GIN_compute.cpp:158]   --->   Operation 316 'load' 'node_embedding_V_46_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 317 [1/2] (1.19ns)   --->   "%node_embedding_V_47_load = load i8 %node_embedding_V_47_addr" [GIN_compute.cpp:158]   --->   Operation 317 'load' 'node_embedding_V_47_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 318 [1/2] (1.19ns)   --->   "%node_embedding_V_48_load = load i8 %node_embedding_V_48_addr" [GIN_compute.cpp:158]   --->   Operation 318 'load' 'node_embedding_V_48_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 319 [1/2] (1.19ns)   --->   "%node_embedding_V_49_load = load i8 %node_embedding_V_49_addr" [GIN_compute.cpp:158]   --->   Operation 319 'load' 'node_embedding_V_49_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 320 [1/2] (1.19ns)   --->   "%node_embedding_V_50_load = load i8 %node_embedding_V_50_addr" [GIN_compute.cpp:158]   --->   Operation 320 'load' 'node_embedding_V_50_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 321 [1/2] (1.19ns)   --->   "%node_embedding_V_51_load = load i8 %node_embedding_V_51_addr" [GIN_compute.cpp:158]   --->   Operation 321 'load' 'node_embedding_V_51_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 322 [1/2] (1.19ns)   --->   "%node_embedding_V_52_load = load i8 %node_embedding_V_52_addr" [GIN_compute.cpp:158]   --->   Operation 322 'load' 'node_embedding_V_52_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 323 [1/2] (1.19ns)   --->   "%node_embedding_V_53_load = load i8 %node_embedding_V_53_addr" [GIN_compute.cpp:158]   --->   Operation 323 'load' 'node_embedding_V_53_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 324 [1/2] (1.19ns)   --->   "%node_embedding_V_54_load = load i8 %node_embedding_V_54_addr" [GIN_compute.cpp:158]   --->   Operation 324 'load' 'node_embedding_V_54_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 325 [1/2] (1.19ns)   --->   "%node_embedding_V_55_load = load i8 %node_embedding_V_55_addr" [GIN_compute.cpp:158]   --->   Operation 325 'load' 'node_embedding_V_55_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 326 [1/2] (1.19ns)   --->   "%node_embedding_V_56_load = load i8 %node_embedding_V_56_addr" [GIN_compute.cpp:158]   --->   Operation 326 'load' 'node_embedding_V_56_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 327 [1/2] (1.19ns)   --->   "%node_embedding_V_57_load = load i8 %node_embedding_V_57_addr" [GIN_compute.cpp:158]   --->   Operation 327 'load' 'node_embedding_V_57_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 328 [1/2] (1.19ns)   --->   "%node_embedding_V_58_load = load i8 %node_embedding_V_58_addr" [GIN_compute.cpp:158]   --->   Operation 328 'load' 'node_embedding_V_58_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 329 [1/2] (1.19ns)   --->   "%node_embedding_V_59_load = load i8 %node_embedding_V_59_addr" [GIN_compute.cpp:158]   --->   Operation 329 'load' 'node_embedding_V_59_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 330 [1/2] (1.19ns)   --->   "%node_embedding_V_60_load = load i8 %node_embedding_V_60_addr" [GIN_compute.cpp:158]   --->   Operation 330 'load' 'node_embedding_V_60_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 331 [1/2] (1.19ns)   --->   "%node_embedding_V_61_load = load i8 %node_embedding_V_61_addr" [GIN_compute.cpp:158]   --->   Operation 331 'load' 'node_embedding_V_61_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 332 [1/2] (1.19ns)   --->   "%node_embedding_V_62_load = load i8 %node_embedding_V_62_addr" [GIN_compute.cpp:158]   --->   Operation 332 'load' 'node_embedding_V_62_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 333 [1/2] (1.19ns)   --->   "%node_embedding_V_63_load = load i8 %node_embedding_V_63_addr" [GIN_compute.cpp:158]   --->   Operation 333 'load' 'node_embedding_V_63_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 334 [1/2] (1.19ns)   --->   "%node_embedding_V_64_load = load i8 %node_embedding_V_64_addr" [GIN_compute.cpp:158]   --->   Operation 334 'load' 'node_embedding_V_64_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 335 [1/2] (1.19ns)   --->   "%node_embedding_V_65_load = load i8 %node_embedding_V_65_addr" [GIN_compute.cpp:158]   --->   Operation 335 'load' 'node_embedding_V_65_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 336 [1/2] (1.19ns)   --->   "%node_embedding_V_66_load = load i8 %node_embedding_V_66_addr" [GIN_compute.cpp:158]   --->   Operation 336 'load' 'node_embedding_V_66_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 337 [1/2] (1.19ns)   --->   "%node_embedding_V_67_load = load i8 %node_embedding_V_67_addr" [GIN_compute.cpp:158]   --->   Operation 337 'load' 'node_embedding_V_67_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 338 [1/2] (1.19ns)   --->   "%node_embedding_V_68_load = load i8 %node_embedding_V_68_addr" [GIN_compute.cpp:158]   --->   Operation 338 'load' 'node_embedding_V_68_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 339 [1/2] (1.19ns)   --->   "%node_embedding_V_69_load = load i8 %node_embedding_V_69_addr" [GIN_compute.cpp:158]   --->   Operation 339 'load' 'node_embedding_V_69_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 340 [1/2] (1.19ns)   --->   "%node_embedding_V_70_load = load i8 %node_embedding_V_70_addr" [GIN_compute.cpp:158]   --->   Operation 340 'load' 'node_embedding_V_70_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 341 [1/2] (1.19ns)   --->   "%node_embedding_V_71_load = load i8 %node_embedding_V_71_addr" [GIN_compute.cpp:158]   --->   Operation 341 'load' 'node_embedding_V_71_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 342 [1/2] (1.19ns)   --->   "%node_embedding_V_72_load = load i8 %node_embedding_V_72_addr" [GIN_compute.cpp:158]   --->   Operation 342 'load' 'node_embedding_V_72_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 343 [1/2] (1.19ns)   --->   "%node_embedding_V_73_load = load i8 %node_embedding_V_73_addr" [GIN_compute.cpp:158]   --->   Operation 343 'load' 'node_embedding_V_73_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 344 [1/2] (1.19ns)   --->   "%node_embedding_V_74_load = load i8 %node_embedding_V_74_addr" [GIN_compute.cpp:158]   --->   Operation 344 'load' 'node_embedding_V_74_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 345 [1/2] (1.19ns)   --->   "%node_embedding_V_75_load = load i8 %node_embedding_V_75_addr" [GIN_compute.cpp:158]   --->   Operation 345 'load' 'node_embedding_V_75_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 346 [1/2] (1.19ns)   --->   "%node_embedding_V_76_load = load i8 %node_embedding_V_76_addr" [GIN_compute.cpp:158]   --->   Operation 346 'load' 'node_embedding_V_76_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 347 [1/2] (1.19ns)   --->   "%node_embedding_V_77_load = load i8 %node_embedding_V_77_addr" [GIN_compute.cpp:158]   --->   Operation 347 'load' 'node_embedding_V_77_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 348 [1/2] (1.19ns)   --->   "%node_embedding_V_78_load = load i8 %node_embedding_V_78_addr" [GIN_compute.cpp:158]   --->   Operation 348 'load' 'node_embedding_V_78_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 349 [1/2] (1.19ns)   --->   "%node_embedding_V_79_load = load i8 %node_embedding_V_79_addr" [GIN_compute.cpp:158]   --->   Operation 349 'load' 'node_embedding_V_79_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 350 [1/2] (1.19ns)   --->   "%node_embedding_V_80_load = load i8 %node_embedding_V_80_addr" [GIN_compute.cpp:158]   --->   Operation 350 'load' 'node_embedding_V_80_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 351 [1/2] (1.19ns)   --->   "%node_embedding_V_81_load = load i8 %node_embedding_V_81_addr" [GIN_compute.cpp:158]   --->   Operation 351 'load' 'node_embedding_V_81_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 352 [1/2] (1.19ns)   --->   "%node_embedding_V_82_load = load i8 %node_embedding_V_82_addr" [GIN_compute.cpp:158]   --->   Operation 352 'load' 'node_embedding_V_82_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 353 [1/2] (1.19ns)   --->   "%node_embedding_V_83_load = load i8 %node_embedding_V_83_addr" [GIN_compute.cpp:158]   --->   Operation 353 'load' 'node_embedding_V_83_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 354 [1/2] (1.19ns)   --->   "%node_embedding_V_84_load = load i8 %node_embedding_V_84_addr" [GIN_compute.cpp:158]   --->   Operation 354 'load' 'node_embedding_V_84_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 355 [1/2] (1.19ns)   --->   "%node_embedding_V_85_load = load i8 %node_embedding_V_85_addr" [GIN_compute.cpp:158]   --->   Operation 355 'load' 'node_embedding_V_85_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 356 [1/2] (1.19ns)   --->   "%node_embedding_V_86_load = load i8 %node_embedding_V_86_addr" [GIN_compute.cpp:158]   --->   Operation 356 'load' 'node_embedding_V_86_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 357 [1/2] (1.19ns)   --->   "%node_embedding_V_87_load = load i8 %node_embedding_V_87_addr" [GIN_compute.cpp:158]   --->   Operation 357 'load' 'node_embedding_V_87_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 358 [1/2] (1.19ns)   --->   "%node_embedding_V_88_load = load i8 %node_embedding_V_88_addr" [GIN_compute.cpp:158]   --->   Operation 358 'load' 'node_embedding_V_88_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 359 [1/2] (1.19ns)   --->   "%node_embedding_V_89_load = load i8 %node_embedding_V_89_addr" [GIN_compute.cpp:158]   --->   Operation 359 'load' 'node_embedding_V_89_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 360 [1/2] (1.19ns)   --->   "%node_embedding_V_90_load = load i8 %node_embedding_V_90_addr" [GIN_compute.cpp:158]   --->   Operation 360 'load' 'node_embedding_V_90_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 361 [1/2] (1.19ns)   --->   "%node_embedding_V_91_load = load i8 %node_embedding_V_91_addr" [GIN_compute.cpp:158]   --->   Operation 361 'load' 'node_embedding_V_91_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 362 [1/2] (1.19ns)   --->   "%node_embedding_V_92_load = load i8 %node_embedding_V_92_addr" [GIN_compute.cpp:158]   --->   Operation 362 'load' 'node_embedding_V_92_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 363 [1/2] (1.19ns)   --->   "%node_embedding_V_93_load = load i8 %node_embedding_V_93_addr" [GIN_compute.cpp:158]   --->   Operation 363 'load' 'node_embedding_V_93_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 364 [1/2] (1.19ns)   --->   "%node_embedding_V_94_load = load i8 %node_embedding_V_94_addr" [GIN_compute.cpp:158]   --->   Operation 364 'load' 'node_embedding_V_94_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 365 [1/2] (1.19ns)   --->   "%node_embedding_V_95_load = load i8 %node_embedding_V_95_addr" [GIN_compute.cpp:158]   --->   Operation 365 'load' 'node_embedding_V_95_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 366 [1/2] (1.19ns)   --->   "%node_embedding_V_96_load = load i8 %node_embedding_V_96_addr" [GIN_compute.cpp:158]   --->   Operation 366 'load' 'node_embedding_V_96_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 367 [1/2] (1.19ns)   --->   "%node_embedding_V_97_load = load i8 %node_embedding_V_97_addr" [GIN_compute.cpp:158]   --->   Operation 367 'load' 'node_embedding_V_97_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 368 [1/2] (1.19ns)   --->   "%node_embedding_V_98_load = load i8 %node_embedding_V_98_addr" [GIN_compute.cpp:158]   --->   Operation 368 'load' 'node_embedding_V_98_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 369 [1/2] (1.19ns)   --->   "%node_embedding_V_99_load = load i8 %node_embedding_V_99_addr" [GIN_compute.cpp:158]   --->   Operation 369 'load' 'node_embedding_V_99_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [GIN_compute.cpp:162]   --->   Operation 370 'specpipeline' 'specpipeline_ln162' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [GIN_compute.cpp:162]   --->   Operation 371 'specloopname' 'specloopname_ln162' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.97ns)   --->   "%msg_V = mux i28 @_ssdm_op_Mux.ap_auto.100i28.i7, i28 %node_embedding_V_0_load, i28 %node_embedding_V_1_load, i28 %node_embedding_V_2_load, i28 %node_embedding_V_3_load, i28 %node_embedding_V_4_load, i28 %node_embedding_V_5_load, i28 %node_embedding_V_6_load, i28 %node_embedding_V_7_load, i28 %node_embedding_V_8_load, i28 %node_embedding_V_9_load, i28 %node_embedding_V_10_load, i28 %node_embedding_V_11_load, i28 %node_embedding_V_12_load, i28 %node_embedding_V_13_load, i28 %node_embedding_V_14_load, i28 %node_embedding_V_15_load, i28 %node_embedding_V_16_load, i28 %node_embedding_V_17_load, i28 %node_embedding_V_18_load, i28 %node_embedding_V_19_load, i28 %node_embedding_V_20_load, i28 %node_embedding_V_21_load, i28 %node_embedding_V_22_load, i28 %node_embedding_V_23_load, i28 %node_embedding_V_24_load, i28 %node_embedding_V_25_load, i28 %node_embedding_V_26_load, i28 %node_embedding_V_27_load, i28 %node_embedding_V_28_load, i28 %node_embedding_V_29_load, i28 %node_embedding_V_30_load, i28 %node_embedding_V_31_load, i28 %node_embedding_V_32_load, i28 %node_embedding_V_33_load, i28 %node_embedding_V_34_load, i28 %node_embedding_V_35_load, i28 %node_embedding_V_36_load, i28 %node_embedding_V_37_load, i28 %node_embedding_V_38_load, i28 %node_embedding_V_39_load, i28 %node_embedding_V_40_load, i28 %node_embedding_V_41_load, i28 %node_embedding_V_42_load, i28 %node_embedding_V_43_load, i28 %node_embedding_V_44_load, i28 %node_embedding_V_45_load, i28 %node_embedding_V_46_load, i28 %node_embedding_V_47_load, i28 %node_embedding_V_48_load, i28 %node_embedding_V_49_load, i28 %node_embedding_V_50_load, i28 %node_embedding_V_51_load, i28 %node_embedding_V_52_load, i28 %node_embedding_V_53_load, i28 %node_embedding_V_54_load, i28 %node_embedding_V_55_load, i28 %node_embedding_V_56_load, i28 %node_embedding_V_57_load, i28 %node_embedding_V_58_load, i28 %node_embedding_V_59_load, i28 %node_embedding_V_60_load, i28 %node_embedding_V_61_load, i28 %node_embedding_V_62_load, i28 %node_embedding_V_63_load, i28 %node_embedding_V_64_load, i28 %node_embedding_V_65_load, i28 %node_embedding_V_66_load, i28 %node_embedding_V_67_load, i28 %node_embedding_V_68_load, i28 %node_embedding_V_69_load, i28 %node_embedding_V_70_load, i28 %node_embedding_V_71_load, i28 %node_embedding_V_72_load, i28 %node_embedding_V_73_load, i28 %node_embedding_V_74_load, i28 %node_embedding_V_75_load, i28 %node_embedding_V_76_load, i28 %node_embedding_V_77_load, i28 %node_embedding_V_78_load, i28 %node_embedding_V_79_load, i28 %node_embedding_V_80_load, i28 %node_embedding_V_81_load, i28 %node_embedding_V_82_load, i28 %node_embedding_V_83_load, i28 %node_embedding_V_84_load, i28 %node_embedding_V_85_load, i28 %node_embedding_V_86_load, i28 %node_embedding_V_87_load, i28 %node_embedding_V_88_load, i28 %node_embedding_V_89_load, i28 %node_embedding_V_90_load, i28 %node_embedding_V_91_load, i28 %node_embedding_V_92_load, i28 %node_embedding_V_93_load, i28 %node_embedding_V_94_load, i28 %node_embedding_V_95_load, i28 %node_embedding_V_96_load, i28 %node_embedding_V_97_load, i28 %node_embedding_V_98_load, i28 %node_embedding_V_99_load, i7 %select_ln158"   --->   Operation 372 'mux' 'msg_V' <Predicate = (!icmp_ln158)> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%trunc_ln174 = trunc i28 %msg_V" [GIN_compute.cpp:174]   --->   Operation 373 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %msg_V, i32 27"   --->   Operation 374 'bitselect' 'tmp' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%msg_V_1 = select i1 %tmp, i27 0, i27 %trunc_ln174" [GIN_compute.cpp:175]   --->   Operation 375 'select' 'msg_V_1' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%zext_ln174 = zext i27 %msg_V_1" [GIN_compute.cpp:174]   --->   Operation 376 'zext' 'zext_ln174' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_9 : Operation 377 [1/2] (1.86ns)   --->   "%message_V_load = load i15 %message_V_addr_1"   --->   Operation 377 'load' 'message_V_load' <Predicate = (!icmp_ln158)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20000> <RAM>
ST_9 : Operation 378 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln703 = add i28 %message_V_load, i28 %zext_ln174"   --->   Operation 378 'add' 'add_ln703' <Predicate = (!icmp_ln158)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [1/1] (1.86ns)   --->   "%store_ln703 = store i28 %add_ln703, i15 %message_V_addr_1"   --->   Operation 379 'store' 'store_ln703' <Predicate = (!icmp_ln158)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20000> <RAM>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split.preheader"   --->   Operation 380 'br' 'br_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%ret_ln179 = ret" [GIN_compute.cpp:179]   --->   Operation 381 'ret' 'ret_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_45') [112]  (0.387 ns)

 <State 2>: 2.48ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_45') [112]  (0 ns)
	'getelementptr' operation ('message_V_addr') [120]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'message_V' [121]  (1.86 ns)
	blocking operation 0.617 ns on control path)

 <State 3>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', GIN_compute.cpp:158) with incoming values : ('add_ln158_1', GIN_compute.cpp:158) [126]  (0.387 ns)

 <State 4>: 2.21ns
The critical path consists of the following:
	'phi' operation ('e', GIN_compute.cpp:158) with incoming values : ('select_ln158_4', GIN_compute.cpp:158) [127]  (0 ns)
	'add' operation ('add_ln158', GIN_compute.cpp:158) [137]  (0.706 ns)
	'select' operation ('select_ln158_1', GIN_compute.cpp:158) [146]  (0.308 ns)
	'or' operation ('or_ln158', GIN_compute.cpp:158) [147]  (0 ns)
	'getelementptr' operation ('edge_list_addr_2', GIN_compute.cpp:160) [149]  (0 ns)
	'load' operation ('edge_list_load_1', GIN_compute.cpp:158) on array 'edge_list' [150]  (1.2 ns)

 <State 5>: 2.2ns
The critical path consists of the following:
	'load' operation ('edge_list_load_1', GIN_compute.cpp:158) on array 'edge_list' [150]  (1.2 ns)
	'mul' operation of DSP[359] ('mul_ln703') [152]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[359] ('mul_ln703') [152]  (0.996 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('edge_list_addr', GIN_compute.cpp:159) [132]  (0 ns)
	'load' operation ('u', GIN_compute.cpp:159) on array 'edge_list' [133]  (1.2 ns)

 <State 8>: 2.7ns
The critical path consists of the following:
	'load' operation ('u', GIN_compute.cpp:159) on array 'edge_list' [133]  (1.2 ns)
	'select' operation ('select_ln158_3', GIN_compute.cpp:158) [155]  (0.303 ns)
	'getelementptr' operation ('node_embedding_V_0_addr') [157]  (0 ns)
	'load' operation ('node_embedding_V_0_load', GIN_compute.cpp:158) on array 'node_embedding_V_0' [158]  (1.2 ns)

 <State 9>: 4.89ns
The critical path consists of the following:
	'load' operation ('node_embedding_V_0_load', GIN_compute.cpp:158) on array 'node_embedding_V_0' [158]  (1.2 ns)
	'mux' operation ('msg.V') [364]  (0.974 ns)
	'select' operation ('msg.V', GIN_compute.cpp:175) [367]  (0 ns)
	'add' operation ('add_ln703') [370]  (0.856 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'message_V' [371]  (1.86 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
