
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.571873                       # Number of seconds simulated
sim_ticks                                571873170500                       # Number of ticks simulated
final_tick                               1310055638500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142835                       # Simulator instruction rate (inst/s)
host_op_rate                                   159940                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40841623                       # Simulator tick rate (ticks/s)
host_mem_usage                                2270148                       # Number of bytes of host memory used
host_seconds                                 14002.21                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2239509642                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        77376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    260804992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          260882368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        77376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    107141568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       107141568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      4075078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4076287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1674087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1674087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       135303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    456053904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             456189207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       135303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           135303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       187351975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187351975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       187351975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       135303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    456053904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643541182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4076287                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1674087                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4076287                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1674087                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              260878144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               107140096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               260882368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            107141568                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            255281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            254808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            254423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            254086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            254246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            254105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            254153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            254011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            253682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            254000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           254561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           254754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           256268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           256521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           255764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           255558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            104867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            104637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            104474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            104204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            103973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            103802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            104247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            104449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           105708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           105622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           105293                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  571869410500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4076287                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1674087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2365308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1181057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  425675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  104121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  98522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 108118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 110258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 107027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 105730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 109086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2814045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.778656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.241906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.416725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2136814     75.93%     75.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       320589     11.39%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       123821      4.40%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72290      2.57%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        66532      2.36%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26126      0.93%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12770      0.45%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8220      0.29%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46883      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2814045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       102241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.868644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.605177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.489655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            912      0.89%      0.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         39975     39.10%     39.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         32721     32.00%     71.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         16914     16.54%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          6248      6.11%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2715      2.66%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1229      1.20%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          639      0.62%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          385      0.38%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          203      0.20%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          114      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           64      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           32      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            9      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           13      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           25      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102241                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       102241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.354385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.820091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83570     81.74%     81.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1710      1.67%     83.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14668     14.35%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2026      1.98%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              255      0.25%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102241                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 118729869000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            195159012750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20381105000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29127.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47877.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       456.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    456.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2042075                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  894161                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      99449.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              10033713480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               5333030010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             14530706820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4351574700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43362237360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          50141367840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1524517440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    155714304300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     31105996800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       9494206395                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           325594924125                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            569.348137                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         457939227500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    934884000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18353972000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  35452749250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  81006272250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   94644945250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 341480347750                       # Time in different power states
system.mem_ctrls_1.actEnergy              10058596380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               5346270765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14573511120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4387039380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43261436400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          50517574680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1499645760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    155671656330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     30661001760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9552150840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           325532281305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            569.238598                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         457172306500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    896537500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18310696000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  35944538250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  79844773500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   95492566750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 341384058500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           9608273                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           282935953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9609297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.443980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.218122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.781878                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000213                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         610305449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        610305449                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    180174801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       180174801                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    102633129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      102633129                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    282807930                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        282807930                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    282807930                       # number of overall hits
system.cpu.dcache.overall_hits::total       282807930                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10211494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10211494                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      7329164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7329164                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17540658                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17540658                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17540658                       # number of overall misses
system.cpu.dcache.overall_misses::total      17540658                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 505985454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 505985454500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 413957722845                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 413957722845                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 919943177345                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 919943177345                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 919943177345                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 919943177345                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    190386295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    190386295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    300348588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    300348588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    300348588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    300348588                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.053636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053636                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.066652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066652                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.058401                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058401                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.058401                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058401                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49550.580405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49550.580405                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56480.892343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56480.892343                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52446.332250                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52446.332250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52446.332250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52446.332250                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     29897777                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1324115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.579441                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4523109                       # number of writebacks
system.cpu.dcache.writebacks::total           4523109                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3475815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3475815                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4456570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4456570                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7932385                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7932385                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7932385                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7932385                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6735679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6735679                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2872594                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2872594                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      9608273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9608273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      9608273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9608273                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 317787659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 317787659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 136992689006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 136992689006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 454780348006                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 454780348006                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 454780348006                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 454780348006                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.026123                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026123                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.031990                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031990                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.031990                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031990                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47179.751143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47179.751143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 47689.540884                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47689.540884                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 47332.163439                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47332.163439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 47332.163439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47332.163439                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1282                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           819391678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          456740.065775                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   125.117153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   386.882847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.244369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.755631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         481682552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        481682552                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    240839125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       240839125                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    240839125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        240839125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    240839125                       # number of overall hits
system.cpu.icache.overall_hits::total       240839125                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1510                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1510                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1510                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1510                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1510                       # number of overall misses
system.cpu.icache.overall_misses::total          1510                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    127184000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127184000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    127184000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127184000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    127184000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127184000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    240840635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    240840635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    240840635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    240840635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    240840635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    240840635                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 84227.814570                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84227.814570                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 84227.814570                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84227.814570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 84227.814570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84227.814570                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1282                       # number of writebacks
system.cpu.icache.writebacks::total              1282                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          228                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          228                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          228                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          228                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          228                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          228                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1282                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1282                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1282                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1282                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1282                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    112156000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112156000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    112156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112156000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    112156000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112156000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 87485.179407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87485.179407                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 87485.179407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87485.179407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 87485.179407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87485.179407                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   4077650                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    15423138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4110418                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.752207                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       14.202729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        244.565673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    10.072955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32499.158644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.991796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 157746162                       # Number of tag accesses
system.l2.tags.data_accesses                157746162                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4523109                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4523109                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1280                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1280                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1619143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1619143                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3914051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3914051                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            64                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5533194                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5533258                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           64                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5533194                       # number of overall hits
system.l2.overall_hits::total                 5533258                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data      1253452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1253452                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1218                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      2821627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2821627                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4075079                       # number of demand (read+write) misses
system.l2.demand_misses::total                4076297                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1218                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4075079                       # number of overall misses
system.l2.overall_misses::total               4076297                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data 115411815000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  115411815000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    109476500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    109476500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 265911695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 265911695500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    109476500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 381323510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     381432987000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    109476500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 381323510500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    381432987000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4523109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4523109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1280                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1280                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2872595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2872595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6735678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6735678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      9608273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9609555                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      9608273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9609555                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.436348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436348                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.950078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.950078                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.418908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.418908                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.950078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.424122                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.424192                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.950078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.424122                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.424192                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92075.177191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92075.177191                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 89882.183908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89882.183908                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 94240.555360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94240.555360                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 89882.183908                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 93574.507513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93573.404244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 89882.183908                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 93574.507513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93573.404244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1674087                       # number of writebacks
system.l2.writebacks::total                   1674087                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           68                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            68                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1253452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1253452                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      2821626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2821626                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4075078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4076287                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4075078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4076287                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 102877295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 102877295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     96551500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96551500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 237695370500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 237695370500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     96551500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 340572665500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 340669217000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     96551500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 340572665500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 340669217000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.436348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.943058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.943058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.418907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.418907                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.943058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.424122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.424191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.943058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.424122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.424191                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82075.177191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82075.177191                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 79860.628619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79860.628619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 84240.565723                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84240.565723                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 79860.628619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83574.514525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83573.413010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 79860.628619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83574.514525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83573.413010                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       8152513                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      4076255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2822835                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1674087                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2402139                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1253452                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1253452                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2822835                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12228800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12228800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    368023936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               368023936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4076287                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4076287    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4076287                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7424430500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10971458750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        21865788                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     21550209                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       399468                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     20770609                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        20769009                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.992297                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              89                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1310055638500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1143746350                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    241106135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1007355398                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            21865788                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     20769098                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             902081550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          815192                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                157                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.PendingTrapStallCycles         1194                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         240840635                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        165984                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1143596632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.003937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.282690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        653814007     57.17%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        116185902     10.16%     67.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         88876872      7.77%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        284719851     24.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1143596632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.019118                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.880751                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        179750322                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     518764811                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         406227656                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      38488406                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         365392                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     20608076                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         42217                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1143636485                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1416740                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         365392                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        199942138                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       339379481                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         420595423                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     183314154                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1142034345                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts        706419                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      32951417                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         167422                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       94020880                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       55169175                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents       208107                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1947610000                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8691238315                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    752725564                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1552608042                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1943397345                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          4212602                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          84073356                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    204039588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    110060027                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4369502                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       447135                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1141499597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1145466318                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       100279                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2010489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      5978922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1143596632                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.001635                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.281177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    606630878     53.05%     53.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    172584667     15.09%     68.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    180032219     15.74%     83.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    142147558     12.43%     96.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     30907324      2.70%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7599138      0.66%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1792428      0.16%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1224375      0.11%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       678045      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1143596632                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        23125828     35.07%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             19      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     35.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      6946365     10.53%     45.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp      8834552     13.40%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv      1413731      2.14%     61.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      9099550     13.80%     74.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      4162906      6.31%     81.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      7659383     11.61%     92.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         7781      0.01%     92.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2353863      3.57%     96.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2346634      3.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     419173189     36.59%     36.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        41777      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     62956360      5.50%     42.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     31566938      2.76%     44.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            3      0.00%     44.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     17022715      1.49%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc    157386780     13.74%     60.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     74051020      6.46%     66.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     64882346      5.66%     72.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       104544      0.01%     72.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     38614586      3.37%     75.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     36174875      3.16%     78.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    169650378     14.81%     93.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     73840806      6.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1145466318                       # Type of FU issued
system.switch_cpus.iq.rate                   1.001504                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            65950612                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.057575                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2222992928                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    526142710                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    524195093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1277587227                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    617376529                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    616091938                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      553739645                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       657677285                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13324804                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       720141                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9163                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        97733                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4700448                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         365392                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          220245                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      21741401                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1141499598                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     204039588                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    110060027                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      21722481                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9163                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       330000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        27308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       357308                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1144801549                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     207976012                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       664765                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     1                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            317972673                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         21587802                       # Number of branches executed
system.switch_cpus.iew.exec_stores          109996661                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.000923                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1140289897                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1140287031                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         498293996                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         992526271                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.996975                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.502046                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      1325888                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       357264                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1143163399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.996786                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.207731                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    859301462     75.17%     75.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     63532682      5.56%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     56276856      4.92%     85.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     40612099      3.55%     89.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20183597      1.77%     90.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14321488      1.25%     92.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7285464      0.64%     92.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7686220      0.67%     93.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     73963531      6.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1143163399                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1139489091                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              313281737                       # Number of memory references committed
system.switch_cpus.commit.loads             203319444                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           21564456                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          615954249                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         680994697                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    418265589     36.71%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        41733      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            1      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     62952523      5.52%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     31565681      2.77%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            3      0.00%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     17020286      1.49%     46.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc    157351325     13.81%     60.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     74028258      6.50%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     64877411      5.69%     72.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       104544      0.01%     72.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     37523793      3.29%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     36138044      3.17%     78.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    165795651     14.55%     93.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     73824249      6.48%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1139489091                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      73963531                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2210014847                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2282063322                       # The number of ROB writes
system.switch_cpus.timesIdled                    1490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  149718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1139489091                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.143746                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.143746                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.874320                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.874320                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        731352968                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       361174730                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1505409608                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        880742429                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4076363628                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        442467479                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      4992423575                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      260251930                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     19219110                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9609559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10546                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1492                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1310055638500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6736960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6197196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1282                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7488727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2872595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2872595                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1282                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6735678                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28824819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28828665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       164096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    904408448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              904572544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4077650                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107141568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13687205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000880                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13675163     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12035      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13687205                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14133946000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1928988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14412410498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
