Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri May 10 20:43:27 2019
| Host         : ESL19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file alu_design_timing_summary_routed.rpt -rpx alu_design_timing_summary_routed.rpx
| Design       : alu_design
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.535        0.000                      0                   34        0.186        0.000                      0                   34        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.535        0.000                      0                   34        0.186        0.000                      0                   34        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 1.331ns (54.608%)  route 1.106ns (45.392%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.247    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.393     4.640 r  data_reg1_reg[1]/Q
                         net (fo=4, routed)           0.515     5.154    data_reg1[1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.097     5.251 r  alu_data_out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.251    alu_data_out[3]_i_5_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.653 r  alu_data_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.653    alu_data_out_reg[3]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.876 r  alu_data_out_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.592     6.468    alu_data_out_reg[7]_i_4_n_6
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.216     6.684 r  alu_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.684    p_0_in[5]
    SLICE_X3Y87          FDRE                                         r  alu_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.217    13.995    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  alu_data_out_reg[5]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.030    14.219    alu_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 data_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.193ns (49.304%)  route 1.227ns (50.696%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.317     4.249    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  data_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  data_reg1_reg[5]/Q
                         net (fo=4, routed)           0.813     5.455    data_reg1[5]
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.097     5.552 r  alu_data_out[7]_i_7/O
                         net (fo=1, routed)           0.000     5.552    alu_data_out[7]_i_7_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.033 r  alu_data_out_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.413     6.446    alu_data_out_reg[7]_i_4_n_4
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.222     6.668 r  alu_data_out[7]_i_2/O
                         net (fo=1, routed)           0.000     6.668    p_0_in[7]
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.217    13.995    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[7]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.072    14.261    alu_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 data_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 1.139ns (50.967%)  route 1.096ns (49.033%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.317     4.249    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  data_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.393     4.642 r  data_reg1_reg[5]/Q
                         net (fo=4, routed)           0.813     5.455    data_reg1[5]
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.097     5.552 r  alu_data_out[7]_i_7/O
                         net (fo=1, routed)           0.000     5.552    alu_data_out[7]_i_7_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.984 r  alu_data_out_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.282     6.266    alu_data_out_reg[7]_i_4_n_5
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.217     6.483 r  alu_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     6.483    p_0_in[6]
    SLICE_X3Y84          FDRE                                         r  alu_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.214    13.992    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  alu_data_out_reg[6]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.030    14.216    alu_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.888ns  (required time - arrival time)
  Source:                 data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 1.193ns (56.245%)  route 0.928ns (43.754%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.247    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.393     4.640 r  data_reg1_reg[1]/Q
                         net (fo=4, routed)           0.515     5.154    data_reg1[1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.097     5.251 r  alu_data_out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.251    alu_data_out[3]_i_5_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.732 r  alu_data_out_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.413     6.146    alu_data_out_reg[3]_i_2_n_4
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.222     6.368 r  alu_data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.368    p_0_in[3]
    SLICE_X2Y84          FDRE                                         r  alu_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.214    13.992    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  alu_data_out_reg[3]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.069    14.255    alu_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  7.888    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 1.139ns (56.799%)  route 0.866ns (43.201%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.247    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.393     4.640 r  data_reg1_reg[1]/Q
                         net (fo=4, routed)           0.515     5.154    data_reg1[1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.097     5.251 r  alu_data_out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.251    alu_data_out[3]_i_5_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.683 r  alu_data_out_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.352     6.035    alu_data_out_reg[3]_i_2_n_5
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.217     6.252 r  alu_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.252    p_0_in[2]
    SLICE_X3Y85          FDRE                                         r  alu_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.215    13.993    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  alu_data_out_reg[2]/C
                         clock pessimism              0.232    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.032    14.221    alu_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.221    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  7.969    

Slack (MET) :             8.032ns  (required time - arrival time)
  Source:                 data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 1.258ns (63.540%)  route 0.722ns (36.460%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.247    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.393     4.640 r  data_reg1_reg[1]/Q
                         net (fo=4, routed)           0.515     5.154    data_reg1[1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.097     5.251 r  alu_data_out[3]_i_5/O
                         net (fo=1, routed)           0.000     5.251    alu_data_out[3]_i_5_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.653 r  alu_data_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.653    alu_data_out_reg[3]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.810 r  alu_data_out_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.207     6.017    alu_data_out_reg[7]_i_4_n_7
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.209     6.226 r  alu_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     6.226    p_0_in[4]
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.217    13.995    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[4]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.069    14.258    alu_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  8.032    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.490ns (29.157%)  route 1.191ns (70.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.313     4.245    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.393     4.638 f  counter_reg[0]/Q
                         net (fo=13, routed)          0.624     5.261    counter[0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.097     5.358 r  alu_data_out[7]_i_1/O
                         net (fo=8, routed)           0.567     5.925    counter11_out
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.217    13.995    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[4]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.119    14.070    alu_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.070    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.490ns (29.157%)  route 1.191ns (70.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.313     4.245    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.393     4.638 f  counter_reg[0]/Q
                         net (fo=13, routed)          0.624     5.261    counter[0]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.097     5.358 r  alu_data_out[7]_i_1/O
                         net (fo=8, routed)           0.567     5.925    counter11_out
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.217    13.995    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[7]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X2Y87          FDRE (Setup_fdre_C_CE)      -0.119    14.070    alu_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.070    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 data_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 1.053ns (58.269%)  route 0.754ns (41.731%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.247    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.393     4.640 r  data_reg1_reg[0]/Q
                         net (fo=3, routed)           0.378     5.018    data_reg1[0]
    SLICE_X2Y85          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.444     5.462 r  alu_data_out_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.376     5.838    alu_data_out_reg[3]_i_2_n_6
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.216     6.054 r  alu_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.054    p_0_in[1]
    SLICE_X3Y85          FDRE                                         r  alu_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.215    13.993    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  alu_data_out_reg[1]/C
                         clock pessimism              0.232    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)        0.030    14.219    alu_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  8.166    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.490ns (31.244%)  route 1.078ns (68.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.313     4.245    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.393     4.638 f  counter_reg[1]/Q
                         net (fo=13, routed)          0.737     5.375    counter[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.097     5.472 r  data_reg1[7]_i_1/O
                         net (fo=8, routed)           0.341     5.813    data_reg10
    SLICE_X1Y86          FDRE                                         r  data_reg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.216    13.994    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  data_reg1_reg[7]/C
                         clock pessimism              0.230    14.224    
                         clock uncertainty           -0.035    14.188    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.150    14.038    data_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  8.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.025%)  route 0.081ns (27.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  data_reg1_reg[1]/Q
                         net (fo=4, routed)           0.081     1.765    data_reg1[1]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  alu_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    p_0_in[1]
    SLICE_X3Y85          FDRE                                         r  alu_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  alu_data_out_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091     1.623    alu_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 data_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.892%)  route 0.147ns (44.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  data_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  data_reg1_reg[7]/Q
                         net (fo=3, routed)           0.147     1.807    data_reg1[7]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  alu_data_out[7]_i_2/O
                         net (fo=1, routed)           0.000     1.852    p_0_in[7]
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[7]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     1.656    alu_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 data_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.211%)  route 0.123ns (39.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  data_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  data_reg2_reg[2]/Q
                         net (fo=3, routed)           0.123     1.783    data_reg2[2]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  alu_data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    p_0_in[2]
    SLICE_X3Y85          FDRE                                         r  alu_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  alu_data_out_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.092     1.626    alu_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 data_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.582%)  route 0.167ns (44.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  data_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  data_reg1_reg[4]/Q
                         net (fo=4, routed)           0.167     1.850    data_reg1[4]
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  alu_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.895    p_0_in[4]
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  alu_data_out_reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.655    alu_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 data_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.848%)  route 0.172ns (45.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  data_reg1_reg[3]/Q
                         net (fo=4, routed)           0.172     1.855    data_reg1[3]
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  alu_data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.900    p_0_in[3]
    SLICE_X2Y84          FDRE                                         r  alu_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  alu_data_out_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.653    alu_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.806%)  route 0.194ns (48.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  counter_reg[0]/Q
                         net (fo=13, routed)          0.194     1.877    counter[0]
    SLICE_X2Y83          LUT4 (Prop_lut4_I0_O)        0.045     1.922 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    counter[1]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.639    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.806%)  route 0.194ns (48.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  counter_reg[0]/Q
                         net (fo=13, routed)          0.194     1.877    counter[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.922 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    counter[0]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120     1.638    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 data_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.227ns (55.347%)  route 0.183ns (44.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  data_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  data_reg2_reg[5]/Q
                         net (fo=3, routed)           0.183     1.830    data_reg2[5]
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.099     1.929 r  alu_data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.929    p_0_in[5]
    SLICE_X3Y87          FDRE                                         r  alu_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  alu_data_out_reg[5]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.626    alu_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 data_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.226ns (54.993%)  route 0.185ns (45.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  data_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  data_reg2_reg[6]/Q
                         net (fo=3, routed)           0.185     1.832    data_reg2[6]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.098     1.930 r  alu_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.930    p_0_in[6]
    SLICE_X3Y84          FDRE                                         r  alu_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  alu_data_out_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.091     1.624    alu_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 data_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.253%)  route 0.276ns (59.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  data_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  data_reg2_reg[0]/Q
                         net (fo=3, routed)           0.276     1.936    data_reg2[0]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.981 r  alu_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.981    p_0_in[0]
    SLICE_X3Y84          FDRE                                         r  alu_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  alu_data_out_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.092     1.625    alu_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     alu_data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     alu_data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     alu_data_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     alu_data_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     alu_data_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     alu_data_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     alu_data_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     alu_data_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     alu_data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     alu_data_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     alu_data_out_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     alu_data_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     alu_data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     alu_data_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     alu_data_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     alu_data_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     alu_data_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     alu_data_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     alu_data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     alu_data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     alu_data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     alu_data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     alu_data_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     data_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     data_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     data_reg1_reg[2]/C



