# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20250320_uart_fifo.srcs/sources_1/imports/Source/memory/fifo.v" \
"../../../../20250320_uart_fifo.srcs/sources_1/imports/Source/uart/top_uart.v" \
"../../../../20250320_uart_fifo.srcs/sources_1/imports/new/uart_fifo.v" \
"../../../../20250320_uart_fifo.srcs/sim_1/imports/new/tb_uart_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
